[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PackageTypeParam/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 158
LIB: work
FILE: ${SURELOG_DIR}/tests/PackageTypeParam/dut.sv
n<> u<157> t<Top_level_rule> c<1> l<1:1> el<29:1>
  n<> u<1> t<Null_rule> p<157> s<156> l<1:1>
  n<> u<156> t<Source_text> p<157> c<71> l<1:1> el<28:21>
    n<> u<71> t<Description> p<156> c<70> s<74> l<1:1> el<9:25>
      n<> u<70> t<Package_declaration> p<71> c<2> l<1:1> el<9:25>
        n<> u<2> t<PACKAGE> p<70> s<3> l<1:1> el<1:8>
        n<new_package> u<3> t<STRING_CONST> p<70> s<67> l<1:9> el<1:20>
        n<> u<67> t<Package_item> p<70> c<66> s<69> l<2:1> el<8:7>
          n<> u<66> t<Package_or_generate_item_declaration> p<67> c<65> l<2:1> el<8:7>
            n<> u<65> t<Data_declaration> p<66> c<64> l<2:1> el<8:7>
              n<> u<64> t<Type_declaration> p<65> c<62> l<2:1> el<8:7>
                n<> u<62> t<Data_type> p<64> c<5> s<63> l<2:9> el<8:2>
                  n<> u<5> t<Struct_union> p<62> c<4> s<6> l<2:9> el<2:15>
                    n<> u<4> t<Struct_keyword> p<5> l<2:9> el<2:15>
                  n<> u<6> t<Packed_keyword> p<62> s<23> l<2:16> el<2:22>
                  n<> u<23> t<Struct_union_member> p<62> c<19> s<40> l<3:5> el<3:21>
                    n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<3:5> el<3:18>
                      n<> u<18> t<Data_type> p<19> c<7> l<3:5> el<3:18>
                        n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<3:5> el<3:10>
                        n<> u<17> t<Packed_dimension> p<18> c<16> l<3:11> el<3:18>
                          n<> u<16> t<Constant_range> p<17> c<11> l<3:12> el<3:17>
                            n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<3:12> el<3:15>
                              n<> u<10> t<Constant_primary> p<11> c<9> l<3:12> el<3:15>
                                n<> u<9> t<Primary_literal> p<10> c<8> l<3:12> el<3:15>
                                  n<128> u<8> t<INT_CONST> p<9> l<3:12> el<3:15>
                            n<> u<15> t<Constant_expression> p<16> c<14> l<3:16> el<3:17>
                              n<> u<14> t<Constant_primary> p<15> c<13> l<3:16> el<3:17>
                                n<> u<13> t<Primary_literal> p<14> c<12> l<3:16> el<3:17>
                                  n<0> u<12> t<INT_CONST> p<13> l<3:16> el<3:17>
                    n<> u<22> t<Variable_decl_assignment_list> p<23> c<21> l<3:19> el<3:20>
                      n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<3:19> el<3:20>
                        n<a> u<20> t<STRING_CONST> p<21> l<3:19> el<3:20>
                  n<> u<40> t<Struct_union_member> p<62> c<36> s<47> l<4:5> el<4:21>
                    n<> u<36> t<Data_type_or_void> p<40> c<35> s<39> l<4:5> el<4:16>
                      n<> u<35> t<Data_type> p<36> c<24> l<4:5> el<4:16>
                        n<> u<24> t<IntVec_TypeLogic> p<35> s<34> l<4:5> el<4:10>
                        n<> u<34> t<Packed_dimension> p<35> c<33> l<4:11> el<4:16>
                          n<> u<33> t<Constant_range> p<34> c<28> l<4:12> el<4:15>
                            n<> u<28> t<Constant_expression> p<33> c<27> s<32> l<4:12> el<4:13>
                              n<> u<27> t<Constant_primary> p<28> c<26> l<4:12> el<4:13>
                                n<> u<26> t<Primary_literal> p<27> c<25> l<4:12> el<4:13>
                                  n<4> u<25> t<INT_CONST> p<26> l<4:12> el<4:13>
                            n<> u<32> t<Constant_expression> p<33> c<31> l<4:14> el<4:15>
                              n<> u<31> t<Constant_primary> p<32> c<30> l<4:14> el<4:15>
                                n<> u<30> t<Primary_literal> p<31> c<29> l<4:14> el<4:15>
                                  n<0> u<29> t<INT_CONST> p<30> l<4:14> el<4:15>
                    n<> u<39> t<Variable_decl_assignment_list> p<40> c<38> l<4:19> el<4:20>
                      n<> u<38> t<Variable_decl_assignment> p<39> c<37> l<4:19> el<4:20>
                        n<b> u<37> t<STRING_CONST> p<38> l<4:19> el<4:20>
                  n<> u<47> t<Struct_union_member> p<62> c<43> s<54> l<5:5> el<5:21>
                    n<> u<43> t<Data_type_or_void> p<47> c<42> s<46> l<5:5> el<5:10>
                      n<> u<42> t<Data_type> p<43> c<41> l<5:5> el<5:10>
                        n<> u<41> t<IntVec_TypeLogic> p<42> l<5:5> el<5:10>
                    n<> u<46> t<Variable_decl_assignment_list> p<47> c<45> l<5:19> el<5:20>
                      n<> u<45> t<Variable_decl_assignment> p<46> c<44> l<5:19> el<5:20>
                        n<c> u<44> t<STRING_CONST> p<45> l<5:19> el<5:20>
                  n<> u<54> t<Struct_union_member> p<62> c<50> s<61> l<6:5> el<6:21>
                    n<> u<50> t<Data_type_or_void> p<54> c<49> s<53> l<6:5> el<6:10>
                      n<> u<49> t<Data_type> p<50> c<48> l<6:5> el<6:10>
                        n<> u<48> t<IntVec_TypeLogic> p<49> l<6:5> el<6:10>
                    n<> u<53> t<Variable_decl_assignment_list> p<54> c<52> l<6:19> el<6:20>
                      n<> u<52> t<Variable_decl_assignment> p<53> c<51> l<6:19> el<6:20>
                        n<d> u<51> t<STRING_CONST> p<52> l<6:19> el<6:20>
                  n<> u<61> t<Struct_union_member> p<62> c<57> l<7:5> el<7:21>
                    n<> u<57> t<Data_type_or_void> p<61> c<56> s<60> l<7:5> el<7:10>
                      n<> u<56> t<Data_type> p<57> c<55> l<7:5> el<7:10>
                        n<> u<55> t<IntVec_TypeLogic> p<56> l<7:5> el<7:10>
                    n<> u<60> t<Variable_decl_assignment_list> p<61> c<59> l<7:19> el<7:20>
                      n<> u<59> t<Variable_decl_assignment> p<60> c<58> l<7:19> el<7:20>
                        n<e> u<58> t<STRING_CONST> p<59> l<7:19> el<7:20>
                n<zzz> u<63> t<STRING_CONST> p<64> l<8:3> el<8:6>
        n<> u<69> t<ENDPACKAGE> p<70> s<68> l<9:1> el<9:11>
        n<new_package> u<68> t<STRING_CONST> p<70> l<9:14> el<9:25>
    n<> u<74> t<Description> p<156> c<73> s<155> l<9:25> el<9:26>
      n<> u<73> t<Package_item> p<74> c<72> l<9:25> el<9:26>
        n<> u<72> t<Package_or_generate_item_declaration> p<73> l<9:25> el<9:26>
    n<> u<155> t<Description> p<156> c<154> l<12:1> el<28:21>
      n<> u<154> t<Module_declaration> p<155> c<117> l<12:1> el<28:21>
        n<> u<117> t<Module_ansi_header> p<154> c<75> s<151> l<12:1> el<21:6>
          n<module> u<75> t<Module_keyword> p<117> s<76> l<12:1> el<12:7>
          n<module_a> u<76> t<STRING_CONST> p<117> s<77> l<12:8> el<12:16>
          n<> u<77> t<Package_import_declaration_list> p<117> s<93> l<13:3> el<13:3>
          n<> u<93> t<Parameter_port_list> p<117> c<92> s<116> l<13:3> el<15:6>
            n<> u<92> t<Parameter_port_declaration> p<93> c<91> l<14:5> el<14:53>
              n<> u<91> t<Parameter_declaration> p<92> c<90> l<14:5> el<14:53>
                n<> u<90> t<TYPE> p<91> s<89> l<14:15> el<14:19>
                n<> u<89> t<Param_assignment_list> p<91> c<88> l<14:20> el<14:53>
                  n<> u<88> t<Param_assignment> p<89> c<78> l<14:20> el<14:53>
                    n<TYPE_PARAMETER> u<78> t<STRING_CONST> p<88> s<87> l<14:20> el<14:34>
                    n<> u<87> t<Constant_param_expression> p<88> c<86> l<14:37> el<14:53>
                      n<> u<86> t<Constant_mintypmax_expression> p<87> c<85> l<14:37> el<14:53>
                        n<> u<85> t<Constant_expression> p<86> c<84> l<14:37> el<14:53>
                          n<> u<84> t<Constant_primary> p<85> c<80> l<14:37> el<14:53>
                            n<> u<80> t<Package_scope> p<84> c<79> s<81> l<14:37> el<14:50>
                              n<new_package> u<79> t<STRING_CONST> p<80> l<14:37> el<14:48>
                            n<zzz> u<81> t<STRING_CONST> p<84> s<83> l<14:50> el<14:53>
                            n<> u<83> t<Constant_select> p<84> c<82> l<15:5> el<15:5>
                              n<> u<82> t<Constant_bit_select> p<83> l<15:5> el<15:5>
          n<> u<116> t<Port_declaration_list> p<117> c<101> l<16:3> el<21:5>
            n<> u<101> t<Ansi_port_declaration> p<116> c<99> s<109> l<17:4> el<17:37>
              n<> u<99> t<Net_port_header> p<101> c<94> s<100> l<17:4> el<17:24>
                n<> u<94> t<PortDir_Inp> p<99> s<98> l<17:4> el<17:9>
                n<> u<98> t<Net_port_type> p<99> c<97> l<17:10> el<17:24>
                  n<> u<97> t<Data_type_or_implicit> p<98> c<96> l<17:10> el<17:24>
                    n<TYPE_PARAMETER> u<96> t<Data_type> p<97> c<95> l<17:10> el<17:24>
                      n<TYPE_PARAMETER> u<95> t<STRING_CONST> p<96> l<17:10> el<17:24>
              n<input_struct> u<100> t<STRING_CONST> p<101> l<17:25> el<17:37>
            n<> u<109> t<Ansi_port_declaration> p<116> c<107> s<115> l<18:4> el<18:39>
              n<> u<107> t<Net_port_header> p<109> c<102> s<108> l<18:4> el<18:25>
                n<> u<102> t<PortDir_Out> p<107> s<106> l<18:4> el<18:10>
                n<> u<106> t<Net_port_type> p<107> c<105> l<18:11> el<18:25>
                  n<> u<105> t<Data_type_or_implicit> p<106> c<104> l<18:11> el<18:25>
                    n<TYPE_PARAMETER> u<104> t<Data_type> p<105> c<103> l<18:11> el<18:25>
                      n<TYPE_PARAMETER> u<103> t<STRING_CONST> p<104> l<18:11> el<18:25>
              n<output_struct> u<108> t<STRING_CONST> p<109> l<18:26> el<18:39>
            n<> u<115> t<Ansi_port_declaration> p<116> c<113> l<19:4> el<19:13>
              n<> u<113> t<Net_port_header> p<115> c<110> s<114> l<19:4> el<19:9>
                n<> u<110> t<PortDir_Inp> p<113> s<112> l<19:4> el<19:9>
                n<> u<112> t<Net_port_type> p<113> c<111> l<19:10> el<19:10>
                  n<> u<111> t<Data_type_or_implicit> p<112> l<19:10> el<19:10>
              n<clk> u<114> t<STRING_CONST> p<115> l<19:10> el<19:13>
        n<> u<151> t<Non_port_module_item> p<154> c<150> s<153> l<23:3> el<25:6>
          n<> u<150> t<Module_or_generate_item> p<151> c<149> l<23:3> el<25:6>
            n<> u<149> t<Module_common_item> p<150> c<148> l<23:3> el<25:6>
              n<> u<148> t<Always_construct> p<149> c<118> l<23:3> el<25:6>
                n<> u<118> t<ALWAYS_FF> p<148> s<147> l<23:3> el<23:12>
                n<> u<147> t<Statement> p<148> c<146> l<23:13> el<25:6>
                  n<> u<146> t<Statement_item> p<147> c<145> l<23:13> el<25:6>
                    n<> u<145> t<Procedural_timing_control_statement> p<146> c<126> l<23:13> el<25:6>
                      n<> u<126> t<Procedural_timing_control> p<145> c<125> s<144> l<23:13> el<23:27>
                        n<> u<125> t<Event_control> p<126> c<124> l<23:13> el<23:27>
                          n<> u<124> t<Event_expression> p<125> c<119> l<23:15> el<23:26>
                            n<> u<119> t<Edge_Posedge> p<124> s<123> l<23:15> el<23:22>
                            n<> u<123> t<Expression> p<124> c<122> l<23:23> el<23:26>
                              n<> u<122> t<Primary> p<123> c<121> l<23:23> el<23:26>
                                n<> u<121> t<Primary_literal> p<122> c<120> l<23:23> el<23:26>
                                  n<clk> u<120> t<STRING_CONST> p<121> l<23:23> el<23:26>
                      n<> u<144> t<Statement_or_null> p<145> c<143> l<23:28> el<25:6>
                        n<> u<143> t<Statement> p<144> c<142> l<23:28> el<25:6>
                          n<> u<142> t<Statement_item> p<143> c<141> l<23:28> el<25:6>
                            n<> u<141> t<Seq_block> p<142> c<139> l<23:28> el<25:6>
                              n<> u<139> t<Statement_or_null> p<141> c<138> s<140> l<24:5> el<24:35>
                                n<> u<138> t<Statement> p<139> c<137> l<24:5> el<24:35>
                                  n<> u<137> t<Statement_item> p<138> c<136> l<24:5> el<24:35>
                                    n<> u<136> t<Nonblocking_assignment> p<137> c<131> l<24:5> el<24:34>
                                      n<> u<131> t<Variable_lvalue> p<136> c<128> s<135> l<24:5> el<24:18>
                                        n<> u<128> t<Ps_or_hierarchical_identifier> p<131> c<127> s<130> l<24:5> el<24:18>
                                          n<output_struct> u<127> t<STRING_CONST> p<128> l<24:5> el<24:18>
                                        n<> u<130> t<Select> p<131> c<129> l<24:19> el<24:19>
                                          n<> u<129> t<Bit_select> p<130> l<24:19> el<24:19>
                                      n<> u<135> t<Expression> p<136> c<134> l<24:22> el<24:34>
                                        n<> u<134> t<Primary> p<135> c<133> l<24:22> el<24:34>
                                          n<> u<133> t<Primary_literal> p<134> c<132> l<24:22> el<24:34>
                                            n<input_struct> u<132> t<STRING_CONST> p<133> l<24:22> el<24:34>
                              n<> u<140> t<END> p<141> l<25:3> el<25:6>
        n<> u<153> t<ENDMODULE> p<154> s<152> l<28:1> el<28:10>
        n<module_a> u<152> t<STRING_CONST> p<154> l<28:13> el<28:21>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PackageTypeParam/dut.sv:1:1: No timescale set for "new_package".
[WRN:PA0205] ${SURELOG_DIR}/tests/PackageTypeParam/dut.sv:12:1: No timescale set for "module_a".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PackageTypeParam/dut.sv:12:1: Compile module "work@module_a".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             1
Begin                                                  1
Constant                                               4
Design                                                 1
EventControl                                           1
LogicNet                                               3
LogicTypespec                                          5
Module                                                 1
Operation                                              1
Package                                                1
Port                                                   3
Range                                                  2
RefObj                                                 4
RefTypespec                                           11
SourceFile                                             1
StructTypespec                                         1
TypeParameter                                          1
TypedefTypespec                                        1
TypespecMember                                         5
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PackageTypeParam/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/PackageTypeParam/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: new_package (new_package), file:${SURELOG_DIR}/tests/PackageTypeParam/dut.sv, line:1:1, endln:9:25
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:new_package
  |vpiTypedef:
  \_TypedefTypespec: (new_package::zzz), line:8:3, endln:8:6
    |vpiParent:
    \_Package: new_package (new_package), file:${SURELOG_DIR}/tests/PackageTypeParam/dut.sv, line:1:1, endln:9:25
    |vpiName:new_package::zzz
    |vpiTypedefAlias:
    \_RefTypespec: (new_package::zzz), line:2:9, endln:8:2
      |vpiParent:
      \_TypedefTypespec: (new_package::zzz), line:8:3, endln:8:6
      |vpiFullName:new_package::zzz
      |vpiActual:
      \_StructTypespec: , line:2:9, endln:8:2
  |vpiTypedef:
  \_StructTypespec: , line:2:9, endln:8:2
    |vpiParent:
    \_Package: new_package (new_package), file:${SURELOG_DIR}/tests/PackageTypeParam/dut.sv, line:1:1, endln:9:25
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (a), line:3:19, endln:3:20
      |vpiParent:
      \_StructTypespec: , line:2:9, endln:8:2
      |vpiName:a
      |vpiTypespec:
      \_RefTypespec: (new_package::a), line:3:5, endln:3:18
        |vpiParent:
        \_TypespecMember: (a), line:3:19, endln:3:20
        |vpiFullName:new_package::a
        |vpiActual:
        \_LogicTypespec: 
    |vpiTypespecMember:
    \_TypespecMember: (b), line:4:19, endln:4:20
      |vpiParent:
      \_StructTypespec: , line:2:9, endln:8:2
      |vpiName:b
      |vpiTypespec:
      \_RefTypespec: (new_package::b), line:4:5, endln:4:16
        |vpiParent:
        \_TypespecMember: (b), line:4:19, endln:4:20
        |vpiFullName:new_package::b
        |vpiActual:
        \_LogicTypespec: 
    |vpiTypespecMember:
    \_TypespecMember: (c), line:5:19, endln:5:20
      |vpiParent:
      \_StructTypespec: , line:2:9, endln:8:2
      |vpiName:c
      |vpiTypespec:
      \_RefTypespec: (new_package::c), line:5:5, endln:5:10
        |vpiParent:
        \_TypespecMember: (c), line:5:19, endln:5:20
        |vpiFullName:new_package::c
        |vpiActual:
        \_LogicTypespec: 
    |vpiTypespecMember:
    \_TypespecMember: (d), line:6:19, endln:6:20
      |vpiParent:
      \_StructTypespec: , line:2:9, endln:8:2
      |vpiName:d
      |vpiTypespec:
      \_RefTypespec: (new_package::d), line:6:5, endln:6:10
        |vpiParent:
        \_TypespecMember: (d), line:6:19, endln:6:20
        |vpiFullName:new_package::d
        |vpiActual:
        \_LogicTypespec: 
    |vpiTypespecMember:
    \_TypespecMember: (e), line:7:19, endln:7:20
      |vpiParent:
      \_StructTypespec: , line:2:9, endln:8:2
      |vpiName:e
      |vpiTypespec:
      \_RefTypespec: (new_package::e), line:7:5, endln:7:10
        |vpiParent:
        \_TypespecMember: (e), line:7:19, endln:7:20
        |vpiFullName:new_package::e
        |vpiActual:
        \_LogicTypespec: 
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Package: new_package (new_package), file:${SURELOG_DIR}/tests/PackageTypeParam/dut.sv, line:1:1, endln:9:25
    |vpiRange:
    \_Range: , line:3:11, endln:3:18
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:3:12, endln:3:15
        |vpiParent:
        \_Range: , line:3:11, endln:3:18
        |vpiDecompile:128
        |vpiSize:64
        |UINT:128
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:16, endln:3:17
        |vpiParent:
        \_Range: , line:3:11, endln:3:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Package: new_package (new_package), file:${SURELOG_DIR}/tests/PackageTypeParam/dut.sv, line:1:1, endln:9:25
    |vpiRange:
    \_Range: , line:4:11, endln:4:16
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:4:12, endln:4:13
        |vpiParent:
        \_Range: , line:4:11, endln:4:16
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:14, endln:4:15
        |vpiParent:
        \_Range: , line:4:11, endln:4:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Package: new_package (new_package), file:${SURELOG_DIR}/tests/PackageTypeParam/dut.sv, line:1:1, endln:9:25
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Package: new_package (new_package), file:${SURELOG_DIR}/tests/PackageTypeParam/dut.sv, line:1:1, endln:9:25
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Package: new_package (new_package), file:${SURELOG_DIR}/tests/PackageTypeParam/dut.sv, line:1:1, endln:9:25
  |vpiImportTypespec:
  \_TypedefTypespec: (new_package::zzz), line:8:3, endln:8:6
  |vpiImportTypespec:
  \_StructTypespec: , line:2:9, endln:8:2
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:new_package
  |vpiEndLabel:new_package
|vpiAllModules:
\_Module: work@module_a (work@module_a), file:${SURELOG_DIR}/tests/PackageTypeParam/dut.sv, line:12:1, endln:28:21
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@module_a
  |vpiParameter:
  \_TypeParameter: (work@module_a.TYPE_PARAMETER), line:14:20, endln:14:34
    |vpiParent:
    \_Module: work@module_a (work@module_a), file:${SURELOG_DIR}/tests/PackageTypeParam/dut.sv, line:12:1, endln:28:21
    |vpiName:TYPE_PARAMETER
    |vpiFullName:work@module_a.TYPE_PARAMETER
    |vpiTypespec:
    \_RefTypespec: (work@module_a.TYPE_PARAMETER.new_package::zzz), line:14:37, endln:14:53
      |vpiParent:
      \_TypeParameter: (work@module_a.TYPE_PARAMETER), line:14:20, endln:14:34
      |vpiName:new_package::zzz
      |vpiFullName:work@module_a.TYPE_PARAMETER.new_package::zzz
      |vpiActual:
      \_TypedefTypespec: (new_package::zzz), line:8:3, endln:8:6
  |vpiTypedef:
  \_TypeParameter: (work@module_a.TYPE_PARAMETER), line:14:20, endln:14:34
  |vpiImportTypespec:
  \_TypeParameter: (work@module_a.TYPE_PARAMETER), line:14:20, endln:14:34
  |vpiImportTypespec:
  \_LogicNet: (work@module_a.input_struct), line:17:25, endln:17:37
    |vpiParent:
    \_Module: work@module_a (work@module_a), file:${SURELOG_DIR}/tests/PackageTypeParam/dut.sv, line:12:1, endln:28:21
    |vpiTypespec:
    \_RefTypespec: (work@module_a.input_struct.TYPE_PARAMETER), line:17:10, endln:17:24
      |vpiParent:
      \_LogicNet: (work@module_a.input_struct), line:17:25, endln:17:37
      |vpiName:TYPE_PARAMETER
      |vpiFullName:work@module_a.input_struct.TYPE_PARAMETER
      |vpiActual:
      \_TypeParameter: (work@module_a.TYPE_PARAMETER), line:14:20, endln:14:34
    |vpiName:input_struct
    |vpiFullName:work@module_a.input_struct
  |vpiImportTypespec:
  \_LogicNet: (work@module_a.output_struct), line:18:26, endln:18:39
    |vpiParent:
    \_Module: work@module_a (work@module_a), file:${SURELOG_DIR}/tests/PackageTypeParam/dut.sv, line:12:1, endln:28:21
    |vpiTypespec:
    \_RefTypespec: (work@module_a.output_struct.TYPE_PARAMETER), line:18:11, endln:18:25
      |vpiParent:
      \_LogicNet: (work@module_a.output_struct), line:18:26, endln:18:39
      |vpiName:TYPE_PARAMETER
      |vpiFullName:work@module_a.output_struct.TYPE_PARAMETER
      |vpiActual:
      \_TypeParameter: (work@module_a.TYPE_PARAMETER), line:14:20, endln:14:34
    |vpiName:output_struct
    |vpiFullName:work@module_a.output_struct
  |vpiImportTypespec:
  \_LogicNet: (work@module_a.clk), line:19:10, endln:19:13
    |vpiParent:
    \_Module: work@module_a (work@module_a), file:${SURELOG_DIR}/tests/PackageTypeParam/dut.sv, line:12:1, endln:28:21
    |vpiName:clk
    |vpiFullName:work@module_a.clk
  |vpiDefName:work@module_a
  |vpiNet:
  \_LogicNet: (work@module_a.input_struct), line:17:25, endln:17:37
  |vpiNet:
  \_LogicNet: (work@module_a.output_struct), line:18:26, endln:18:39
  |vpiNet:
  \_LogicNet: (work@module_a.clk), line:19:10, endln:19:13
  |vpiPort:
  \_Port: (input_struct), line:17:25, endln:17:37
    |vpiParent:
    \_Module: work@module_a (work@module_a), file:${SURELOG_DIR}/tests/PackageTypeParam/dut.sv, line:12:1, endln:28:21
    |vpiName:input_struct
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@module_a.input_struct.TYPE_PARAMETER), line:17:10, endln:17:24
      |vpiParent:
      \_Port: (input_struct), line:17:25, endln:17:37
      |vpiName:TYPE_PARAMETER
      |vpiFullName:work@module_a.input_struct.TYPE_PARAMETER
      |vpiActual:
      \_TypeParameter: (work@module_a.TYPE_PARAMETER), line:14:20, endln:14:34
  |vpiPort:
  \_Port: (output_struct), line:18:26, endln:18:39
    |vpiParent:
    \_Module: work@module_a (work@module_a), file:${SURELOG_DIR}/tests/PackageTypeParam/dut.sv, line:12:1, endln:28:21
    |vpiName:output_struct
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@module_a.output_struct.TYPE_PARAMETER), line:18:11, endln:18:25
      |vpiParent:
      \_Port: (output_struct), line:18:26, endln:18:39
      |vpiName:TYPE_PARAMETER
      |vpiFullName:work@module_a.output_struct.TYPE_PARAMETER
      |vpiActual:
      \_TypeParameter: (work@module_a.TYPE_PARAMETER), line:14:20, endln:14:34
  |vpiPort:
  \_Port: (clk), line:19:10, endln:19:13
    |vpiParent:
    \_Module: work@module_a (work@module_a), file:${SURELOG_DIR}/tests/PackageTypeParam/dut.sv, line:12:1, endln:28:21
    |vpiName:clk
    |vpiDirection:1
  |vpiProcess:
  \_Always: , line:23:3, endln:25:6
    |vpiParent:
    \_Module: work@module_a (work@module_a), file:${SURELOG_DIR}/tests/PackageTypeParam/dut.sv, line:12:1, endln:28:21
    |vpiStmt:
    \_EventControl: , line:23:13, endln:23:27
      |vpiParent:
      \_Always: , line:23:3, endln:25:6
      |vpiCondition:
      \_Operation: , line:23:15, endln:23:26
        |vpiParent:
        \_EventControl: , line:23:13, endln:23:27
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@module_a.clk), line:23:23, endln:23:26
          |vpiParent:
          \_Operation: , line:23:15, endln:23:26
          |vpiName:clk
          |vpiFullName:work@module_a.clk
          |vpiActual:
          \_LogicNet: (work@module_a.clk), line:19:10, endln:19:13
      |vpiStmt:
      \_Begin: (work@module_a), line:23:28, endln:25:6
        |vpiParent:
        \_EventControl: , line:23:13, endln:23:27
        |vpiFullName:work@module_a
        |vpiStmt:
        \_Assignment: , line:24:5, endln:24:34
          |vpiParent:
          \_Begin: (work@module_a), line:23:28, endln:25:6
          |vpiOpType:82
          |vpiRhs:
          \_RefObj: (work@module_a.input_struct), line:24:22, endln:24:34
            |vpiParent:
            \_Assignment: , line:24:5, endln:24:34
            |vpiName:input_struct
            |vpiFullName:work@module_a.input_struct
            |vpiActual:
            \_LogicNet: (work@module_a.input_struct), line:17:25, endln:17:37
          |vpiLhs:
          \_RefObj: (work@module_a.output_struct), line:24:5, endln:24:18
            |vpiParent:
            \_Assignment: , line:24:5, endln:24:34
            |vpiName:output_struct
            |vpiFullName:work@module_a.output_struct
            |vpiActual:
            \_LogicNet: (work@module_a.output_struct), line:18:26, endln:18:39
    |vpiAlwaysType:3
  |vpiEndLabel:module_a
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
