{
    "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_and_generated.blif",
        "max_rss(MiB)": 68.3,
        "exec_time(ms)": 97.4,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 80,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_and/k6_N10_40nm": {
        "test_name": "operators/binary_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_and_generated.blif",
        "max_rss(MiB)": 51.1,
        "exec_time(ms)": 18.5,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 80,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_and_generated.blif",
        "max_rss(MiB)": 67.6,
        "exec_time(ms)": 101.4,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 80,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_and/no_arch": {
        "test_name": "operators/binary_and/no_arch",
        "generated_blif": "binary_and_generated.blif",
        "max_rss(MiB)": 47.8,
        "exec_time(ms)": 12.8,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 80,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_equal_generated.blif",
        "max_rss(MiB)": 73,
        "exec_time(ms)": 94.3,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_equal/k6_N10_40nm": {
        "test_name": "operators/binary_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_equal_generated.blif",
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 24.2,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_equal_generated.blif",
        "max_rss(MiB)": 72.4,
        "exec_time(ms)": 108,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_equal/no_arch": {
        "test_name": "operators/binary_equal/no_arch",
        "generated_blif": "binary_equal_generated.blif",
        "max_rss(MiB)": 53.1,
        "exec_time(ms)": 17.3,
        "simulation_time(ms)": 1.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_logical_and_generated.blif",
        "max_rss(MiB)": 69.9,
        "exec_time(ms)": 97.9,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 82.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_and/k6_N10_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_logical_and_generated.blif",
        "max_rss(MiB)": 52.7,
        "exec_time(ms)": 22.9,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 82.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_logical_and_generated.blif",
        "max_rss(MiB)": 69.4,
        "exec_time(ms)": 98.1,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 82.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_and/no_arch": {
        "test_name": "operators/binary_logical_and/no_arch",
        "generated_blif": "binary_logical_and_generated.blif",
        "max_rss(MiB)": 50.1,
        "exec_time(ms)": 14.4,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 82.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_logical_equal_generated.blif",
        "max_rss(MiB)": 69.7,
        "exec_time(ms)": 94.3,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_logical_equal_generated.blif",
        "max_rss(MiB)": 52.2,
        "exec_time(ms)": 19.9,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_logical_equal_generated.blif",
        "max_rss(MiB)": 68.6,
        "exec_time(ms)": 98.3,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_equal/no_arch": {
        "test_name": "operators/binary_logical_equal/no_arch",
        "generated_blif": "binary_logical_equal_generated.blif",
        "max_rss(MiB)": 49.3,
        "exec_time(ms)": 13.7,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_logical_greater_equal_than_generated.blif",
        "max_rss(MiB)": 72.7,
        "exec_time(ms)": 98.8,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_logical_greater_equal_than_generated.blif",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 19,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_logical_greater_equal_than_generated.blif",
        "max_rss(MiB)": 71.6,
        "exec_time(ms)": 97.8,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_equal_than/no_arch": {
        "test_name": "operators/binary_logical_greater_equal_than/no_arch",
        "generated_blif": "binary_logical_greater_equal_than_generated.blif",
        "max_rss(MiB)": 52.4,
        "exec_time(ms)": 16.4,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_logical_greater_than_generated.blif",
        "max_rss(MiB)": 69.1,
        "exec_time(ms)": 94.7,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_logical_greater_than_generated.blif",
        "max_rss(MiB)": 51.9,
        "exec_time(ms)": 18.6,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_logical_greater_than_generated.blif",
        "max_rss(MiB)": 68.7,
        "exec_time(ms)": 81.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_greater_than/no_arch": {
        "test_name": "operators/binary_logical_greater_than/no_arch",
        "generated_blif": "binary_logical_greater_than_generated.blif",
        "max_rss(MiB)": 48.9,
        "exec_time(ms)": 13.6,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_logical_less_equal_than_generated.blif",
        "max_rss(MiB)": 72.3,
        "exec_time(ms)": 93.3,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_logical_less_equal_than_generated.blif",
        "max_rss(MiB)": 55.3,
        "exec_time(ms)": 23,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_logical_less_equal_than_generated.blif",
        "max_rss(MiB)": 72.1,
        "exec_time(ms)": 87.8,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_equal_than/no_arch": {
        "test_name": "operators/binary_logical_less_equal_than/no_arch",
        "generated_blif": "binary_logical_less_equal_than_generated.blif",
        "max_rss(MiB)": 52.1,
        "exec_time(ms)": 16.4,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_logical_less_than_generated.blif",
        "max_rss(MiB)": 69.2,
        "exec_time(ms)": 93.9,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_logical_less_than_generated.blif",
        "max_rss(MiB)": 52,
        "exec_time(ms)": 15.9,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_logical_less_than_generated.blif",
        "max_rss(MiB)": 68.3,
        "exec_time(ms)": 88.3,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_less_than/no_arch": {
        "test_name": "operators/binary_logical_less_than/no_arch",
        "generated_blif": "binary_logical_less_than_generated.blif",
        "max_rss(MiB)": 49,
        "exec_time(ms)": 14.1,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_logical_not_equal_generated.blif",
        "max_rss(MiB)": 69.5,
        "exec_time(ms)": 90.5,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_logical_not_equal_generated.blif",
        "max_rss(MiB)": 52.5,
        "exec_time(ms)": 19.9,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_logical_not_equal_generated.blif",
        "max_rss(MiB)": 68.9,
        "exec_time(ms)": 94.5,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_not_equal/no_arch": {
        "test_name": "operators/binary_logical_not_equal/no_arch",
        "generated_blif": "binary_logical_not_equal_generated.blif",
        "max_rss(MiB)": 49,
        "exec_time(ms)": 12.9,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_logical_or_generated.blif",
        "max_rss(MiB)": 70.4,
        "exec_time(ms)": 98.9,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_or/k6_N10_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_logical_or_generated.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 19.6,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_logical_or_generated.blif",
        "max_rss(MiB)": 69.5,
        "exec_time(ms)": 94.4,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_or/no_arch": {
        "test_name": "operators/binary_logical_or/no_arch",
        "generated_blif": "binary_logical_or_generated.blif",
        "max_rss(MiB)": 50.1,
        "exec_time(ms)": 14.5,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_nand_generated.blif",
        "max_rss(MiB)": 69.2,
        "exec_time(ms)": 100.4,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nand/k6_N10_40nm": {
        "test_name": "operators/binary_nand/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_nand_generated.blif",
        "max_rss(MiB)": 52.1,
        "exec_time(ms)": 20.3,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nand/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_nand_generated.blif",
        "max_rss(MiB)": 68.6,
        "exec_time(ms)": 78.3,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nand/no_arch": {
        "test_name": "operators/binary_nand/no_arch",
        "generated_blif": "binary_nand_generated.blif",
        "max_rss(MiB)": 49.2,
        "exec_time(ms)": 13.8,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_nor_generated.blif",
        "max_rss(MiB)": 69.5,
        "exec_time(ms)": 95.6,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/k6_N10_40nm": {
        "test_name": "operators/binary_nor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_nor_generated.blif",
        "max_rss(MiB)": 52.3,
        "exec_time(ms)": 20.1,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_nor_generated.blif",
        "max_rss(MiB)": 68.9,
        "exec_time(ms)": 87.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/no_arch": {
        "test_name": "operators/binary_nor/no_arch",
        "generated_blif": "binary_nor_generated.blif",
        "max_rss(MiB)": 49.4,
        "exec_time(ms)": 13.8,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_not_equal_generated.blif",
        "max_rss(MiB)": 73.3,
        "exec_time(ms)": 101.5,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_not_equal_generated.blif",
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 24.5,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_not_equal_generated.blif",
        "max_rss(MiB)": 72.4,
        "exec_time(ms)": 98,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_not_equal/no_arch": {
        "test_name": "operators/binary_not_equal/no_arch",
        "generated_blif": "binary_not_equal_generated.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 16.9,
        "simulation_time(ms)": 1.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_or_generated.blif",
        "max_rss(MiB)": 68.5,
        "exec_time(ms)": 84.1,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_or/k6_N10_40nm": {
        "test_name": "operators/binary_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_or_generated.blif",
        "max_rss(MiB)": 51.5,
        "exec_time(ms)": 19.3,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_or_generated.blif",
        "max_rss(MiB)": 67.8,
        "exec_time(ms)": 94.3,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_or/no_arch": {
        "test_name": "operators/binary_or/no_arch",
        "generated_blif": "binary_or_generated.blif",
        "max_rss(MiB)": 48.2,
        "exec_time(ms)": 11.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_xnor_generated.blif",
        "max_rss(MiB)": 70.5,
        "exec_time(ms)": 102.5,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xnor/k6_N10_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_xnor_generated.blif",
        "max_rss(MiB)": 53.2,
        "exec_time(ms)": 19.9,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xnor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_xnor_generated.blif",
        "max_rss(MiB)": 69.8,
        "exec_time(ms)": 88.8,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xnor/no_arch": {
        "test_name": "operators/binary_xnor/no_arch",
        "generated_blif": "binary_xnor_generated.blif",
        "max_rss(MiB)": 50.4,
        "exec_time(ms)": 14.1,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_xor_generated.blif",
        "max_rss(MiB)": 70.3,
        "exec_time(ms)": 90.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xor/k6_N10_40nm": {
        "test_name": "operators/binary_xor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_xor_generated.blif",
        "max_rss(MiB)": 53.4,
        "exec_time(ms)": 21.2,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_xor_generated.blif",
        "max_rss(MiB)": 69.8,
        "exec_time(ms)": 93.8,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xor/no_arch": {
        "test_name": "operators/binary_xor/no_arch",
        "generated_blif": "binary_xor_generated.blif",
        "max_rss(MiB)": 50.3,
        "exec_time(ms)": 13.3,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "clog2_generated.blif",
        "max_rss(MiB)": 67.9,
        "exec_time(ms)": 97.6,
        "simulation_time(ms)": 4.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/clog2/k6_N10_40nm": {
        "test_name": "operators/clog2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "clog2_generated.blif",
        "max_rss(MiB)": 50.5,
        "exec_time(ms)": 23.8,
        "simulation_time(ms)": 5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/clog2/k6_N10_mem32K_40nm": {
        "test_name": "operators/clog2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "clog2_generated.blif",
        "max_rss(MiB)": 66.9,
        "exec_time(ms)": 98.3,
        "simulation_time(ms)": 4.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/clog2/no_arch": {
        "test_name": "operators/clog2/no_arch",
        "generated_blif": "clog2_generated.blif",
        "max_rss(MiB)": 47.3,
        "exec_time(ms)": 16.2,
        "simulation_time(ms)": 4.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "concat_generated.blif",
        "max_rss(MiB)": 104.8,
        "exec_time(ms)": 318.1,
        "simulation_time(ms)": 83.7,
        "test_coverage(%)": 100,
        "Pi": 24,
        "Po": 72,
        "logic element": 122,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 122
    },
    "operators/concat/k6_N10_40nm": {
        "test_name": "operators/concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "concat_generated.blif",
        "max_rss(MiB)": 87.5,
        "exec_time(ms)": 242.2,
        "simulation_time(ms)": 81.9,
        "test_coverage(%)": 100,
        "Pi": 24,
        "Po": 72,
        "logic element": 122,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 127,
        "Total Node": 122
    },
    "operators/concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "concat_generated.blif",
        "max_rss(MiB)": 104.4,
        "exec_time(ms)": 335.6,
        "simulation_time(ms)": 88.1,
        "test_coverage(%)": 100,
        "Pi": 24,
        "Po": 72,
        "logic element": 122,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 127,
        "Total Node": 122
    },
    "operators/concat/no_arch": {
        "test_name": "operators/concat/no_arch",
        "generated_blif": "concat_generated.blif",
        "max_rss(MiB)": 86.2,
        "exec_time(ms)": 258,
        "simulation_time(ms)": 89.8,
        "test_coverage(%)": 100,
        "Pi": 24,
        "Po": 72,
        "logic element": 122,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 122,
        "Total Node": 122
    },
    "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "eightbit_arithmetic_power_generated.blif",
        "max_rss(MiB)": 106.8,
        "exec_time(ms)": 218.9,
        "simulation_time(ms)": 89.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 26
    },
    "operators/eightbit_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "eightbit_arithmetic_power_generated.blif",
        "max_rss(MiB)": 92.7,
        "exec_time(ms)": 382.6,
        "simulation_time(ms)": 213.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 101,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 101,
        "Total Node": 110
    },
    "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "eightbit_arithmetic_power_generated.blif",
        "max_rss(MiB)": 106,
        "exec_time(ms)": 205.5,
        "simulation_time(ms)": 87.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 26
    },
    "operators/eightbit_arithmetic_power/no_arch": {
        "test_name": "operators/eightbit_arithmetic_power/no_arch",
        "generated_blif": "eightbit_arithmetic_power_generated.blif",
        "max_rss(MiB)": 89.4,
        "exec_time(ms)": 369.8,
        "simulation_time(ms)": 219.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 101,
        "latch": 8,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 101,
        "Total Node": 110
    },
    "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "minuscolon_6_bit_generated.blif",
        "max_rss(MiB)": 77.1,
        "exec_time(ms)": 103.9,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "minuscolon_6_bit_generated.blif",
        "max_rss(MiB)": 59.9,
        "exec_time(ms)": 28.5,
        "simulation_time(ms)": 1.3,
        "test_coverage(%)": 100,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "minuscolon_6_bit_generated.blif",
        "max_rss(MiB)": 76.7,
        "exec_time(ms)": 111,
        "simulation_time(ms)": 1.3,
        "test_coverage(%)": 100,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/no_arch": {
        "test_name": "operators/minuscolon_6_bit/no_arch",
        "generated_blif": "minuscolon_6_bit_generated.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 22.1,
        "simulation_time(ms)": 1.4,
        "test_coverage(%)": 100,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pluscolon_6_bit_generated.blif",
        "max_rss(MiB)": 75.1,
        "exec_time(ms)": 102.2,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 73.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "pluscolon_6_bit_generated.blif",
        "max_rss(MiB)": 57.9,
        "exec_time(ms)": 25.3,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 73.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "pluscolon_6_bit_generated.blif",
        "max_rss(MiB)": 74.6,
        "exec_time(ms)": 96.1,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 73.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/no_arch": {
        "test_name": "operators/pluscolon_6_bit/no_arch",
        "generated_blif": "pluscolon_6_bit_generated.blif",
        "max_rss(MiB)": 55,
        "exec_time(ms)": 19.9,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 73.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pluscolon_8_bit_generated.blif",
        "max_rss(MiB)": 79.4,
        "exec_time(ms)": 103.8,
        "simulation_time(ms)": 1.3,
        "test_coverage(%)": 100,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "pluscolon_8_bit_generated.blif",
        "max_rss(MiB)": 62.5,
        "exec_time(ms)": 30.1,
        "simulation_time(ms)": 1.6,
        "test_coverage(%)": 100,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "pluscolon_8_bit_generated.blif",
        "max_rss(MiB)": 78.7,
        "exec_time(ms)": 100.2,
        "simulation_time(ms)": 1.6,
        "test_coverage(%)": 100,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/no_arch": {
        "test_name": "operators/pluscolon_8_bit/no_arch",
        "generated_blif": "pluscolon_8_bit_generated.blif",
        "max_rss(MiB)": 59.2,
        "exec_time(ms)": 21.5,
        "simulation_time(ms)": 1.3,
        "test_coverage(%)": 100,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_16bits_asl_int_wide_generated.blif",
        "max_rss(MiB)": 96.3,
        "exec_time(ms)": 112.2,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_16bits_asl_int_wide_generated.blif",
        "max_rss(MiB)": 79.6,
        "exec_time(ms)": 51.9,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_16bits_asl_int_wide_generated.blif",
        "max_rss(MiB)": 95.8,
        "exec_time(ms)": 125.3,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asl_int_wide/no_arch",
        "generated_blif": "signed_16bits_asl_int_wide_generated.blif",
        "max_rss(MiB)": 76.3,
        "exec_time(ms)": 44.6,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_16bits_asr_int_wide_generated.blif",
        "max_rss(MiB)": 96.6,
        "exec_time(ms)": 130.5,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 90,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_16bits_asr_int_wide_generated.blif",
        "max_rss(MiB)": 79.6,
        "exec_time(ms)": 51.9,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 90,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_16bits_asr_int_wide_generated.blif",
        "max_rss(MiB)": 95.5,
        "exec_time(ms)": 147.8,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 90,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asr_int_wide/no_arch",
        "generated_blif": "signed_16bits_asr_int_wide_generated.blif",
        "max_rss(MiB)": 76.2,
        "exec_time(ms)": 44.5,
        "simulation_time(ms)": 2.6,
        "test_coverage(%)": 90,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_16bits_sl_int_wide_generated.blif",
        "max_rss(MiB)": 96.4,
        "exec_time(ms)": 145.3,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_16bits_sl_int_wide_generated.blif",
        "max_rss(MiB)": 79.3,
        "exec_time(ms)": 67.4,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_16bits_sl_int_wide_generated.blif",
        "max_rss(MiB)": 95.6,
        "exec_time(ms)": 146.3,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sl_int_wide/no_arch",
        "generated_blif": "signed_16bits_sl_int_wide_generated.blif",
        "max_rss(MiB)": 76,
        "exec_time(ms)": 49.9,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_16bits_sr_int_wide_generated.blif",
        "max_rss(MiB)": 96.4,
        "exec_time(ms)": 166.1,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_16bits_sr_int_wide_generated.blif",
        "max_rss(MiB)": 79.4,
        "exec_time(ms)": 59.1,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_16bits_sr_int_wide_generated.blif",
        "max_rss(MiB)": 95.5,
        "exec_time(ms)": 158.4,
        "simulation_time(ms)": 2.1,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sr_int_wide/no_arch",
        "generated_blif": "signed_16bits_sr_int_wide_generated.blif",
        "max_rss(MiB)": 76.3,
        "exec_time(ms)": 52.8,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_asl_indexed_generated.blif",
        "max_rss(MiB)": 65.5,
        "exec_time(ms)": 120.1,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_1bit_asl_indexed_generated.blif",
        "max_rss(MiB)": 48.8,
        "exec_time(ms)": 18.6,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_asl_indexed_generated.blif",
        "max_rss(MiB)": 65.1,
        "exec_time(ms)": 111.6,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asl_indexed/no_arch",
        "generated_blif": "signed_1bit_asl_indexed_generated.blif",
        "max_rss(MiB)": 45.3,
        "exec_time(ms)": 10.7,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_asl_wire_generated.blif",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 112.7,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_1bit_asl_wire_generated.blif",
        "max_rss(MiB)": 47.3,
        "exec_time(ms)": 17.2,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_asl_wire_generated.blif",
        "max_rss(MiB)": 63.7,
        "exec_time(ms)": 98.6,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asl_wire/no_arch": {
        "test_name": "operators/signed_1bit_asl_wire/no_arch",
        "generated_blif": "signed_1bit_asl_wire_generated.blif",
        "max_rss(MiB)": 44.2,
        "exec_time(ms)": 10.2,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_asr_indexed_generated.blif",
        "max_rss(MiB)": 65.7,
        "exec_time(ms)": 109.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_1bit_asr_indexed_generated.blif",
        "max_rss(MiB)": 48.5,
        "exec_time(ms)": 19.4,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_asr_indexed_generated.blif",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 103.6,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asr_indexed/no_arch",
        "generated_blif": "signed_1bit_asr_indexed_generated.blif",
        "max_rss(MiB)": 45.1,
        "exec_time(ms)": 11.2,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_asr_wire_generated.blif",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 96.8,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_1bit_asr_wire_generated.blif",
        "max_rss(MiB)": 47.2,
        "exec_time(ms)": 16.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_asr_wire_generated.blif",
        "max_rss(MiB)": 63.9,
        "exec_time(ms)": 97.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asr_wire/no_arch": {
        "test_name": "operators/signed_1bit_asr_wire/no_arch",
        "generated_blif": "signed_1bit_asr_wire_generated.blif",
        "max_rss(MiB)": 43.9,
        "exec_time(ms)": 10,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_sl_indexed_generated.blif",
        "max_rss(MiB)": 65.5,
        "exec_time(ms)": 105.4,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_1bit_sl_indexed_generated.blif",
        "max_rss(MiB)": 48.5,
        "exec_time(ms)": 19.4,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_sl_indexed_generated.blif",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 105.9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sl_indexed/no_arch",
        "generated_blif": "signed_1bit_sl_indexed_generated.blif",
        "max_rss(MiB)": 45.2,
        "exec_time(ms)": 11.4,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_sl_wire_generated.blif",
        "max_rss(MiB)": 64.5,
        "exec_time(ms)": 107.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_1bit_sl_wire_generated.blif",
        "max_rss(MiB)": 47.5,
        "exec_time(ms)": 17.6,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_sl_wire_generated.blif",
        "max_rss(MiB)": 63.7,
        "exec_time(ms)": 119.4,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sl_wire/no_arch": {
        "test_name": "operators/signed_1bit_sl_wire/no_arch",
        "generated_blif": "signed_1bit_sl_wire_generated.blif",
        "max_rss(MiB)": 44,
        "exec_time(ms)": 9.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_sr_indexed_generated.blif",
        "max_rss(MiB)": 65.5,
        "exec_time(ms)": 107.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_1bit_sr_indexed_generated.blif",
        "max_rss(MiB)": 48.7,
        "exec_time(ms)": 18.4,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_sr_indexed_generated.blif",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 106.7,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sr_indexed/no_arch",
        "generated_blif": "signed_1bit_sr_indexed_generated.blif",
        "max_rss(MiB)": 45.2,
        "exec_time(ms)": 10.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_sr_wire_generated.blif",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 95.9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_1bit_sr_wire_generated.blif",
        "max_rss(MiB)": 47.1,
        "exec_time(ms)": 17.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_sr_wire_generated.blif",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 98.4,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sr_wire/no_arch": {
        "test_name": "operators/signed_1bit_sr_wire/no_arch",
        "generated_blif": "signed_1bit_sr_wire_generated.blif",
        "max_rss(MiB)": 43.9,
        "exec_time(ms)": 9.6,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_2bits_asl_wide_generated.blif",
        "max_rss(MiB)": 66.9,
        "exec_time(ms)": 101.9,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_2bits_asl_wide_generated.blif",
        "max_rss(MiB)": 49.7,
        "exec_time(ms)": 20,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_2bits_asl_wide_generated.blif",
        "max_rss(MiB)": 66,
        "exec_time(ms)": 113.2,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asl_wide/no_arch": {
        "test_name": "operators/signed_2bits_asl_wide/no_arch",
        "generated_blif": "signed_2bits_asl_wide_generated.blif",
        "max_rss(MiB)": 46.5,
        "exec_time(ms)": 13,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_2bits_asr_wide_generated.blif",
        "max_rss(MiB)": 66.9,
        "exec_time(ms)": 107.5,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_2bits_asr_wide_generated.blif",
        "max_rss(MiB)": 49.7,
        "exec_time(ms)": 18.7,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_2bits_asr_wide_generated.blif",
        "max_rss(MiB)": 65.8,
        "exec_time(ms)": 98.2,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asr_wide/no_arch": {
        "test_name": "operators/signed_2bits_asr_wide/no_arch",
        "generated_blif": "signed_2bits_asr_wide_generated.blif",
        "max_rss(MiB)": 46.5,
        "exec_time(ms)": 12,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_2bits_sl_wide_generated.blif",
        "max_rss(MiB)": 66.7,
        "exec_time(ms)": 97.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_2bits_sl_wide_generated.blif",
        "max_rss(MiB)": 49.7,
        "exec_time(ms)": 17.7,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_2bits_sl_wide_generated.blif",
        "max_rss(MiB)": 66,
        "exec_time(ms)": 103.1,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sl_wide/no_arch": {
        "test_name": "operators/signed_2bits_sl_wide/no_arch",
        "generated_blif": "signed_2bits_sl_wide_generated.blif",
        "max_rss(MiB)": 46.4,
        "exec_time(ms)": 12.6,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_2bits_sr_wide_generated.blif",
        "max_rss(MiB)": 66.6,
        "exec_time(ms)": 98.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_2bits_sr_wide_generated.blif",
        "max_rss(MiB)": 49.5,
        "exec_time(ms)": 19.5,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_2bits_sr_wide_generated.blif",
        "max_rss(MiB)": 65.8,
        "exec_time(ms)": 106.5,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sr_wide/no_arch": {
        "test_name": "operators/signed_2bits_sr_wide/no_arch",
        "generated_blif": "signed_2bits_sr_wide_generated.blif",
        "max_rss(MiB)": 46.4,
        "exec_time(ms)": 12.4,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_64bits_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 96.6,
        "exec_time(ms)": 198.8,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_64bits_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 79.1,
        "exec_time(ms)": 109.3,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_64bits_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 96,
        "exec_time(ms)": 203.4,
        "simulation_time(ms)": 3.1,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/no_arch",
        "generated_blif": "signed_64bits_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 75.6,
        "exec_time(ms)": 104.9,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_64bits_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 96.8,
        "exec_time(ms)": 209.7,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_64bits_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 78.9,
        "exec_time(ms)": 112.4,
        "simulation_time(ms)": 3.5,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_64bits_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 96,
        "exec_time(ms)": 202.7,
        "simulation_time(ms)": 3.5,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/no_arch",
        "generated_blif": "signed_64bits_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 75.6,
        "exec_time(ms)": 109.1,
        "simulation_time(ms)": 4.1,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_64bits_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 96.8,
        "exec_time(ms)": 218.9,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_64bits_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 78.8,
        "exec_time(ms)": 112.3,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_64bits_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 95.8,
        "exec_time(ms)": 205.3,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/no_arch",
        "generated_blif": "signed_64bits_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 75.5,
        "exec_time(ms)": 107.2,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_64bits_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 96.7,
        "exec_time(ms)": 197.3,
        "simulation_time(ms)": 2.6,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_64bits_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 78.5,
        "exec_time(ms)": 108.7,
        "simulation_time(ms)": 2.7,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_64bits_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 96,
        "exec_time(ms)": 206.6,
        "simulation_time(ms)": 2.6,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/no_arch",
        "generated_blif": "signed_64bits_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 75.6,
        "exec_time(ms)": 107,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_to_unsigned_generated.blif",
        "max_rss(MiB)": 98.2,
        "exec_time(ms)": 315.6,
        "simulation_time(ms)": 45.5,
        "test_coverage(%)": 100,
        "Po": 128,
        "logic element": 128,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "operators/signed_to_unsigned/k6_N10_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_to_unsigned_generated.blif",
        "max_rss(MiB)": 79.9,
        "exec_time(ms)": 247.7,
        "simulation_time(ms)": 38.8,
        "test_coverage(%)": 100,
        "Po": 128,
        "logic element": 128,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "operators/signed_to_unsigned/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_to_unsigned_generated.blif",
        "max_rss(MiB)": 97.9,
        "exec_time(ms)": 334.7,
        "simulation_time(ms)": 38.5,
        "test_coverage(%)": 100,
        "Po": 128,
        "logic element": 128,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "operators/signed_to_unsigned/no_arch": {
        "test_name": "operators/signed_to_unsigned/no_arch",
        "generated_blif": "signed_to_unsigned_generated.blif",
        "max_rss(MiB)": 76.4,
        "exec_time(ms)": 233.3,
        "simulation_time(ms)": 41.1,
        "test_coverage(%)": 100,
        "Po": 128,
        "logic element": 128,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_indexed_generated.blif",
        "max_rss(MiB)": 68.1,
        "exec_time(ms)": 115,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asl_indexed_generated.blif",
        "max_rss(MiB)": 50.8,
        "exec_time(ms)": 21.7,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_indexed_generated.blif",
        "max_rss(MiB)": 67.1,
        "exec_time(ms)": 112,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_indexed/no_arch": {
        "test_name": "operators/signed_variable_asl_indexed/no_arch",
        "generated_blif": "signed_variable_asl_indexed_generated.blif",
        "max_rss(MiB)": 47.6,
        "exec_time(ms)": 14,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_int_wide_generated.blif",
        "max_rss(MiB)": 125.3,
        "exec_time(ms)": 1819.1,
        "simulation_time(ms)": 44.7,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asl_int_wide_generated.blif",
        "max_rss(MiB)": 107.8,
        "exec_time(ms)": 1758,
        "simulation_time(ms)": 46,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_int_wide_generated.blif",
        "max_rss(MiB)": 124.7,
        "exec_time(ms)": 1931.8,
        "simulation_time(ms)": 44.9,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_int_wide/no_arch",
        "generated_blif": "signed_variable_asl_int_wide_generated.blif",
        "max_rss(MiB)": 105,
        "exec_time(ms)": 1668,
        "simulation_time(ms)": 47.8,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 418.7,
        "exec_time(ms)": 7246.9,
        "simulation_time(ms)": 263.8,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 402.8,
        "exec_time(ms)": 7071.9,
        "simulation_time(ms)": 269,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 418,
        "exec_time(ms)": 7269.8,
        "simulation_time(ms)": 266.4,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_ultra_wide/no_arch",
        "generated_blif": "signed_variable_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 400.6,
        "exec_time(ms)": 7198.4,
        "simulation_time(ms)": 311,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_wide_generated.blif",
        "max_rss(MiB)": 77.4,
        "exec_time(ms)": 127.8,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asl_wide_generated.blif",
        "max_rss(MiB)": 60,
        "exec_time(ms)": 33.4,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_wide_generated.blif",
        "max_rss(MiB)": 76.5,
        "exec_time(ms)": 126.4,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asl_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_wide/no_arch",
        "generated_blif": "signed_variable_asl_wide_generated.blif",
        "max_rss(MiB)": 56.9,
        "exec_time(ms)": 26.8,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_wire_generated.blif",
        "max_rss(MiB)": 65.5,
        "exec_time(ms)": 107.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asl_wire_generated.blif",
        "max_rss(MiB)": 48.7,
        "exec_time(ms)": 19.6,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_wire_generated.blif",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 104.7,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_wire/no_arch": {
        "test_name": "operators/signed_variable_asl_wire/no_arch",
        "generated_blif": "signed_variable_asl_wire_generated.blif",
        "max_rss(MiB)": 45.4,
        "exec_time(ms)": 18.7,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_indexed_generated.blif",
        "max_rss(MiB)": 67.9,
        "exec_time(ms)": 111.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asr_indexed_generated.blif",
        "max_rss(MiB)": 50.7,
        "exec_time(ms)": 23.6,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_indexed_generated.blif",
        "max_rss(MiB)": 67.2,
        "exec_time(ms)": 104.1,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asr_indexed/no_arch": {
        "test_name": "operators/signed_variable_asr_indexed/no_arch",
        "generated_blif": "signed_variable_asr_indexed_generated.blif",
        "max_rss(MiB)": 47.8,
        "exec_time(ms)": 14.4,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_int_wide_generated.blif",
        "max_rss(MiB)": 114.9,
        "exec_time(ms)": 1855.9,
        "simulation_time(ms)": 48.6,
        "test_coverage(%)": 85,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 6,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asr_int_wide_generated.blif",
        "max_rss(MiB)": 100.7,
        "exec_time(ms)": 1830.7,
        "simulation_time(ms)": 47.8,
        "test_coverage(%)": 85,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 6,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_int_wide_generated.blif",
        "max_rss(MiB)": 114,
        "exec_time(ms)": 1842.4,
        "simulation_time(ms)": 47.8,
        "test_coverage(%)": 85,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 6,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_int_wide/no_arch",
        "generated_blif": "signed_variable_asr_int_wide_generated.blif",
        "max_rss(MiB)": 97.5,
        "exec_time(ms)": 1748,
        "simulation_time(ms)": 46.6,
        "test_coverage(%)": 85,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 6,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 376.9,
        "exec_time(ms)": 7454.4,
        "simulation_time(ms)": 248.2,
        "test_coverage(%)": 99.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 363.6,
        "exec_time(ms)": 7128.9,
        "simulation_time(ms)": 265.3,
        "test_coverage(%)": 99.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 376.7,
        "exec_time(ms)": 7371.9,
        "simulation_time(ms)": 260.9,
        "test_coverage(%)": 99.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_ultra_wide/no_arch",
        "generated_blif": "signed_variable_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 360.9,
        "exec_time(ms)": 7609.1,
        "simulation_time(ms)": 254.8,
        "test_coverage(%)": 99.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_wide_generated.blif",
        "max_rss(MiB)": 77.5,
        "exec_time(ms)": 131.7,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asr_wide_generated.blif",
        "max_rss(MiB)": 60,
        "exec_time(ms)": 33.6,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_wide_generated.blif",
        "max_rss(MiB)": 76.4,
        "exec_time(ms)": 118.5,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asr_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_wide/no_arch",
        "generated_blif": "signed_variable_asr_wide_generated.blif",
        "max_rss(MiB)": 56.7,
        "exec_time(ms)": 26.1,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_wire_generated.blif",
        "max_rss(MiB)": 65.7,
        "exec_time(ms)": 114.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 66.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asr_wire_generated.blif",
        "max_rss(MiB)": 48.3,
        "exec_time(ms)": 19.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 66.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_wire_generated.blif",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 103.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 66.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_wire/no_arch": {
        "test_name": "operators/signed_variable_asr_wire/no_arch",
        "generated_blif": "signed_variable_asr_wire_generated.blif",
        "max_rss(MiB)": 45.4,
        "exec_time(ms)": 11.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 66.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_indexed_generated.blif",
        "max_rss(MiB)": 68,
        "exec_time(ms)": 114.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sl_indexed_generated.blif",
        "max_rss(MiB)": 50.6,
        "exec_time(ms)": 22.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_indexed_generated.blif",
        "max_rss(MiB)": 67.2,
        "exec_time(ms)": 117.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_indexed/no_arch": {
        "test_name": "operators/signed_variable_sl_indexed/no_arch",
        "generated_blif": "signed_variable_sl_indexed_generated.blif",
        "max_rss(MiB)": 47.4,
        "exec_time(ms)": 11.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_int_wide_generated.blif",
        "max_rss(MiB)": 125,
        "exec_time(ms)": 1857.1,
        "simulation_time(ms)": 46.1,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sl_int_wide_generated.blif",
        "max_rss(MiB)": 107.9,
        "exec_time(ms)": 1819.8,
        "simulation_time(ms)": 46.2,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_int_wide_generated.blif",
        "max_rss(MiB)": 124.6,
        "exec_time(ms)": 1860.7,
        "simulation_time(ms)": 45.7,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_int_wide/no_arch",
        "generated_blif": "signed_variable_sl_int_wide_generated.blif",
        "max_rss(MiB)": 104.8,
        "exec_time(ms)": 1748.9,
        "simulation_time(ms)": 44.8,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 418.5,
        "exec_time(ms)": 7178.9,
        "simulation_time(ms)": 266.6,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 402.9,
        "exec_time(ms)": 7191.8,
        "simulation_time(ms)": 266.5,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 418.1,
        "exec_time(ms)": 7251,
        "simulation_time(ms)": 246.8,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_ultra_wide/no_arch",
        "generated_blif": "signed_variable_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 400.4,
        "exec_time(ms)": 7455.7,
        "simulation_time(ms)": 254.2,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_wide_generated.blif",
        "max_rss(MiB)": 77.2,
        "exec_time(ms)": 124.2,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sl_wide_generated.blif",
        "max_rss(MiB)": 59.8,
        "exec_time(ms)": 33.7,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_wide_generated.blif",
        "max_rss(MiB)": 76.5,
        "exec_time(ms)": 120.1,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sl_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_wide/no_arch",
        "generated_blif": "signed_variable_sl_wide_generated.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 26.6,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_wire_generated.blif",
        "max_rss(MiB)": 65.7,
        "exec_time(ms)": 106.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sl_wire_generated.blif",
        "max_rss(MiB)": 48.5,
        "exec_time(ms)": 19.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_wire_generated.blif",
        "max_rss(MiB)": 64.7,
        "exec_time(ms)": 104.6,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_wire/no_arch": {
        "test_name": "operators/signed_variable_sl_wire/no_arch",
        "generated_blif": "signed_variable_sl_wire_generated.blif",
        "max_rss(MiB)": 45.4,
        "exec_time(ms)": 11.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_indexed_generated.blif",
        "max_rss(MiB)": 68,
        "exec_time(ms)": 111.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sr_indexed_generated.blif",
        "max_rss(MiB)": 50.8,
        "exec_time(ms)": 23.4,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_indexed_generated.blif",
        "max_rss(MiB)": 67.1,
        "exec_time(ms)": 104.1,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_indexed/no_arch": {
        "test_name": "operators/signed_variable_sr_indexed/no_arch",
        "generated_blif": "signed_variable_sr_indexed_generated.blif",
        "max_rss(MiB)": 47.8,
        "exec_time(ms)": 13.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_int_wide_generated.blif",
        "max_rss(MiB)": 125.5,
        "exec_time(ms)": 1856.2,
        "simulation_time(ms)": 45.2,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sr_int_wide_generated.blif",
        "max_rss(MiB)": 107.6,
        "exec_time(ms)": 1778.7,
        "simulation_time(ms)": 47.1,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_int_wide_generated.blif",
        "max_rss(MiB)": 124.4,
        "exec_time(ms)": 1906.8,
        "simulation_time(ms)": 46,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_int_wide/no_arch",
        "generated_blif": "signed_variable_sr_int_wide_generated.blif",
        "max_rss(MiB)": 105.1,
        "exec_time(ms)": 1754.8,
        "simulation_time(ms)": 52.6,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 418.1,
        "exec_time(ms)": 7198.4,
        "simulation_time(ms)": 245.4,
        "test_coverage(%)": 98.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 402.5,
        "exec_time(ms)": 6893.1,
        "simulation_time(ms)": 231,
        "test_coverage(%)": 98.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 417.3,
        "exec_time(ms)": 7092.8,
        "simulation_time(ms)": 233.1,
        "test_coverage(%)": 98.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_ultra_wide/no_arch",
        "generated_blif": "signed_variable_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 399.8,
        "exec_time(ms)": 6845.3,
        "simulation_time(ms)": 226.6,
        "test_coverage(%)": 98.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_wide_generated.blif",
        "max_rss(MiB)": 77.1,
        "exec_time(ms)": 126.8,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sr_wide_generated.blif",
        "max_rss(MiB)": 60.5,
        "exec_time(ms)": 30.1,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_wide_generated.blif",
        "max_rss(MiB)": 76.6,
        "exec_time(ms)": 117.4,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sr_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_wide/no_arch",
        "generated_blif": "signed_variable_sr_wide_generated.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 25.2,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_wire_generated.blif",
        "max_rss(MiB)": 65.8,
        "exec_time(ms)": 106.7,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sr_wire_generated.blif",
        "max_rss(MiB)": 48.5,
        "exec_time(ms)": 19.2,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_wire_generated.blif",
        "max_rss(MiB)": 65.1,
        "exec_time(ms)": 109.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_wire/no_arch": {
        "test_name": "operators/signed_variable_sr_wire/no_arch",
        "generated_blif": "signed_variable_sr_wire_generated.blif",
        "max_rss(MiB)": 45.2,
        "exec_time(ms)": 11.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "specifyBlock_generated.blif",
        "max_rss(MiB)": 67.6,
        "exec_time(ms)": 109.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 75,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/k6_N10_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "specifyBlock_generated.blif",
        "max_rss(MiB)": 50.2,
        "exec_time(ms)": 21.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 75,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/k6_N10_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "specifyBlock_generated.blif",
        "max_rss(MiB)": 66.9,
        "exec_time(ms)": 103.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 75,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/no_arch": {
        "test_name": "operators/specifyBlock/no_arch",
        "generated_blif": "specifyBlock_generated.blif",
        "max_rss(MiB)": 47,
        "exec_time(ms)": 19,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 75,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "specparam_generated.blif",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 53.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/k6_N10_40nm": {
        "test_name": "operators/specparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "specparam_generated.blif",
        "max_rss(MiB)": 47.3,
        "exec_time(ms)": 10,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/k6_N10_mem32K_40nm": {
        "test_name": "operators/specparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "specparam_generated.blif",
        "max_rss(MiB)": 63.7,
        "exec_time(ms)": 54.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/no_arch": {
        "test_name": "operators/specparam/no_arch",
        "generated_blif": "specparam_generated.blif",
        "max_rss(MiB)": 43.8,
        "exec_time(ms)": 6.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "string_test_concat_generated.blif",
        "max_rss(MiB)": 101.8,
        "exec_time(ms)": 535.4,
        "simulation_time(ms)": 22.4,
        "test_coverage(%)": 100,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat/k6_N10_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "string_test_concat_generated.blif",
        "max_rss(MiB)": 83.3,
        "exec_time(ms)": 411.5,
        "simulation_time(ms)": 21.5,
        "test_coverage(%)": 100,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "string_test_concat_generated.blif",
        "max_rss(MiB)": 101.3,
        "exec_time(ms)": 511.3,
        "simulation_time(ms)": 20.3,
        "test_coverage(%)": 100,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat/no_arch": {
        "test_name": "operators/string_test_concat/no_arch",
        "generated_blif": "string_test_concat_generated.blif",
        "max_rss(MiB)": 80,
        "exec_time(ms)": 422.7,
        "simulation_time(ms)": 22.2,
        "test_coverage(%)": 100,
        "Po": 241,
        "logic element": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "string_test_concat_replicate_generated.blif",
        "max_rss(MiB)": 101.9,
        "exec_time(ms)": 520.7,
        "simulation_time(ms)": 22.3,
        "test_coverage(%)": 100,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat_replicate/k6_N10_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "string_test_concat_replicate_generated.blif",
        "max_rss(MiB)": 83.4,
        "exec_time(ms)": 424.3,
        "simulation_time(ms)": 22.1,
        "test_coverage(%)": 100,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat_replicate/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "string_test_concat_replicate_generated.blif",
        "max_rss(MiB)": 101.1,
        "exec_time(ms)": 530.3,
        "simulation_time(ms)": 22.1,
        "test_coverage(%)": 100,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat_replicate/no_arch": {
        "test_name": "operators/string_test_concat_replicate/no_arch",
        "generated_blif": "string_test_concat_replicate_generated.blif",
        "max_rss(MiB)": 80.3,
        "exec_time(ms)": 418.3,
        "simulation_time(ms)": 27,
        "test_coverage(%)": 100,
        "Po": 241,
        "logic element": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "string_test_generated.blif",
        "max_rss(MiB)": 101.7,
        "exec_time(ms)": 527.4,
        "simulation_time(ms)": 21.9,
        "test_coverage(%)": 100,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test/k6_N10_40nm": {
        "test_name": "operators/string_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "string_test_generated.blif",
        "max_rss(MiB)": 83.3,
        "exec_time(ms)": 434,
        "simulation_time(ms)": 22.1,
        "test_coverage(%)": 100,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "string_test_generated.blif",
        "max_rss(MiB)": 101.2,
        "exec_time(ms)": 496.9,
        "simulation_time(ms)": 21.8,
        "test_coverage(%)": 100,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test/no_arch": {
        "test_name": "operators/string_test/no_arch",
        "generated_blif": "string_test_generated.blif",
        "max_rss(MiB)": 80.4,
        "exec_time(ms)": 425.1,
        "simulation_time(ms)": 20.9,
        "test_coverage(%)": 100,
        "Po": 241,
        "logic element": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_div_generated.blif",
        "max_rss(MiB)": 100.3,
        "exec_time(ms)": 211.2,
        "simulation_time(ms)": 8.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 9,
        "logic element": 33,
        "latch": 8,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 28,
        "Average Path": 5,
        "Estimated LUTs": 33,
        "Total Node": 61
    },
    "operators/twobits_arithmetic_div/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_div_generated.blif",
        "max_rss(MiB)": 83.3,
        "exec_time(ms)": 159.3,
        "simulation_time(ms)": 18.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 9,
        "logic element": 116,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 116,
        "Total Node": 125
    },
    "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_div_generated.blif",
        "max_rss(MiB)": 97.6,
        "exec_time(ms)": 237.4,
        "simulation_time(ms)": 20,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 9,
        "logic element": 116,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 116,
        "Total Node": 125
    },
    "operators/twobits_arithmetic_div/no_arch": {
        "test_name": "operators/twobits_arithmetic_div/no_arch",
        "generated_blif": "twobits_arithmetic_div_generated.blif",
        "max_rss(MiB)": 81.7,
        "exec_time(ms)": 161.8,
        "simulation_time(ms)": 23.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 9,
        "logic element": 116,
        "latch": 8,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 116,
        "Total Node": 125
    },
    "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_minus_generated.blif",
        "max_rss(MiB)": 87.1,
        "exec_time(ms)": 146.6,
        "simulation_time(ms)": 5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 9,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_minus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_minus_generated.blif",
        "max_rss(MiB)": 62.8,
        "exec_time(ms)": 43.9,
        "simulation_time(ms)": 5.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_minus_generated.blif",
        "max_rss(MiB)": 78.8,
        "exec_time(ms)": 127.4,
        "simulation_time(ms)": 5.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_minus/no_arch": {
        "test_name": "operators/twobits_arithmetic_minus/no_arch",
        "generated_blif": "twobits_arithmetic_minus_generated.blif",
        "max_rss(MiB)": 59.9,
        "exec_time(ms)": 38,
        "simulation_time(ms)": 4.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_mod_generated.blif",
        "max_rss(MiB)": 96.7,
        "exec_time(ms)": 123.9,
        "simulation_time(ms)": 3.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 13,
        "latch": 3,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 22
    },
    "operators/twobits_arithmetic_mod/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_mod_generated.blif",
        "max_rss(MiB)": 80.8,
        "exec_time(ms)": 65.6,
        "simulation_time(ms)": 8.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 42,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 42,
        "Total Node": 46
    },
    "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_mod_generated.blif",
        "max_rss(MiB)": 95.8,
        "exec_time(ms)": 148,
        "simulation_time(ms)": 8.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 42,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 42,
        "Total Node": 46
    },
    "operators/twobits_arithmetic_mod/no_arch": {
        "test_name": "operators/twobits_arithmetic_mod/no_arch",
        "generated_blif": "twobits_arithmetic_mod_generated.blif",
        "max_rss(MiB)": 78.4,
        "exec_time(ms)": 56.2,
        "simulation_time(ms)": 9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 42,
        "latch": 3,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 42,
        "Total Node": 46
    },
    "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 85,
        "exec_time(ms)": 133.9,
        "simulation_time(ms)": 5.3,
        "test_coverage(%)": 89.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 9,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 69.7,
        "exec_time(ms)": 48.9,
        "simulation_time(ms)": 5,
        "test_coverage(%)": 91.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 18,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 23
    },
    "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 84.1,
        "exec_time(ms)": 129.9,
        "simulation_time(ms)": 5.2,
        "test_coverage(%)": 89.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 9,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_multiply/no_arch": {
        "test_name": "operators/twobits_arithmetic_multiply/no_arch",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 66.7,
        "exec_time(ms)": 39.4,
        "simulation_time(ms)": 5,
        "test_coverage(%)": 91.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 18,
        "latch": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 23
    },
    "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_plus_generated.blif",
        "max_rss(MiB)": 85.5,
        "exec_time(ms)": 136.3,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 7,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_plus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_plus_generated.blif",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 36.8,
        "simulation_time(ms)": 3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_plus_generated.blif",
        "max_rss(MiB)": 79.8,
        "exec_time(ms)": 128.7,
        "simulation_time(ms)": 3.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_plus/no_arch": {
        "test_name": "operators/twobits_arithmetic_plus/no_arch",
        "generated_blif": "twobits_arithmetic_plus_generated.blif",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 31.1,
        "simulation_time(ms)": 3.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_power_generated.blif",
        "max_rss(MiB)": 102.1,
        "exec_time(ms)": 126.9,
        "simulation_time(ms)": 4.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 21,
        "Total Node": 28
    },
    "operators/twobits_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_power_generated.blif",
        "max_rss(MiB)": 78.6,
        "exec_time(ms)": 83.3,
        "simulation_time(ms)": 8.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 59,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 59,
        "Total Node": 64
    },
    "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_power_generated.blif",
        "max_rss(MiB)": 101,
        "exec_time(ms)": 107.2,
        "simulation_time(ms)": 4.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 21,
        "Total Node": 28
    },
    "operators/twobits_arithmetic_power/no_arch": {
        "test_name": "operators/twobits_arithmetic_power/no_arch",
        "generated_blif": "twobits_arithmetic_power_generated.blif",
        "max_rss(MiB)": 75.4,
        "exec_time(ms)": 72.1,
        "simulation_time(ms)": 6.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 59,
        "latch": 4,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 59,
        "Total Node": 64
    },
    "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_uminus_generated.blif",
        "max_rss(MiB)": 87,
        "exec_time(ms)": 146.6,
        "simulation_time(ms)": 1.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 9,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_uminus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_uminus_generated.blif",
        "max_rss(MiB)": 62.2,
        "exec_time(ms)": 35.6,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_uminus_generated.blif",
        "max_rss(MiB)": 78.7,
        "exec_time(ms)": 113.9,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_uminus/no_arch": {
        "test_name": "operators/twobits_arithmetic_uminus/no_arch",
        "generated_blif": "twobits_arithmetic_uminus_generated.blif",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 27,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_logical_greater_equal_than_generated.blif",
        "max_rss(MiB)": 77.8,
        "exec_time(ms)": 131.9,
        "simulation_time(ms)": 4.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_logical_greater_equal_than_generated.blif",
        "max_rss(MiB)": 60.8,
        "exec_time(ms)": 37.3,
        "simulation_time(ms)": 4.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_logical_greater_equal_than_generated.blif",
        "max_rss(MiB)": 76.9,
        "exec_time(ms)": 101.3,
        "simulation_time(ms)": 3.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_greater_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_equal_than/no_arch",
        "generated_blif": "twobits_logical_greater_equal_than_generated.blif",
        "max_rss(MiB)": 58,
        "exec_time(ms)": 29.3,
        "simulation_time(ms)": 5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_logical_greater_than_generated.blif",
        "max_rss(MiB)": 72.9,
        "exec_time(ms)": 120.8,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_logical_greater_than_generated.blif",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 29.8,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_logical_greater_than_generated.blif",
        "max_rss(MiB)": 72,
        "exec_time(ms)": 111,
        "simulation_time(ms)": 3.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_greater_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_than/no_arch",
        "generated_blif": "twobits_logical_greater_than_generated.blif",
        "max_rss(MiB)": 52.3,
        "exec_time(ms)": 23.7,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_logical_less_equal_than_generated.blif",
        "max_rss(MiB)": 77.9,
        "exec_time(ms)": 118.1,
        "simulation_time(ms)": 4.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_logical_less_equal_than_generated.blif",
        "max_rss(MiB)": 60.5,
        "exec_time(ms)": 36.7,
        "simulation_time(ms)": 4.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_logical_less_equal_than_generated.blif",
        "max_rss(MiB)": 76.8,
        "exec_time(ms)": 124.1,
        "simulation_time(ms)": 4.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_less_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_less_equal_than/no_arch",
        "generated_blif": "twobits_logical_less_equal_than_generated.blif",
        "max_rss(MiB)": 57.7,
        "exec_time(ms)": 30,
        "simulation_time(ms)": 5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_logical_less_than_generated.blif",
        "max_rss(MiB)": 72.9,
        "exec_time(ms)": 120.6,
        "simulation_time(ms)": 2.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_logical_less_than_generated.blif",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 29.9,
        "simulation_time(ms)": 3.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_logical_less_than_generated.blif",
        "max_rss(MiB)": 71.8,
        "exec_time(ms)": 121.3,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_less_than/no_arch": {
        "test_name": "operators/twobits_logical_less_than/no_arch",
        "generated_blif": "twobits_logical_less_than_generated.blif",
        "max_rss(MiB)": 52.6,
        "exec_time(ms)": 23.6,
        "simulation_time(ms)": 3.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unary_bitwise_bufnode_generated.blif",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 110.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unary_bitwise_bufnode_generated.blif",
        "max_rss(MiB)": 47.3,
        "exec_time(ms)": 17.4,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unary_bitwise_bufnode_generated.blif",
        "max_rss(MiB)": 63.5,
        "exec_time(ms)": 109,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/no_arch": {
        "test_name": "operators/unary_bitwise_bufnode/no_arch",
        "generated_blif": "unary_bitwise_bufnode_generated.blif",
        "max_rss(MiB)": 43.9,
        "exec_time(ms)": 9.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unary_bitwise_not_generated.blif",
        "max_rss(MiB)": 68.3,
        "exec_time(ms)": 109,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/unary_bitwise_not/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unary_bitwise_not_generated.blif",
        "max_rss(MiB)": 51.3,
        "exec_time(ms)": 22.2,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/unary_bitwise_not/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unary_bitwise_not_generated.blif",
        "max_rss(MiB)": 67.5,
        "exec_time(ms)": 106.1,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/unary_bitwise_not/no_arch": {
        "test_name": "operators/unary_bitwise_not/no_arch",
        "generated_blif": "unary_bitwise_not_generated.blif",
        "max_rss(MiB)": 48.2,
        "exec_time(ms)": 15.6,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_16bits_asl_int_wide_generated.blif",
        "max_rss(MiB)": 96.4,
        "exec_time(ms)": 146.5,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_16bits_asl_int_wide_generated.blif",
        "max_rss(MiB)": 79.1,
        "exec_time(ms)": 62.7,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_16bits_asl_int_wide_generated.blif",
        "max_rss(MiB)": 95.8,
        "exec_time(ms)": 149.9,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/no_arch",
        "generated_blif": "unsigned_16bits_asl_int_wide_generated.blif",
        "max_rss(MiB)": 76.3,
        "exec_time(ms)": 48.6,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_16bits_asr_int_wide_generated.blif",
        "max_rss(MiB)": 96.5,
        "exec_time(ms)": 160.4,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_16bits_asr_int_wide_generated.blif",
        "max_rss(MiB)": 79.4,
        "exec_time(ms)": 65.8,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_16bits_asr_int_wide_generated.blif",
        "max_rss(MiB)": 95.7,
        "exec_time(ms)": 144.3,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/no_arch",
        "generated_blif": "unsigned_16bits_asr_int_wide_generated.blif",
        "max_rss(MiB)": 75.8,
        "exec_time(ms)": 55.6,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_16bits_sl_int_wide_generated.blif",
        "max_rss(MiB)": 96.5,
        "exec_time(ms)": 167.6,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_16bits_sl_int_wide_generated.blif",
        "max_rss(MiB)": 79.3,
        "exec_time(ms)": 60.3,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_16bits_sl_int_wide_generated.blif",
        "max_rss(MiB)": 95.9,
        "exec_time(ms)": 155.8,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/no_arch",
        "generated_blif": "unsigned_16bits_sl_int_wide_generated.blif",
        "max_rss(MiB)": 76.3,
        "exec_time(ms)": 52,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_16bits_sr_int_wide_generated.blif",
        "max_rss(MiB)": 96.6,
        "exec_time(ms)": 155.4,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_16bits_sr_int_wide_generated.blif",
        "max_rss(MiB)": 79.3,
        "exec_time(ms)": 60.6,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_16bits_sr_int_wide_generated.blif",
        "max_rss(MiB)": 95.8,
        "exec_time(ms)": 140.4,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/no_arch",
        "generated_blif": "unsigned_16bits_sr_int_wide_generated.blif",
        "max_rss(MiB)": 76.2,
        "exec_time(ms)": 54,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_asl_indexed_generated.blif",
        "max_rss(MiB)": 65.8,
        "exec_time(ms)": 100.5,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_1bit_asl_indexed_generated.blif",
        "max_rss(MiB)": 48.3,
        "exec_time(ms)": 19,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_asl_indexed_generated.blif",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 103.2,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_indexed/no_arch",
        "generated_blif": "unsigned_1bit_asl_indexed_generated.blif",
        "max_rss(MiB)": 45.3,
        "exec_time(ms)": 11.1,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_asl_wire_generated.blif",
        "max_rss(MiB)": 64.4,
        "exec_time(ms)": 113.4,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_1bit_asl_wire_generated.blif",
        "max_rss(MiB)": 47.5,
        "exec_time(ms)": 17.9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_asl_wire_generated.blif",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 106,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_wire/no_arch",
        "generated_blif": "unsigned_1bit_asl_wire_generated.blif",
        "max_rss(MiB)": 43.9,
        "exec_time(ms)": 10,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_asr_indexed_generated.blif",
        "max_rss(MiB)": 65.5,
        "exec_time(ms)": 110.7,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_1bit_asr_indexed_generated.blif",
        "max_rss(MiB)": 48.7,
        "exec_time(ms)": 20.1,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_asr_indexed_generated.blif",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 98.1,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_indexed/no_arch",
        "generated_blif": "unsigned_1bit_asr_indexed_generated.blif",
        "max_rss(MiB)": 45.2,
        "exec_time(ms)": 10.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_asr_wire_generated.blif",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 108.9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_1bit_asr_wire_generated.blif",
        "max_rss(MiB)": 47.4,
        "exec_time(ms)": 17.6,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_asr_wire_generated.blif",
        "max_rss(MiB)": 63.7,
        "exec_time(ms)": 98.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_wire/no_arch",
        "generated_blif": "unsigned_1bit_asr_wire_generated.blif",
        "max_rss(MiB)": 44,
        "exec_time(ms)": 9.7,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_sl_indexed_generated.blif",
        "max_rss(MiB)": 65.7,
        "exec_time(ms)": 112.7,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_1bit_sl_indexed_generated.blif",
        "max_rss(MiB)": 48.2,
        "exec_time(ms)": 18.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_sl_indexed_generated.blif",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 106,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_indexed/no_arch",
        "generated_blif": "unsigned_1bit_sl_indexed_generated.blif",
        "max_rss(MiB)": 45,
        "exec_time(ms)": 11.1,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_sl_wire_generated.blif",
        "max_rss(MiB)": 64.5,
        "exec_time(ms)": 102.7,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_1bit_sl_wire_generated.blif",
        "max_rss(MiB)": 47,
        "exec_time(ms)": 16.2,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_sl_wire_generated.blif",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 104.6,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_wire/no_arch",
        "generated_blif": "unsigned_1bit_sl_wire_generated.blif",
        "max_rss(MiB)": 44,
        "exec_time(ms)": 9.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_sr_indexed_generated.blif",
        "max_rss(MiB)": 65.7,
        "exec_time(ms)": 105.5,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_1bit_sr_indexed_generated.blif",
        "max_rss(MiB)": 48.5,
        "exec_time(ms)": 18.4,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_sr_indexed_generated.blif",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 98.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_indexed/no_arch",
        "generated_blif": "unsigned_1bit_sr_indexed_generated.blif",
        "max_rss(MiB)": 45.2,
        "exec_time(ms)": 11.6,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_sr_wire_generated.blif",
        "max_rss(MiB)": 64.7,
        "exec_time(ms)": 109.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_1bit_sr_wire_generated.blif",
        "max_rss(MiB)": 47.2,
        "exec_time(ms)": 17.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_sr_wire_generated.blif",
        "max_rss(MiB)": 63.7,
        "exec_time(ms)": 104.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_wire/no_arch",
        "generated_blif": "unsigned_1bit_sr_wire_generated.blif",
        "max_rss(MiB)": 44,
        "exec_time(ms)": 9.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_2bits_asl_wide_generated.blif",
        "max_rss(MiB)": 66.6,
        "exec_time(ms)": 109.9,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_2bits_asl_wide_generated.blif",
        "max_rss(MiB)": 49.4,
        "exec_time(ms)": 20.7,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_2bits_asl_wide_generated.blif",
        "max_rss(MiB)": 66.1,
        "exec_time(ms)": 109.4,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asl_wide/no_arch",
        "generated_blif": "unsigned_2bits_asl_wide_generated.blif",
        "max_rss(MiB)": 46.3,
        "exec_time(ms)": 12.7,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_2bits_asr_wide_generated.blif",
        "max_rss(MiB)": 66.6,
        "exec_time(ms)": 116.7,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_2bits_asr_wide_generated.blif",
        "max_rss(MiB)": 49.4,
        "exec_time(ms)": 21.3,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_2bits_asr_wide_generated.blif",
        "max_rss(MiB)": 66,
        "exec_time(ms)": 111.5,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asr_wide/no_arch",
        "generated_blif": "unsigned_2bits_asr_wide_generated.blif",
        "max_rss(MiB)": 46.5,
        "exec_time(ms)": 12.9,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_2bits_sl_wide_generated.blif",
        "max_rss(MiB)": 66.7,
        "exec_time(ms)": 114.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_2bits_sl_wide_generated.blif",
        "max_rss(MiB)": 49.4,
        "exec_time(ms)": 18.4,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_2bits_sl_wide_generated.blif",
        "max_rss(MiB)": 65.9,
        "exec_time(ms)": 108.2,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sl_wide/no_arch",
        "generated_blif": "unsigned_2bits_sl_wide_generated.blif",
        "max_rss(MiB)": 46.4,
        "exec_time(ms)": 11.8,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_2bits_sr_wide_generated.blif",
        "max_rss(MiB)": 66.9,
        "exec_time(ms)": 97.4,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_2bits_sr_wide_generated.blif",
        "max_rss(MiB)": 49.6,
        "exec_time(ms)": 20.6,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_2bits_sr_wide_generated.blif",
        "max_rss(MiB)": 66,
        "exec_time(ms)": 105.5,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sr_wide/no_arch",
        "generated_blif": "unsigned_2bits_sr_wide_generated.blif",
        "max_rss(MiB)": 46.3,
        "exec_time(ms)": 13.6,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_64bits_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 96.6,
        "exec_time(ms)": 211.6,
        "simulation_time(ms)": 3.1,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_64bits_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 78.8,
        "exec_time(ms)": 97.2,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_64bits_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 96,
        "exec_time(ms)": 170.4,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/no_arch",
        "generated_blif": "unsigned_64bits_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 75.5,
        "exec_time(ms)": 95.8,
        "simulation_time(ms)": 3,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_64bits_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 96.6,
        "exec_time(ms)": 217.5,
        "simulation_time(ms)": 2.6,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_64bits_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 79,
        "exec_time(ms)": 110.8,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_64bits_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 95.9,
        "exec_time(ms)": 204.2,
        "simulation_time(ms)": 2.7,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/no_arch",
        "generated_blif": "unsigned_64bits_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 75.5,
        "exec_time(ms)": 109.7,
        "simulation_time(ms)": 3,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_64bits_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 96.9,
        "exec_time(ms)": 210.3,
        "simulation_time(ms)": 3,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_64bits_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 78.8,
        "exec_time(ms)": 115.1,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_64bits_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 96.1,
        "exec_time(ms)": 198.1,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/no_arch",
        "generated_blif": "unsigned_64bits_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 75.7,
        "exec_time(ms)": 111.2,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_64bits_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 96.7,
        "exec_time(ms)": 210.2,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_64bits_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 78.7,
        "exec_time(ms)": 105.2,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_64bits_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 95.8,
        "exec_time(ms)": 190.5,
        "simulation_time(ms)": 2.6,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/no_arch",
        "generated_blif": "unsigned_64bits_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 75.7,
        "exec_time(ms)": 103.7,
        "simulation_time(ms)": 2.7,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_indexed_generated.blif",
        "max_rss(MiB)": 67.7,
        "exec_time(ms)": 103.1,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asl_indexed_generated.blif",
        "max_rss(MiB)": 50.6,
        "exec_time(ms)": 25.7,
        "simulation_time(ms)": 4.4,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_indexed_generated.blif",
        "max_rss(MiB)": 67.2,
        "exec_time(ms)": 95.7,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asl_indexed/no_arch",
        "generated_blif": "unsigned_variable_asl_indexed_generated.blif",
        "max_rss(MiB)": 47.6,
        "exec_time(ms)": 15.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_int_wide_generated.blif",
        "max_rss(MiB)": 125.4,
        "exec_time(ms)": 1845.4,
        "simulation_time(ms)": 45.3,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asl_int_wide_generated.blif",
        "max_rss(MiB)": 107.9,
        "exec_time(ms)": 1681.6,
        "simulation_time(ms)": 47.3,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_int_wide_generated.blif",
        "max_rss(MiB)": 124.5,
        "exec_time(ms)": 1835.3,
        "simulation_time(ms)": 45,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_int_wide/no_arch",
        "generated_blif": "unsigned_variable_asl_int_wide_generated.blif",
        "max_rss(MiB)": 104.9,
        "exec_time(ms)": 1717.3,
        "simulation_time(ms)": 47.2,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 418.4,
        "exec_time(ms)": 7263.5,
        "simulation_time(ms)": 267.1,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 402.9,
        "exec_time(ms)": 7277.5,
        "simulation_time(ms)": 285.8,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 417.7,
        "exec_time(ms)": 7230.4,
        "simulation_time(ms)": 267.2,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/no_arch",
        "generated_blif": "unsigned_variable_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 400.4,
        "exec_time(ms)": 7203,
        "simulation_time(ms)": 269.9,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_wide_generated.blif",
        "max_rss(MiB)": 77.3,
        "exec_time(ms)": 128.9,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asl_wide_generated.blif",
        "max_rss(MiB)": 60.1,
        "exec_time(ms)": 35.8,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_wide_generated.blif",
        "max_rss(MiB)": 76.5,
        "exec_time(ms)": 124.3,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wide/no_arch",
        "generated_blif": "unsigned_variable_asl_wide_generated.blif",
        "max_rss(MiB)": 56.9,
        "exec_time(ms)": 29.7,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_wire_generated.blif",
        "max_rss(MiB)": 65.3,
        "exec_time(ms)": 108,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asl_wire_generated.blif",
        "max_rss(MiB)": 48.6,
        "exec_time(ms)": 24.4,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_wire_generated.blif",
        "max_rss(MiB)": 64.7,
        "exec_time(ms)": 105.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wire/no_arch",
        "generated_blif": "unsigned_variable_asl_wire_generated.blif",
        "max_rss(MiB)": 45.1,
        "exec_time(ms)": 11.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_indexed_generated.blif",
        "max_rss(MiB)": 68.1,
        "exec_time(ms)": 111.2,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asr_indexed_generated.blif",
        "max_rss(MiB)": 50.8,
        "exec_time(ms)": 21.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_indexed_generated.blif",
        "max_rss(MiB)": 67.2,
        "exec_time(ms)": 106.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asr_indexed/no_arch",
        "generated_blif": "unsigned_variable_asr_indexed_generated.blif",
        "max_rss(MiB)": 47.5,
        "exec_time(ms)": 14.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_int_wide_generated.blif",
        "max_rss(MiB)": 124.8,
        "exec_time(ms)": 2021.6,
        "simulation_time(ms)": 46,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asr_int_wide_generated.blif",
        "max_rss(MiB)": 107.8,
        "exec_time(ms)": 1796.1,
        "simulation_time(ms)": 47.9,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_int_wide_generated.blif",
        "max_rss(MiB)": 124.7,
        "exec_time(ms)": 1927.2,
        "simulation_time(ms)": 47,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_int_wide/no_arch",
        "generated_blif": "unsigned_variable_asr_int_wide_generated.blif",
        "max_rss(MiB)": 104.7,
        "exec_time(ms)": 1785.5,
        "simulation_time(ms)": 47.4,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 417.8,
        "exec_time(ms)": 7354.3,
        "simulation_time(ms)": 257.7,
        "test_coverage(%)": 98.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 402.5,
        "exec_time(ms)": 7436.7,
        "simulation_time(ms)": 251.6,
        "test_coverage(%)": 98.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 417.6,
        "exec_time(ms)": 7360.1,
        "simulation_time(ms)": 246.7,
        "test_coverage(%)": 98.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/no_arch",
        "generated_blif": "unsigned_variable_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 400,
        "exec_time(ms)": 7194.8,
        "simulation_time(ms)": 253.1,
        "test_coverage(%)": 98.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_wide_generated.blif",
        "max_rss(MiB)": 77.2,
        "exec_time(ms)": 123.5,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asr_wide_generated.blif",
        "max_rss(MiB)": 59.9,
        "exec_time(ms)": 35.1,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_wide_generated.blif",
        "max_rss(MiB)": 76.5,
        "exec_time(ms)": 118.8,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wide/no_arch",
        "generated_blif": "unsigned_variable_asr_wide_generated.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 30.5,
        "simulation_time(ms)": 1.4,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_wire_generated.blif",
        "max_rss(MiB)": 65.7,
        "exec_time(ms)": 116.2,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asr_wire_generated.blif",
        "max_rss(MiB)": 48.6,
        "exec_time(ms)": 25,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_wire_generated.blif",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 104.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wire/no_arch",
        "generated_blif": "unsigned_variable_asr_wire_generated.blif",
        "max_rss(MiB)": 45.3,
        "exec_time(ms)": 13,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_indexed_generated.blif",
        "max_rss(MiB)": 67.9,
        "exec_time(ms)": 125.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sl_indexed_generated.blif",
        "max_rss(MiB)": 50.9,
        "exec_time(ms)": 22.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_indexed_generated.blif",
        "max_rss(MiB)": 67.3,
        "exec_time(ms)": 107.2,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sl_indexed/no_arch",
        "generated_blif": "unsigned_variable_sl_indexed_generated.blif",
        "max_rss(MiB)": 47.5,
        "exec_time(ms)": 14.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_int_wide_generated.blif",
        "max_rss(MiB)": 125,
        "exec_time(ms)": 1886.1,
        "simulation_time(ms)": 46.1,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sl_int_wide_generated.blif",
        "max_rss(MiB)": 107.8,
        "exec_time(ms)": 1782.6,
        "simulation_time(ms)": 47,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_int_wide_generated.blif",
        "max_rss(MiB)": 124.5,
        "exec_time(ms)": 1878,
        "simulation_time(ms)": 46.3,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_int_wide/no_arch",
        "generated_blif": "unsigned_variable_sl_int_wide_generated.blif",
        "max_rss(MiB)": 105.1,
        "exec_time(ms)": 1759.8,
        "simulation_time(ms)": 46.7,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 418.4,
        "exec_time(ms)": 6580.1,
        "simulation_time(ms)": 169,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 402.9,
        "exec_time(ms)": 6498.2,
        "simulation_time(ms)": 172.2,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 418,
        "exec_time(ms)": 6948.6,
        "simulation_time(ms)": 155.3,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/no_arch",
        "generated_blif": "unsigned_variable_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 400.1,
        "exec_time(ms)": 6448.7,
        "simulation_time(ms)": 174.1,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_wide_generated.blif",
        "max_rss(MiB)": 77.4,
        "exec_time(ms)": 133.9,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sl_wide_generated.blif",
        "max_rss(MiB)": 59.8,
        "exec_time(ms)": 31.9,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_wide_generated.blif",
        "max_rss(MiB)": 76.6,
        "exec_time(ms)": 122.6,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wide/no_arch",
        "generated_blif": "unsigned_variable_sl_wide_generated.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 25.7,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_wire_generated.blif",
        "max_rss(MiB)": 65.5,
        "exec_time(ms)": 107.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sl_wire_generated.blif",
        "max_rss(MiB)": 48.5,
        "exec_time(ms)": 20.4,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_wire_generated.blif",
        "max_rss(MiB)": 65.1,
        "exec_time(ms)": 108.3,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wire/no_arch",
        "generated_blif": "unsigned_variable_sl_wire_generated.blif",
        "max_rss(MiB)": 45.4,
        "exec_time(ms)": 11.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_indexed_generated.blif",
        "max_rss(MiB)": 68,
        "exec_time(ms)": 137.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sr_indexed_generated.blif",
        "max_rss(MiB)": 50.7,
        "exec_time(ms)": 22.4,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_indexed_generated.blif",
        "max_rss(MiB)": 67.1,
        "exec_time(ms)": 107.1,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sr_indexed/no_arch",
        "generated_blif": "unsigned_variable_sr_indexed_generated.blif",
        "max_rss(MiB)": 47.7,
        "exec_time(ms)": 15.1,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_int_wide_generated.blif",
        "max_rss(MiB)": 125.4,
        "exec_time(ms)": 1844.8,
        "simulation_time(ms)": 45.4,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sr_int_wide_generated.blif",
        "max_rss(MiB)": 108,
        "exec_time(ms)": 1753.2,
        "simulation_time(ms)": 46.9,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_int_wide_generated.blif",
        "max_rss(MiB)": 124.3,
        "exec_time(ms)": 1890.2,
        "simulation_time(ms)": 45.6,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_int_wide/no_arch",
        "generated_blif": "unsigned_variable_sr_int_wide_generated.blif",
        "max_rss(MiB)": 104.9,
        "exec_time(ms)": 1771.5,
        "simulation_time(ms)": 46.6,
        "test_coverage(%)": 96.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 418,
        "exec_time(ms)": 5535.6,
        "simulation_time(ms)": 137.1,
        "test_coverage(%)": 98.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 402.5,
        "exec_time(ms)": 5400.4,
        "simulation_time(ms)": 135.7,
        "test_coverage(%)": 98.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 417.3,
        "exec_time(ms)": 5480.8,
        "simulation_time(ms)": 137.9,
        "test_coverage(%)": 98.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/no_arch",
        "generated_blif": "unsigned_variable_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 400,
        "exec_time(ms)": 4980,
        "simulation_time(ms)": 137.9,
        "test_coverage(%)": 98.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_wide_generated.blif",
        "max_rss(MiB)": 77.1,
        "exec_time(ms)": 116.4,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sr_wide_generated.blif",
        "max_rss(MiB)": 60,
        "exec_time(ms)": 37.3,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_wide_generated.blif",
        "max_rss(MiB)": 76.6,
        "exec_time(ms)": 119.3,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wide/no_arch",
        "generated_blif": "unsigned_variable_sr_wide_generated.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 25.6,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_wire_generated.blif",
        "max_rss(MiB)": 65.6,
        "exec_time(ms)": 115,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sr_wire_generated.blif",
        "max_rss(MiB)": 48.5,
        "exec_time(ms)": 26.6,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_wire_generated.blif",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 104.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wire/no_arch",
        "generated_blif": "unsigned_variable_sr_wire_generated.blif",
        "max_rss(MiB)": 45.1,
        "exec_time(ms)": 11.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
