// Seed: 4078237905
module module_0 (
    output tri  id_0,
    output wand id_1
);
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input wand id_2,
    output supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input wor id_6
);
  parameter id_8 = -1 - 1;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 #(
    parameter id_1  = 32'd32,
    parameter id_12 = 32'd31,
    parameter id_9  = 32'd0
) (
    input tri id_0,
    input tri _id_1,
    output wor id_2,
    output wire id_3,
    output tri1 id_4,
    input wor id_5,
    input supply0 id_6,
    output tri1 id_7,
    input wand id_8,
    input wor _id_9,
    output wand id_10,
    input tri id_11,
    input wire _id_12,
    input tri id_13,
    input supply1 id_14,
    input wor id_15,
    input supply0 id_16,
    output supply0 id_17,
    output uwire id_18,
    output logic id_19,
    output wor id_20
);
  always @(posedge -1) begin : LABEL_0
    id_19 = id_1;
  end
  wire id_22;
  logic [-1 : id_9] id_23[-1 : 1];
  logic id_24 = 1;
  and primCall (
      id_17, id_15, id_5, id_8, id_11, id_13, id_0, id_16, id_24, id_22, id_14, id_23, id_6
  );
  always @(posedge {
    id_12,
    id_24
  } or(id_12))
    if ("") begin : LABEL_1
      id_23 = id_5;
    end
  module_0 modCall_1 (
      id_20,
      id_17
  );
  wire [id_12  ==  id_1 : (  id_1  )] id_25;
  wire id_26;
  wire id_27;
endmodule
