module counter( 
input clk,
input reset,
output reg [3:0] q
); 


### Response:

	always @(posedge clk)
		if (reset || q == 12)
			q <= 1;
		else
			q <= q+1;
	
endmodule