`timescale 1ns/1ns
module reg_Q1 (input clk,rst,init,ld, input[15:0] reg_in, output reg_out );
    always @(posedge clk, posedge rst) begin
        if (rst) 
            reg_out <= 16'b0;
        else begin
            if (init) 
                reg_out <= {8'b0,8'b1};
            else if(ld)
                reg_out <= reg_in;
        end
    end
endmodule