{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 11:38:06 2019 " "Info: Processing started: Fri Oct 18 11:38:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[24\] " "Warning: Node \"SS:inst15\|toWriteData\[24\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[25\] " "Warning: Node \"SS:inst15\|toWriteData\[25\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[26\] " "Warning: Node \"SS:inst15\|toWriteData\[26\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[27\] " "Warning: Node \"SS:inst15\|toWriteData\[27\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[28\] " "Warning: Node \"SS:inst15\|toWriteData\[28\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[29\] " "Warning: Node \"SS:inst15\|toWriteData\[29\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[30\] " "Warning: Node \"SS:inst15\|toWriteData\[30\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[31\] " "Warning: Node \"SS:inst15\|toWriteData\[31\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[0\] " "Warning: Node \"SS:inst15\|toWriteData\[0\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[1\] " "Warning: Node \"SS:inst15\|toWriteData\[1\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[2\] " "Warning: Node \"SS:inst15\|toWriteData\[2\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[3\] " "Warning: Node \"SS:inst15\|toWriteData\[3\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[4\] " "Warning: Node \"SS:inst15\|toWriteData\[4\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[5\] " "Warning: Node \"SS:inst15\|toWriteData\[5\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[6\] " "Warning: Node \"SS:inst15\|toWriteData\[6\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[7\] " "Warning: Node \"SS:inst15\|toWriteData\[7\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[16\] " "Warning: Node \"SS:inst15\|toWriteData\[16\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[17\] " "Warning: Node \"SS:inst15\|toWriteData\[17\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[18\] " "Warning: Node \"SS:inst15\|toWriteData\[18\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[19\] " "Warning: Node \"SS:inst15\|toWriteData\[19\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[20\] " "Warning: Node \"SS:inst15\|toWriteData\[20\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[21\] " "Warning: Node \"SS:inst15\|toWriteData\[21\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[22\] " "Warning: Node \"SS:inst15\|toWriteData\[22\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[23\] " "Warning: Node \"SS:inst15\|toWriteData\[23\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[0\] " "Warning: Node \"LS:inst14\|LSOut\[0\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[1\] " "Warning: Node \"LS:inst14\|LSOut\[1\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[2\] " "Warning: Node \"LS:inst14\|LSOut\[2\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[3\] " "Warning: Node \"LS:inst14\|LSOut\[3\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[4\] " "Warning: Node \"LS:inst14\|LSOut\[4\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[5\] " "Warning: Node \"LS:inst14\|LSOut\[5\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[6\] " "Warning: Node \"LS:inst14\|LSOut\[6\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[7\] " "Warning: Node \"LS:inst14\|LSOut\[7\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[24\] " "Warning: Node \"LS:inst14\|LSOut\[24\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[25\] " "Warning: Node \"LS:inst14\|LSOut\[25\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[26\] " "Warning: Node \"LS:inst14\|LSOut\[26\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[27\] " "Warning: Node \"LS:inst14\|LSOut\[27\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[28\] " "Warning: Node \"LS:inst14\|LSOut\[28\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[29\] " "Warning: Node \"LS:inst14\|LSOut\[29\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[30\] " "Warning: Node \"LS:inst14\|LSOut\[30\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[31\] " "Warning: Node \"LS:inst14\|LSOut\[31\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[8\] " "Warning: Node \"SS:inst15\|toWriteData\[8\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[9\] " "Warning: Node \"SS:inst15\|toWriteData\[9\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[10\] " "Warning: Node \"SS:inst15\|toWriteData\[10\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[11\] " "Warning: Node \"SS:inst15\|toWriteData\[11\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[12\] " "Warning: Node \"SS:inst15\|toWriteData\[12\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[13\] " "Warning: Node \"SS:inst15\|toWriteData\[13\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[14\] " "Warning: Node \"SS:inst15\|toWriteData\[14\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[15\] " "Warning: Node \"SS:inst15\|toWriteData\[15\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[16\] " "Warning: Node \"LS:inst14\|LSOut\[16\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[17\] " "Warning: Node \"LS:inst14\|LSOut\[17\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[18\] " "Warning: Node \"LS:inst14\|LSOut\[18\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[19\] " "Warning: Node \"LS:inst14\|LSOut\[19\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[20\] " "Warning: Node \"LS:inst14\|LSOut\[20\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[21\] " "Warning: Node \"LS:inst14\|LSOut\[21\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[22\] " "Warning: Node \"LS:inst14\|LSOut\[22\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[23\] " "Warning: Node \"LS:inst14\|LSOut\[23\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[14\] " "Warning: Node \"LS:inst14\|LSOut\[14\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[15\] " "Warning: Node \"LS:inst14\|LSOut\[15\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[12\] " "Warning: Node \"LS:inst14\|LSOut\[12\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[13\] " "Warning: Node \"LS:inst14\|LSOut\[13\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[11\] " "Warning: Node \"LS:inst14\|LSOut\[11\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[10\] " "Warning: Node \"LS:inst14\|LSOut\[10\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[8\] " "Warning: Node \"LS:inst14\|LSOut\[8\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[9\] " "Warning: Node \"LS:inst14\|LSOut\[9\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|LSControl\[1\] " "Info: Detected ripple clock \"Controle:inst4\|LSControl\[1\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|LSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|LSControl\[0\] " "Info: Detected ripple clock \"Controle:inst4\|LSControl\[0\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|LSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LS:inst14\|LSOut\[31\]~1 " "Info: Detected gated clock \"LS:inst14\|LSOut\[31\]~1\" as buffer" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LS:inst14\|LSOut\[31\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SS:inst15\|toWriteData\[31\]~0 " "Info: Detected gated clock \"SS:inst15\|toWriteData\[31\]~0\" as buffer" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SS:inst15\|toWriteData\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|SSControl\[1\] " "Info: Detected ripple clock \"Controle:inst4\|SSControl\[1\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|SSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|SSControl\[0\] " "Info: Detected ripple clock \"Controle:inst4\|SSControl\[0\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|SSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LS:inst14\|LSOut\[25\] register Banco_reg:Reg_Control\|Reg26\[25\] 69.65 MHz 14.358 ns Internal " "Info: Clock \"clk\" has Internal fmax of 69.65 MHz between source register \"LS:inst14\|LSOut\[25\]\" and destination register \"Banco_reg:Reg_Control\|Reg26\[25\]\" (period= 14.358 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.903 ns + Longest register register " "Info: + Longest register to register delay is 2.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LS:inst14\|LSOut\[25\] 1 REG LCCOMB_X32_Y15_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y15_N26; Fanout = 2; REG Node = 'LS:inst14\|LSOut\[25\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LS:inst14|LSOut[25] } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.053 ns) 0.658 ns DataSrc:inst3\|Mux6~0 2 COMB LCCOMB_X33_Y18_N26 1 " "Info: 2: + IC(0.605 ns) + CELL(0.053 ns) = 0.658 ns; Loc. = LCCOMB_X33_Y18_N26; Fanout = 1; COMB Node = 'DataSrc:inst3\|Mux6~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.658 ns" { LS:inst14|LSOut[25] DataSrc:inst3|Mux6~0 } "NODE_NAME" } } { "DataSrc.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/DataSrc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.053 ns) 1.526 ns DataSrc:inst3\|Mux6~2 3 COMB LCCOMB_X29_Y16_N18 32 " "Info: 3: + IC(0.815 ns) + CELL(0.053 ns) = 1.526 ns; Loc. = LCCOMB_X29_Y16_N18; Fanout = 32; COMB Node = 'DataSrc:inst3\|Mux6~2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.868 ns" { DataSrc:inst3|Mux6~0 DataSrc:inst3|Mux6~2 } "NODE_NAME" } } { "DataSrc.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/DataSrc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.309 ns) 2.903 ns Banco_reg:Reg_Control\|Reg26\[25\] 4 REG LCFF_X30_Y17_N29 2 " "Info: 4: + IC(1.068 ns) + CELL(0.309 ns) = 2.903 ns; Loc. = LCFF_X30_Y17_N29; Fanout = 2; REG Node = 'Banco_reg:Reg_Control\|Reg26\[25\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.377 ns" { DataSrc:inst3|Mux6~2 Banco_reg:Reg_Control|Reg26[25] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.415 ns ( 14.30 % ) " "Info: Total cell delay = 0.415 ns ( 14.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.488 ns ( 85.70 % ) " "Info: Total interconnect delay = 2.488 ns ( 85.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.903 ns" { LS:inst14|LSOut[25] DataSrc:inst3|Mux6~0 DataSrc:inst3|Mux6~2 Banco_reg:Reg_Control|Reg26[25] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.903 ns" { LS:inst14|LSOut[25] {} DataSrc:inst3|Mux6~0 {} DataSrc:inst3|Mux6~2 {} Banco_reg:Reg_Control|Reg26[25] {} } { 0.000ns 0.605ns 0.815ns 1.068ns } { 0.000ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.186 ns - Smallest " "Info: - Smallest clock skew is -4.186 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.636 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1469 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1469; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.618 ns) 2.636 ns Banco_reg:Reg_Control\|Reg26\[25\] 3 REG LCFF_X30_Y17_N29 2 " "Info: 3: + IC(0.831 ns) + CELL(0.618 ns) = 2.636 ns; Loc. = LCFF_X30_Y17_N29; Fanout = 2; REG Node = 'Banco_reg:Reg_Control\|Reg26\[25\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.449 ns" { clk~clkctrl Banco_reg:Reg_Control|Reg26[25] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.46 % ) " "Info: Total cell delay = 1.462 ns ( 55.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.174 ns ( 44.54 % ) " "Info: Total interconnect delay = 1.174 ns ( 44.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.636 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg26[25] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.636 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg26[25] {} } { 0.000ns 0.000ns 0.343ns 0.831ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.822 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.196 ns) + CELL(0.712 ns) 3.752 ns Controle:inst4\|LSControl\[1\] 2 REG LCFF_X30_Y25_N23 26 " "Info: 2: + IC(2.196 ns) + CELL(0.712 ns) = 3.752 ns; Loc. = LCFF_X30_Y25_N23; Fanout = 26; REG Node = 'Controle:inst4\|LSControl\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.908 ns" { clk Controle:inst4|LSControl[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.053 ns) 4.370 ns LS:inst14\|LSOut\[31\]~1 3 COMB LCCOMB_X29_Y25_N20 1 " "Info: 3: + IC(0.565 ns) + CELL(0.053 ns) = 4.370 ns; Loc. = LCCOMB_X29_Y25_N20; Fanout = 1; COMB Node = 'LS:inst14\|LSOut\[31\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.618 ns" { Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.000 ns) 5.734 ns LS:inst14\|LSOut\[31\]~1clkctrl 4 COMB CLKCTRL_G13 32 " "Info: 4: + IC(1.364 ns) + CELL(0.000 ns) = 5.734 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'LS:inst14\|LSOut\[31\]~1clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.364 ns" { LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.053 ns) 6.822 ns LS:inst14\|LSOut\[25\] 5 REG LCCOMB_X32_Y15_N26 2 " "Info: 5: + IC(1.035 ns) + CELL(0.053 ns) = 6.822 ns; Loc. = LCCOMB_X32_Y15_N26; Fanout = 2; REG Node = 'LS:inst14\|LSOut\[25\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.088 ns" { LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[25] } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.662 ns ( 24.36 % ) " "Info: Total cell delay = 1.662 ns ( 24.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.160 ns ( 75.64 % ) " "Info: Total interconnect delay = 5.160 ns ( 75.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.822 ns" { clk Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[25] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.822 ns" { clk {} clk~combout {} Controle:inst4|LSControl[1] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[25] {} } { 0.000ns 0.000ns 2.196ns 0.565ns 1.364ns 1.035ns } { 0.000ns 0.844ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.636 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg26[25] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.636 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg26[25] {} } { 0.000ns 0.000ns 0.343ns 0.831ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.822 ns" { clk Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[25] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.822 ns" { clk {} clk~combout {} Controle:inst4|LSControl[1] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[25] {} } { 0.000ns 0.000ns 2.196ns 0.565ns 1.364ns 1.035ns } { 0.000ns 0.844ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } } { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.903 ns" { LS:inst14|LSOut[25] DataSrc:inst3|Mux6~0 DataSrc:inst3|Mux6~2 Banco_reg:Reg_Control|Reg26[25] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.903 ns" { LS:inst14|LSOut[25] {} DataSrc:inst3|Mux6~0 {} DataSrc:inst3|Mux6~2 {} Banco_reg:Reg_Control|Reg26[25] {} } { 0.000ns 0.605ns 0.815ns 1.068ns } { 0.000ns 0.053ns 0.053ns 0.309ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.636 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg26[25] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.636 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg26[25] {} } { 0.000ns 0.000ns 0.343ns 0.831ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.822 ns" { clk Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[25] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.822 ns" { clk {} clk~combout {} Controle:inst4|LSControl[1] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[25] {} } { 0.000ns 0.000ns 2.196ns 0.565ns 1.364ns 1.035ns } { 0.000ns 0.844ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 190 " "Warning: Circuit may not operate. Detected 190 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:B_Control\|Saida\[0\] SS:inst15\|toWriteData\[0\] clk 4.137 ns " "Info: Found hold time violation between source  pin or register \"Registrador:B_Control\|Saida\[0\]\" and destination pin or register \"SS:inst15\|toWriteData\[0\]\" for clock \"clk\" (Hold time is 4.137 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.853 ns + Largest " "Info: + Largest clock skew is 4.853 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.471 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.063 ns) + CELL(0.712 ns) 3.619 ns Controle:inst4\|SSControl\[0\] 2 REG LCFF_X35_Y22_N17 25 " "Info: 2: + IC(2.063 ns) + CELL(0.712 ns) = 3.619 ns; Loc. = LCFF_X35_Y22_N17; Fanout = 25; REG Node = 'Controle:inst4\|SSControl\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.775 ns" { clk Controle:inst4|SSControl[0] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.228 ns) 4.430 ns SS:inst15\|toWriteData\[31\]~0 3 COMB LCCOMB_X36_Y21_N12 1 " "Info: 3: + IC(0.583 ns) + CELL(0.228 ns) = 4.430 ns; Loc. = LCCOMB_X36_Y21_N12; Fanout = 1; COMB Node = 'SS:inst15\|toWriteData\[31\]~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.811 ns" { Controle:inst4|SSControl[0] SS:inst15|toWriteData[31]~0 } "NODE_NAME" } } { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.916 ns) + CELL(0.000 ns) 6.346 ns SS:inst15\|toWriteData\[31\]~0clkctrl 4 COMB CLKCTRL_G11 32 " "Info: 4: + IC(1.916 ns) + CELL(0.000 ns) = 6.346 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'SS:inst15\|toWriteData\[31\]~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.916 ns" { SS:inst15|toWriteData[31]~0 SS:inst15|toWriteData[31]~0clkctrl } "NODE_NAME" } } { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.053 ns) 7.471 ns SS:inst15\|toWriteData\[0\] 5 REG LCCOMB_X30_Y24_N10 1 " "Info: 5: + IC(1.072 ns) + CELL(0.053 ns) = 7.471 ns; Loc. = LCCOMB_X30_Y24_N10; Fanout = 1; REG Node = 'SS:inst15\|toWriteData\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.125 ns" { SS:inst15|toWriteData[31]~0clkctrl SS:inst15|toWriteData[0] } "NODE_NAME" } } { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.837 ns ( 24.59 % ) " "Info: Total cell delay = 1.837 ns ( 24.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.634 ns ( 75.41 % ) " "Info: Total interconnect delay = 5.634 ns ( 75.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.471 ns" { clk Controle:inst4|SSControl[0] SS:inst15|toWriteData[31]~0 SS:inst15|toWriteData[31]~0clkctrl SS:inst15|toWriteData[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.471 ns" { clk {} clk~combout {} Controle:inst4|SSControl[0] {} SS:inst15|toWriteData[31]~0 {} SS:inst15|toWriteData[31]~0clkctrl {} SS:inst15|toWriteData[0] {} } { 0.000ns 0.000ns 2.063ns 0.583ns 1.916ns 1.072ns } { 0.000ns 0.844ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.618 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1469 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1469; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.618 ns) 2.618 ns Registrador:B_Control\|Saida\[0\] 3 REG LCFF_X30_Y24_N1 8 " "Info: 3: + IC(0.813 ns) + CELL(0.618 ns) = 2.618 ns; Loc. = LCFF_X30_Y24_N1; Fanout = 8; REG Node = 'Registrador:B_Control\|Saida\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.431 ns" { clk~clkctrl Registrador:B_Control|Saida[0] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.84 % ) " "Info: Total cell delay = 1.462 ns ( 55.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 44.16 % ) " "Info: Total interconnect delay = 1.156 ns ( 44.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.618 ns" { clk clk~clkctrl Registrador:B_Control|Saida[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.618 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:B_Control|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.813ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.471 ns" { clk Controle:inst4|SSControl[0] SS:inst15|toWriteData[31]~0 SS:inst15|toWriteData[31]~0clkctrl SS:inst15|toWriteData[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.471 ns" { clk {} clk~combout {} Controle:inst4|SSControl[0] {} SS:inst15|toWriteData[31]~0 {} SS:inst15|toWriteData[31]~0clkctrl {} SS:inst15|toWriteData[0] {} } { 0.000ns 0.000ns 2.063ns 0.583ns 1.916ns 1.072ns } { 0.000ns 0.844ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.618 ns" { clk clk~clkctrl Registrador:B_Control|Saida[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.618 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:B_Control|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.813ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.622 ns - Shortest register register " "Info: - Shortest register to register delay is 0.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:B_Control\|Saida\[0\] 1 REG LCFF_X30_Y24_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y24_N1; Fanout = 8; REG Node = 'Registrador:B_Control\|Saida\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:B_Control|Saida[0] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.346 ns) 0.622 ns SS:inst15\|toWriteData\[0\] 2 REG LCCOMB_X30_Y24_N10 1 " "Info: 2: + IC(0.276 ns) + CELL(0.346 ns) = 0.622 ns; Loc. = LCCOMB_X30_Y24_N10; Fanout = 1; REG Node = 'SS:inst15\|toWriteData\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.622 ns" { Registrador:B_Control|Saida[0] SS:inst15|toWriteData[0] } "NODE_NAME" } } { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.346 ns ( 55.63 % ) " "Info: Total cell delay = 0.346 ns ( 55.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.276 ns ( 44.37 % ) " "Info: Total interconnect delay = 0.276 ns ( 44.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.622 ns" { Registrador:B_Control|Saida[0] SS:inst15|toWriteData[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.622 ns" { Registrador:B_Control|Saida[0] {} SS:inst15|toWriteData[0] {} } { 0.000ns 0.276ns } { 0.000ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } } { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.471 ns" { clk Controle:inst4|SSControl[0] SS:inst15|toWriteData[31]~0 SS:inst15|toWriteData[31]~0clkctrl SS:inst15|toWriteData[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.471 ns" { clk {} clk~combout {} Controle:inst4|SSControl[0] {} SS:inst15|toWriteData[31]~0 {} SS:inst15|toWriteData[31]~0clkctrl {} SS:inst15|toWriteData[0] {} } { 0.000ns 0.000ns 2.063ns 0.583ns 1.916ns 1.072ns } { 0.000ns 0.844ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.618 ns" { clk clk~clkctrl Registrador:B_Control|Saida[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.618 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:B_Control|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.813ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.622 ns" { Registrador:B_Control|Saida[0] SS:inst15|toWriteData[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.622 ns" { Registrador:B_Control|Saida[0] {} SS:inst15|toWriteData[0] {} } { 0.000ns 0.276ns } { 0.000ns 0.346ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk overfloww Controle:inst4\|ALUControl\[1\] 16.852 ns register " "Info: tco from clock \"clk\" to destination pin \"overfloww\" through register \"Controle:inst4\|ALUControl\[1\]\" is 16.852 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.599 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1469 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1469; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.618 ns) 2.599 ns Controle:inst4\|ALUControl\[1\] 3 REG LCFF_X34_Y25_N23 38 " "Info: 3: + IC(0.794 ns) + CELL(0.618 ns) = 2.599 ns; Loc. = LCFF_X34_Y25_N23; Fanout = 38; REG Node = 'Controle:inst4\|ALUControl\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.412 ns" { clk~clkctrl Controle:inst4|ALUControl[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 56.25 % ) " "Info: Total cell delay = 1.462 ns ( 56.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 43.75 % ) " "Info: Total interconnect delay = 1.137 ns ( 43.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.599 ns" { clk clk~clkctrl Controle:inst4|ALUControl[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.599 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUControl[1] {} } { 0.000ns 0.000ns 0.343ns 0.794ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 171 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.159 ns + Longest register pin " "Info: + Longest register to pin delay is 14.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:inst4\|ALUControl\[1\] 1 REG LCFF_X34_Y25_N23 38 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y25_N23; Fanout = 38; REG Node = 'Controle:inst4\|ALUControl\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controle:inst4|ALUControl[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.053 ns) 1.089 ns Ula32:ALUControl\|Mux35~0 2 COMB LCCOMB_X39_Y21_N28 49 " "Info: 2: + IC(1.036 ns) + CELL(0.053 ns) = 1.089 ns; Loc. = LCCOMB_X39_Y21_N28; Fanout = 49; COMB Node = 'Ula32:ALUControl\|Mux35~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.089 ns" { Controle:inst4|ALUControl[1] Ula32:ALUControl|Mux35~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.154 ns) 1.605 ns Ula32:ALUControl\|Mux62~0 3 COMB LCCOMB_X38_Y21_N6 5 " "Info: 3: + IC(0.362 ns) + CELL(0.154 ns) = 1.605 ns; Loc. = LCCOMB_X38_Y21_N6; Fanout = 5; COMB Node = 'Ula32:ALUControl\|Mux62~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.516 ns" { Ula32:ALUControl|Mux35~0 Ula32:ALUControl|Mux62~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.366 ns) 2.343 ns Ula32:ALUControl\|carry_temp\[2\]~3 4 COMB LCCOMB_X39_Y21_N4 3 " "Info: 4: + IC(0.372 ns) + CELL(0.366 ns) = 2.343 ns; Loc. = LCCOMB_X39_Y21_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[2\]~3'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.738 ns" { Ula32:ALUControl|Mux62~0 Ula32:ALUControl|carry_temp[2]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.346 ns) 2.954 ns Ula32:ALUControl\|carry_temp\[4\]~6 5 COMB LCCOMB_X39_Y21_N24 1 " "Info: 5: + IC(0.265 ns) + CELL(0.346 ns) = 2.954 ns; Loc. = LCCOMB_X39_Y21_N24; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[4\]~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.611 ns" { Ula32:ALUControl|carry_temp[2]~3 Ula32:ALUControl|carry_temp[4]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.154 ns) 3.320 ns Ula32:ALUControl\|carry_temp\[7\]~9 6 COMB LCCOMB_X39_Y21_N0 4 " "Info: 6: + IC(0.212 ns) + CELL(0.154 ns) = 3.320 ns; Loc. = LCCOMB_X39_Y21_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[7\]~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:ALUControl|carry_temp[4]~6 Ula32:ALUControl|carry_temp[7]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 3.585 ns Ula32:ALUControl\|carry_temp\[9\]~10 7 COMB LCCOMB_X39_Y21_N30 4 " "Info: 7: + IC(0.212 ns) + CELL(0.053 ns) = 3.585 ns; Loc. = LCCOMB_X39_Y21_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[9\]~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:ALUControl|carry_temp[7]~9 Ula32:ALUControl|carry_temp[9]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 3.845 ns Ula32:ALUControl\|carry_temp\[11\]~11 8 COMB LCCOMB_X39_Y21_N16 4 " "Info: 8: + IC(0.207 ns) + CELL(0.053 ns) = 3.845 ns; Loc. = LCCOMB_X39_Y21_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[11\]~11'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.260 ns" { Ula32:ALUControl|carry_temp[9]~10 Ula32:ALUControl|carry_temp[11]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 4.132 ns Ula32:ALUControl\|carry_temp\[13\]~12 9 COMB LCCOMB_X39_Y21_N14 4 " "Info: 9: + IC(0.234 ns) + CELL(0.053 ns) = 4.132 ns; Loc. = LCCOMB_X39_Y21_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[13\]~12'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.287 ns" { Ula32:ALUControl|carry_temp[11]~11 Ula32:ALUControl|carry_temp[13]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.053 ns) 5.525 ns Ula32:ALUControl\|carry_temp\[15\]~13 10 COMB LCCOMB_X29_Y26_N16 4 " "Info: 10: + IC(1.340 ns) + CELL(0.053 ns) = 5.525 ns; Loc. = LCCOMB_X29_Y26_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[15\]~13'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.393 ns" { Ula32:ALUControl|carry_temp[13]~12 Ula32:ALUControl|carry_temp[15]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 5.794 ns Ula32:ALUControl\|carry_temp\[17\]~14 11 COMB LCCOMB_X29_Y26_N4 5 " "Info: 11: + IC(0.216 ns) + CELL(0.053 ns) = 5.794 ns; Loc. = LCCOMB_X29_Y26_N4; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[17\]~14'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ALUControl|carry_temp[15]~13 Ula32:ALUControl|carry_temp[17]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 6.082 ns Ula32:ALUControl\|carry_temp\[19\]~15DUPLICATE 12 COMB LCCOMB_X29_Y26_N10 1 " "Info: 12: + IC(0.235 ns) + CELL(0.053 ns) = 6.082 ns; Loc. = LCCOMB_X29_Y26_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[19\]~15DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.288 ns" { Ula32:ALUControl|carry_temp[17]~14 Ula32:ALUControl|carry_temp[19]~15DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 6.345 ns Ula32:ALUControl\|carry_temp\[21\]~16 13 COMB LCCOMB_X29_Y26_N14 4 " "Info: 13: + IC(0.210 ns) + CELL(0.053 ns) = 6.345 ns; Loc. = LCCOMB_X29_Y26_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[21\]~16'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:ALUControl|carry_temp[19]~15DUPLICATE Ula32:ALUControl|carry_temp[21]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.053 ns) 6.626 ns Ula32:ALUControl\|carry_temp\[23\]~17 14 COMB LCCOMB_X29_Y26_N0 4 " "Info: 14: + IC(0.228 ns) + CELL(0.053 ns) = 6.626 ns; Loc. = LCCOMB_X29_Y26_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[23\]~17'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.281 ns" { Ula32:ALUControl|carry_temp[21]~16 Ula32:ALUControl|carry_temp[23]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 6.912 ns Ula32:ALUControl\|carry_temp\[25\]~18 15 COMB LCCOMB_X29_Y26_N20 4 " "Info: 15: + IC(0.233 ns) + CELL(0.053 ns) = 6.912 ns; Loc. = LCCOMB_X29_Y26_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[25\]~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:ALUControl|carry_temp[23]~17 Ula32:ALUControl|carry_temp[25]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 7.178 ns Ula32:ALUControl\|carry_temp\[27\]~19 16 COMB LCCOMB_X29_Y26_N26 5 " "Info: 16: + IC(0.213 ns) + CELL(0.053 ns) = 7.178 ns; Loc. = LCCOMB_X29_Y26_N26; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[27\]~19'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:ALUControl|carry_temp[25]~18 Ula32:ALUControl|carry_temp[27]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.053 ns) 7.815 ns Ula32:ALUControl\|carry_temp\[29\]~20 17 COMB LCCOMB_X33_Y26_N4 7 " "Info: 17: + IC(0.584 ns) + CELL(0.053 ns) = 7.815 ns; Loc. = LCCOMB_X33_Y26_N4; Fanout = 7; COMB Node = 'Ula32:ALUControl\|carry_temp\[29\]~20'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.637 ns" { Ula32:ALUControl|carry_temp[27]~19 Ula32:ALUControl|carry_temp[29]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.053 ns) 8.111 ns Ula32:ALUControl\|carry_temp\[31\]~21 18 COMB LCCOMB_X33_Y26_N8 5 " "Info: 18: + IC(0.243 ns) + CELL(0.053 ns) = 8.111 ns; Loc. = LCCOMB_X33_Y26_N8; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[31\]~21'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { Ula32:ALUControl|carry_temp[29]~20 Ula32:ALUControl|carry_temp[31]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.053 ns) 8.833 ns Ula32:ALUControl\|Overflow 19 COMB LCCOMB_X38_Y26_N18 1 " "Info: 19: + IC(0.669 ns) + CELL(0.053 ns) = 8.833 ns; Loc. = LCCOMB_X38_Y26_N18; Fanout = 1; COMB Node = 'Ula32:ALUControl\|Overflow'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.722 ns" { Ula32:ALUControl|carry_temp[31]~21 Ula32:ALUControl|Overflow } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.192 ns) + CELL(2.134 ns) 14.159 ns overfloww 20 PIN PIN_W4 0 " "Info: 20: + IC(3.192 ns) + CELL(2.134 ns) = 14.159 ns; Loc. = PIN_W4; Fanout = 0; PIN Node = 'overfloww'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.326 ns" { Ula32:ALUControl|Overflow overfloww } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -1032 1544 1720 -1016 "overfloww" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.896 ns ( 27.52 % ) " "Info: Total cell delay = 3.896 ns ( 27.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.263 ns ( 72.48 % ) " "Info: Total interconnect delay = 10.263 ns ( 72.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "14.159 ns" { Controle:inst4|ALUControl[1] Ula32:ALUControl|Mux35~0 Ula32:ALUControl|Mux62~0 Ula32:ALUControl|carry_temp[2]~3 Ula32:ALUControl|carry_temp[4]~6 Ula32:ALUControl|carry_temp[7]~9 Ula32:ALUControl|carry_temp[9]~10 Ula32:ALUControl|carry_temp[11]~11 Ula32:ALUControl|carry_temp[13]~12 Ula32:ALUControl|carry_temp[15]~13 Ula32:ALUControl|carry_temp[17]~14 Ula32:ALUControl|carry_temp[19]~15DUPLICATE Ula32:ALUControl|carry_temp[21]~16 Ula32:ALUControl|carry_temp[23]~17 Ula32:ALUControl|carry_temp[25]~18 Ula32:ALUControl|carry_temp[27]~19 Ula32:ALUControl|carry_temp[29]~20 Ula32:ALUControl|carry_temp[31]~21 Ula32:ALUControl|Overflow overfloww } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "14.159 ns" { Controle:inst4|ALUControl[1] {} Ula32:ALUControl|Mux35~0 {} Ula32:ALUControl|Mux62~0 {} Ula32:ALUControl|carry_temp[2]~3 {} Ula32:ALUControl|carry_temp[4]~6 {} Ula32:ALUControl|carry_temp[7]~9 {} Ula32:ALUControl|carry_temp[9]~10 {} Ula32:ALUControl|carry_temp[11]~11 {} Ula32:ALUControl|carry_temp[13]~12 {} Ula32:ALUControl|carry_temp[15]~13 {} Ula32:ALUControl|carry_temp[17]~14 {} Ula32:ALUControl|carry_temp[19]~15DUPLICATE {} Ula32:ALUControl|carry_temp[21]~16 {} Ula32:ALUControl|carry_temp[23]~17 {} Ula32:ALUControl|carry_temp[25]~18 {} Ula32:ALUControl|carry_temp[27]~19 {} Ula32:ALUControl|carry_temp[29]~20 {} Ula32:ALUControl|carry_temp[31]~21 {} Ula32:ALUControl|Overflow {} overfloww {} } { 0.000ns 1.036ns 0.362ns 0.372ns 0.265ns 0.212ns 0.212ns 0.207ns 0.234ns 1.340ns 0.216ns 0.235ns 0.210ns 0.228ns 0.233ns 0.213ns 0.584ns 0.243ns 0.669ns 3.192ns } { 0.000ns 0.053ns 0.154ns 0.366ns 0.346ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.599 ns" { clk clk~clkctrl Controle:inst4|ALUControl[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.599 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUControl[1] {} } { 0.000ns 0.000ns 0.343ns 0.794ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "14.159 ns" { Controle:inst4|ALUControl[1] Ula32:ALUControl|Mux35~0 Ula32:ALUControl|Mux62~0 Ula32:ALUControl|carry_temp[2]~3 Ula32:ALUControl|carry_temp[4]~6 Ula32:ALUControl|carry_temp[7]~9 Ula32:ALUControl|carry_temp[9]~10 Ula32:ALUControl|carry_temp[11]~11 Ula32:ALUControl|carry_temp[13]~12 Ula32:ALUControl|carry_temp[15]~13 Ula32:ALUControl|carry_temp[17]~14 Ula32:ALUControl|carry_temp[19]~15DUPLICATE Ula32:ALUControl|carry_temp[21]~16 Ula32:ALUControl|carry_temp[23]~17 Ula32:ALUControl|carry_temp[25]~18 Ula32:ALUControl|carry_temp[27]~19 Ula32:ALUControl|carry_temp[29]~20 Ula32:ALUControl|carry_temp[31]~21 Ula32:ALUControl|Overflow overfloww } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "14.159 ns" { Controle:inst4|ALUControl[1] {} Ula32:ALUControl|Mux35~0 {} Ula32:ALUControl|Mux62~0 {} Ula32:ALUControl|carry_temp[2]~3 {} Ula32:ALUControl|carry_temp[4]~6 {} Ula32:ALUControl|carry_temp[7]~9 {} Ula32:ALUControl|carry_temp[9]~10 {} Ula32:ALUControl|carry_temp[11]~11 {} Ula32:ALUControl|carry_temp[13]~12 {} Ula32:ALUControl|carry_temp[15]~13 {} Ula32:ALUControl|carry_temp[17]~14 {} Ula32:ALUControl|carry_temp[19]~15DUPLICATE {} Ula32:ALUControl|carry_temp[21]~16 {} Ula32:ALUControl|carry_temp[23]~17 {} Ula32:ALUControl|carry_temp[25]~18 {} Ula32:ALUControl|carry_temp[27]~19 {} Ula32:ALUControl|carry_temp[29]~20 {} Ula32:ALUControl|carry_temp[31]~21 {} Ula32:ALUControl|Overflow {} overfloww {} } { 0.000ns 1.036ns 0.362ns 0.372ns 0.265ns 0.212ns 0.212ns 0.207ns 0.234ns 1.340ns 0.216ns 0.235ns 0.210ns 0.228ns 0.233ns 0.213ns 0.584ns 0.243ns 0.669ns 3.192ns } { 0.000ns 0.053ns 0.154ns 0.366ns 0.346ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 68 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4400 " "Info: Peak virtual memory: 4400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 11:38:06 2019 " "Info: Processing ended: Fri Oct 18 11:38:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
