
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101474                       # Number of seconds simulated
sim_ticks                                101474198500                       # Number of ticks simulated
final_tick                               101474198500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 401142                       # Simulator instruction rate (inst/s)
host_op_rate                                   417384                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              101068535                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676592                       # Number of bytes of host memory used
host_seconds                                  1004.01                       # Real time elapsed on the host
sim_insts                                   402752336                       # Number of instructions simulated
sim_ops                                     419059282                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           66496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           36288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        97728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             200512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        66496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         66496                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         1527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3133                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             655300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             357608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        963082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1975990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        655300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           655300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            655300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            357608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       963082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1975990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3133                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3133                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 200512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  200512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  101474130500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3133                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    373.213483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.237014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   382.323610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          196     36.70%     36.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          104     19.48%     56.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           48      8.99%     65.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      3.93%     69.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      4.68%     73.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      2.25%     76.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.12%     77.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      1.87%     79.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          112     20.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          534                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    142729679                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               201473429                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   15665000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     45556.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64306.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2594                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   32388806.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2042040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1073985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12166560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         179474880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             47531160                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             11848800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       348087030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       277848960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      24014257305                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            24894415800                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            245.327542                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         101338854993                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     24487000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      76460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  99851999000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    723556680                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      34360257                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    763335563                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1806420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   952545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10203060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         166567440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             42785340                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             11363040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       310500660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       257103840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      24048673020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            24849955365                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            244.889397                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         101350197296                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     23898500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      70988000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 100000324250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    669548500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      28507454                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    680931796                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                50591172                       # Number of BP lookups
system.cpu.branchPred.condPredicted          44231850                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            310574                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             38890507                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                38318049                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.528026                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2816429                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              76263                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          212971                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             212294                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              677                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          617                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    101474198500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        202948398                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             344246                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      414235698                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    50591172                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           41346772                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     202139266                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  684768                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  691                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           422                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1271                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 122089867                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1055                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          202828280                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.129721                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.024437                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7526636      3.71%      3.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 72402206     35.70%     39.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  9132816      4.50%     43.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                113766622     56.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            202828280                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.249281                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.041089                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  8880229                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16875385                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 165610013                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              11191311                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 271342                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             38108954                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 71235                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              426132748                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               1361121                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 271342                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 16064664                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1394448                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2410573                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 169450795                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              13236458                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              425209077                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                419259                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               3930117                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                4329728                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    773                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  42155                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           585826903                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2134192728                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        715776621                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             576946508                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  8880395                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             155379                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          31613                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  23451005                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             37632915                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            37932540                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            509970                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           424917                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  424577190                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               32194                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 422014384                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            446605                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         5550101                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     17679913                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             86                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     202828280                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.080649                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.726324                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6014572      2.97%      2.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            26385370     13.01%     15.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           117208239     57.79%     73.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            51667870     25.47%     99.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1552219      0.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  10      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       202828280                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                74544335     86.62%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5594411      6.50%     93.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5924852      6.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             343927202     81.50%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1600353      0.38%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         154681      0.04%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             38506823      9.12%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            37825309      8.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              422014384                       # Type of FU issued
system.cpu.iq.rate                           2.079417                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    86063633                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.203935                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1133367240                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         430160392                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    420600145                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              508077987                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           429430                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       444256                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          923                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       230405                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       908025                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2205                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 271342                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  541722                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   253                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           424609416                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              37632915                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             37932540                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              31610                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    139                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    73                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            923                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         204650                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        41779                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               246429                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             421669621                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              38355117                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            344763                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            32                       # number of nop insts executed
system.cpu.iew.exec_refs                     76163450                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 49157357                       # Number of branches executed
system.cpu.iew.exec_stores                   37808333                       # Number of stores executed
system.cpu.iew.exec_rate                     2.077718                       # Inst execution rate
system.cpu.iew.wb_sent                      420641257                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     420600161                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 319989691                       # num instructions producing a value
system.cpu.iew.wb_consumers                 796777506                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.072449                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.401605                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         5067180                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           32108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            239532                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    202026123                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.074283                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.067975                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     37872682     18.75%     18.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     58878089     29.14%     47.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     61315837     30.35%     78.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8415399      4.17%     82.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4754876      2.35%     84.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     16649446      8.24%     93.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1151024      0.57%     93.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       779716      0.39%     93.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     12209054      6.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    202026123                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            402752336                       # Number of instructions committed
system.cpu.commit.committedOps              419059282                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       74890794                       # Number of memory references committed
system.cpu.commit.loads                      37188659                       # Number of loads committed
system.cpu.commit.membars                         584                       # Number of memory barriers committed
system.cpu.commit.branches                   48961034                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 376724595                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3239996                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        342416918     81.71%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1596889      0.38%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc       154681      0.04%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        37188659      8.87%     91.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       37702119      9.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         419059282                       # Class of committed instruction
system.cpu.commit.bw_lim_events              12209054                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    613912411                       # The number of ROB reads
system.cpu.rob.rob_writes                   849025276                       # The number of ROB writes
system.cpu.timesIdled                             825                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          120118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   402752336                       # Number of Instructions Simulated
system.cpu.committedOps                     419059282                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.503904                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.503904                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.984506                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.984506                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                690744105                       # number of integer regfile reads
system.cpu.int_regfile_writes               296753932                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                1379490799                       # number of cc regfile reads
system.cpu.cc_regfile_writes                280930916                       # number of cc regfile writes
system.cpu.misc_regfile_reads                75397324                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  32092                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              5749                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.122324                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57972651                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6773                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8559.375609                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         736778000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.122324                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998166                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998166                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          308                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         116008239                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        116008239                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     36293750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        36293750                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21677745                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21677745                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          573                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          573                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      57971495                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57971495                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     57971495                       # number of overall hits
system.cpu.dcache.overall_hits::total        57971495                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4452                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4452                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        23618                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23618                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           12                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        28070                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28070                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        28070                       # number of overall misses
system.cpu.dcache.overall_misses::total         28070                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    172002000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    172002000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    217486500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    217486500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       161500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       161500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    389488500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    389488500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    389488500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    389488500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     36298202                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36298202                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21701363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21701363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     57999565                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57999565                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     57999565                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57999565                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000123                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000123                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001088                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001088                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.020513                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.020513                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000484                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000484                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000484                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000484                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 38634.770889                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38634.770889                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  9208.506224                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9208.506224                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13458.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13458.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13875.614535                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13875.614535                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13875.614535                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13875.614535                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        21994                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2202                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.988193                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5749                       # number of writebacks
system.cpu.dcache.writebacks::total              5749                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1407                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1407                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        19890                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19890                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21297                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21297                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21297                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21297                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3045                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3045                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3728                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3728                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         6773                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6773                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         6773                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6773                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    123117500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    123117500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     42729000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     42729000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    165846500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    165846500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    165846500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    165846500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000172                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000117                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000117                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000117                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000117                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 40432.676519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40432.676519                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11461.641631                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11461.641631                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 24486.416654                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24486.416654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 24486.416654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24486.416654                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1799                       # number of replacements
system.cpu.icache.tags.tagsinuse           445.557716                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           122087209                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2286                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          53406.478128                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   445.557716                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.870230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.870230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         244182006                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        244182006                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    122087209                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       122087209                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     122087209                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        122087209                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    122087209                       # number of overall hits
system.cpu.icache.overall_hits::total       122087209                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2651                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2651                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2651                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2651                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2651                       # number of overall misses
system.cpu.icache.overall_misses::total          2651                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    142963977                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142963977                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    142963977                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142963977                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    142963977                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142963977                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    122089860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    122089860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    122089860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    122089860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    122089860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    122089860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53928.320257                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53928.320257                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53928.320257                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53928.320257                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53928.320257                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53928.320257                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        38483                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               375                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   102.621333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1799                       # number of writebacks
system.cpu.icache.writebacks::total              1799                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          364                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          364                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          364                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          364                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          364                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          364                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2287                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2287                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2287                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2287                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2287                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2287                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    122247482                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    122247482                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    122247482                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    122247482                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    122247482                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    122247482                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53453.205947                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53453.205947                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53453.205947                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53453.205947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53453.205947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53453.205947                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            18039                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               18039                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2049                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   633.357174                       # Cycle average of tags in use
system.l2.tags.total_refs                        3473                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1291                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.690163                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      614.365748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.991426                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.018749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.019329                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1272                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          534                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000580                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.038818                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    138888                       # Number of tag accesses
system.l2.tags.data_accesses                   138888                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         4798                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4798                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2411                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2411                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3605                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3605                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1247                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1247                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2563                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2563                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1247                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  6168                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7415                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1247                       # number of overall hits
system.l2.overall_hits::cpu.data                 6168                       # number of overall hits
system.l2.overall_hits::total                    7415                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              123                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 123                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1040                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1040                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             482                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1040                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 605                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1645                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1040                       # number of overall misses
system.l2.overall_misses::cpu.data                605                       # number of overall misses
system.l2.overall_misses::total                  1645                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     13281000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13281000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    111832500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    111832500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    101831500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    101831500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     111832500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     115112500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        226945000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    111832500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    115112500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       226945000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         4798                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4798                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2411                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2411                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         3045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2287                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              6773                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9060                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2287                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             6773                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9060                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.032994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.032994                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.454744                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.454744                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.158292                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.158292                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.454744                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.089325                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.181567                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.454744                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.089325                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.181567                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 107975.609756                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107975.609756                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 107531.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107531.250000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 211268.672199                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 211268.672199                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 107531.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 190268.595041                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 137960.486322                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 107531.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 190268.595041                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 137960.486322                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data            30                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               30                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  39                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 39                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         3038                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3038                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           93                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             93                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1039                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1039                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          474                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1606                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         3038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4644                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     93487395                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     93487395                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     11549000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11549000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    105533000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    105533000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     98503000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     98503000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    105533000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    110052000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    215585000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    105533000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    110052000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     93487395                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    309072395                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.024946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.024946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.454307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.454307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.155665                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.155665                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.454307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.083715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.177263                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.454307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.083715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.512583                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 30772.677749                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 30772.677749                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 124182.795699                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124182.795699                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 101571.703561                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 101571.703561                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 207812.236287                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 207812.236287                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 101571.703561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 194095.238095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 134237.235367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 101571.703561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 194095.238095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 30772.677749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66553.056632                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3133                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          345                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3040                       # Transaction distribution
system.membus.trans_dist::ReadExReq                93                       # Transaction distribution
system.membus.trans_dist::ReadExResp               93                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3040                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       200512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  200512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3133                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3133    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3133                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4651165                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16441263                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        16608                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         7563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          339                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1511                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1511                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 101474198500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5331                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4798                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2750                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3267                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3728                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3728                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2287                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3045                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        19295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 25667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       261440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       801408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1062848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3267                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12327                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.151294                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.358350                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10462     84.87%     84.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1865     15.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12327                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           15852000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3431495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10163492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
