{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1738674749816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1738674749817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  4 10:12:29 2025 " "Processing started: Tue Feb  4 10:12:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1738674749817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1738674749817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoFinalLCL -c projetoFinalLCL " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoFinalLCL -c projetoFinalLCL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1738674749817 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1738674749954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoFinalLCL.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projetoFinalLCL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projetoFinalLCL " "Found entity 1: projetoFinalLCL" {  } { { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738674750000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738674750000 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counterDez.sv(7) " "Verilog HDL information at counterDez.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "counterDez.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterDez.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1738674750001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterDez.sv 1 1 " "Found 1 design units, including 1 entities, in source file counterDez.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counterDez " "Found entity 1: counterDez" {  } { { "counterDez.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterDez.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738674750002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738674750002 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counterSeis.sv(7) " "Verilog HDL information at counterSeis.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "counterSeis.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterSeis.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1738674750002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterSeis.sv 1 1 " "Found 1 design units, including 1 entities, in source file counterSeis.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counterSeis " "Found entity 1: counterSeis" {  } { { "counterSeis.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterSeis.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738674750002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738674750002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738674750002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738674750002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoFinalLCL " "Elaborating entity \"projetoFinalLCL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1738674750032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst8 " "Elaborating entity \"timer\" for hierarchy \"timer:inst8\"" {  } { { "projetoFinalLCL.bdf" "inst8" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 192 544 680 320 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738674750036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterSeis timer:inst8\|counterSeis:inst5 " "Elaborating entity \"counterSeis\" for hierarchy \"timer:inst8\|counterSeis:inst5\"" {  } { { "timer.bdf" "inst5" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/timer.bdf" { { 192 1000 1144 272 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738674750037 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counterSeis.sv(17) " "Verilog HDL assignment warning at counterSeis.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "counterSeis.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterSeis.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738674750038 "|projetoFinalLCL|timer:inst|counterSeis:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterDez timer:inst8\|counterDez:inst3 " "Elaborating entity \"counterDez\" for hierarchy \"timer:inst8\|counterDez:inst3\"" {  } { { "timer.bdf" "inst3" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/timer.bdf" { { 192 632 776 272 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738674750039 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counterDez.sv(17) " "Verilog HDL assignment warning at counterDez.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "counterDez.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterDez.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738674750039 "|projetoFinalLCL|timer:inst|counterDez:inst5"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "counterDez.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterDez.sv" 12 -1 0 } } { "counterSeis.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterSeis.sv" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1738674750246 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1738674750246 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst7 inst7~_emulated inst7~1 " "Register \"inst7\" is converted into an equivalent circuit using register \"inst7~_emulated\" and latch \"inst7~1\"" {  } { { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 240 344 408 320 "inst7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1738674750246 "|projetoFinalLCL|inst7"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1738674750246 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rafa/tudo/materias/lcl/projetoFinalLCL/output_files/projetoFinalLCL.map.smsg " "Generated suppressed messages file /home/rafa/tudo/materias/lcl/projetoFinalLCL/output_files/projetoFinalLCL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1738674750295 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1738674750342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738674750342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1738674750369 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1738674750369 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1738674750369 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1738674750369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738674750374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  4 10:12:30 2025 " "Processing ended: Tue Feb  4 10:12:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738674750374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738674750374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738674750374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738674750374 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1738674751183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1738674751183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  4 10:12:31 2025 " "Processing started: Tue Feb  4 10:12:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1738674751183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1738674751183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projetoFinalLCL -c projetoFinalLCL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projetoFinalLCL -c projetoFinalLCL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1738674751183 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1738674751198 ""}
{ "Info" "0" "" "Project  = projetoFinalLCL" {  } {  } 0 0 "Project  = projetoFinalLCL" 0 0 "Fitter" 0 0 1738674751199 ""}
{ "Info" "0" "" "Revision = projetoFinalLCL" {  } {  } 0 0 "Revision = projetoFinalLCL" 0 0 "Fitter" 0 0 1738674751199 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1738674751244 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projetoFinalLCL EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"projetoFinalLCL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1738674751246 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1738674751272 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1738674751272 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1738674751375 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1738674751385 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1738674751721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1738674751721 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1738674751721 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1738674751724 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1738674751724 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1738674751724 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1738674751724 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dc\[3\] " "Pin dc\[3\] not assigned to an exact location on the device" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { dc[3] } } } { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 232 720 896 248 "dc" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { dc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738674751750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dc\[2\] " "Pin dc\[2\] not assigned to an exact location on the device" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { dc[2] } } } { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 232 720 896 248 "dc" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { dc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738674751750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dc\[1\] " "Pin dc\[1\] not assigned to an exact location on the device" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { dc[1] } } } { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 232 720 896 248 "dc" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { dc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738674751750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dc\[0\] " "Pin dc\[0\] not assigned to an exact location on the device" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { dc[0] } } } { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 232 720 896 248 "dc" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { dc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738674751750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min\[3\] " "Pin min\[3\] not assigned to an exact location on the device" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { min[3] } } } { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 264 720 896 280 "min" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { min[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738674751750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min\[2\] " "Pin min\[2\] not assigned to an exact location on the device" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { min[2] } } } { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 264 720 896 280 "min" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { min[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738674751750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min\[1\] " "Pin min\[1\] not assigned to an exact location on the device" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { min[1] } } } { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 264 720 896 280 "min" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { min[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738674751750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min\[0\] " "Pin min\[0\] not assigned to an exact location on the device" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { min[0] } } } { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 264 720 896 280 "min" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { min[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738674751750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sg\[3\] " "Pin sg\[3\] not assigned to an exact location on the device" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { sg[3] } } } { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 216 720 896 232 "sg" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738674751750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sg\[2\] " "Pin sg\[2\] not assigned to an exact location on the device" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { sg[2] } } } { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 216 720 896 232 "sg" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738674751750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sg\[1\] " "Pin sg\[1\] not assigned to an exact location on the device" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { sg[1] } } } { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 216 720 896 232 "sg" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738674751750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sg\[0\] " "Pin sg\[0\] not assigned to an exact location on the device" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { sg[0] } } } { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 216 720 896 232 "sg" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738674751750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tseg\[3\] " "Pin tseg\[3\] not assigned to an exact location on the device" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { tseg[3] } } } { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 248 720 896 264 "tseg" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tseg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738674751750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tseg\[2\] " "Pin tseg\[2\] not assigned to an exact location on the device" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { tseg[2] } } } { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 248 720 896 264 "tseg" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tseg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738674751750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tseg\[1\] " "Pin tseg\[1\] not assigned to an exact location on the device" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { tseg[1] } } } { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 248 720 896 264 "tseg" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tseg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738674751750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tseg\[0\] " "Pin tseg\[0\] not assigned to an exact location on the device" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { tseg[0] } } } { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 248 720 896 264 "tseg" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tseg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738674751750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { clk } } } { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 208 128 296 224 "clk" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738674751750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Pin start not assigned to an exact location on the device" {  } { { "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/rafa/altera/13.0sp1/quartus/linux/pin_planner.ppl" { start } } } { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 232 128 296 248 "start" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738674751750 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1738674751750 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1738674751830 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projetoFinalLCL.sdc " "Synopsys Design Constraints File file not found: 'projetoFinalLCL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1738674751831 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1738674751831 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1738674751832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst6  " "Automatically promoted node inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1738674751837 ""}  } { { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 200 448 512 248 "inst6" "" } } } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738674751837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer:inst8\|counterDez:inst2\|ask  " "Automatically promoted node timer:inst8\|counterDez:inst2\|ask " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1738674751837 ""}  } { { "counterDez.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterDez.sv" 5 -1 0 } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { timer:inst8|counterDez:inst2|ask } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738674751837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer:inst8\|counterDez:inst3\|ask  " "Automatically promoted node timer:inst8\|counterDez:inst3\|ask " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1738674751837 ""}  } { { "counterDez.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterDez.sv" 5 -1 0 } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { timer:inst8|counterDez:inst3|ask } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738674751837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer:inst8\|counterSeis:inst4\|ask  " "Automatically promoted node timer:inst8\|counterSeis:inst4\|ask " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1738674751837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:inst8\|counterSeis:inst5\|ask " "Destination node timer:inst8\|counterSeis:inst5\|ask" {  } { { "counterSeis.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterSeis.sv" 5 -1 0 } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { timer:inst8|counterSeis:inst5|ask } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1738674751837 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1738674751837 ""}  } { { "counterSeis.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterSeis.sv" 5 -1 0 } } { "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/rafa/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { timer:inst8|counterSeis:inst4|ask } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738674751837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1738674751874 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1738674751874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1738674751875 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1738674751875 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1738674751876 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1738674751876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1738674751876 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1738674751876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1738674751882 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1738674751883 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1738674751883 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 2 16 0 " "Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 2 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1738674751884 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1738674751884 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1738674751884 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1738674751885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1738674751885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1738674751885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1738674751885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1738674751885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1738674751885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1738674751885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1738674751885 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1738674751885 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1738674751885 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738674751890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1738674752633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738674752679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1738674752684 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1738674753013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738674753013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1738674753049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1738674753504 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1738674753504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738674753725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1738674753726 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1738674753726 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1738674753731 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1738674753733 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dc\[3\] 0 " "Pin \"dc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738674753734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dc\[2\] 0 " "Pin \"dc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738674753734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dc\[1\] 0 " "Pin \"dc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738674753734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dc\[0\] 0 " "Pin \"dc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738674753734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min\[3\] 0 " "Pin \"min\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738674753734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min\[2\] 0 " "Pin \"min\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738674753734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min\[1\] 0 " "Pin \"min\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738674753734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min\[0\] 0 " "Pin \"min\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738674753734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[3\] 0 " "Pin \"sg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738674753734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[2\] 0 " "Pin \"sg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738674753734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[1\] 0 " "Pin \"sg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738674753734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[0\] 0 " "Pin \"sg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738674753734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tseg\[3\] 0 " "Pin \"tseg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738674753734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tseg\[2\] 0 " "Pin \"tseg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738674753734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tseg\[1\] 0 " "Pin \"tseg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738674753734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tseg\[0\] 0 " "Pin \"tseg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738674753734 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1738674753734 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1738674753788 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1738674753794 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1738674753848 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738674754020 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1738674754035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rafa/tudo/materias/lcl/projetoFinalLCL/output_files/projetoFinalLCL.fit.smsg " "Generated suppressed messages file /home/rafa/tudo/materias/lcl/projetoFinalLCL/output_files/projetoFinalLCL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1738674754082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738674754129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  4 10:12:34 2025 " "Processing ended: Tue Feb  4 10:12:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738674754129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738674754129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738674754129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1738674754129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1738674754910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1738674754911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  4 10:12:34 2025 " "Processing started: Tue Feb  4 10:12:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1738674754911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1738674754911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projetoFinalLCL -c projetoFinalLCL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projetoFinalLCL -c projetoFinalLCL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1738674754911 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1738674755668 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1738674755697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738674755957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  4 10:12:35 2025 " "Processing ended: Tue Feb  4 10:12:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738674755957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738674755957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738674755957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1738674755957 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1738674755994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1738674756614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  4 10:12:36 2025 " "Processing started: Tue Feb  4 10:12:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1738674756614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1738674756614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projetoFinalLCL -c projetoFinalLCL " "Command: quartus_sta projetoFinalLCL -c projetoFinalLCL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1738674756614 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1738674756631 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1738674756694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1738674756719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1738674756719 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1738674756768 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projetoFinalLCL.sdc " "Synopsys Design Constraints File file not found: 'projetoFinalLCL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1738674756772 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1738674756772 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756773 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timer:inst8\|counterSeis:inst4\|ask timer:inst8\|counterSeis:inst4\|ask " "create_clock -period 1.000 -name timer:inst8\|counterSeis:inst4\|ask timer:inst8\|counterSeis:inst4\|ask" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756773 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timer:inst8\|counterDez:inst3\|ask timer:inst8\|counterDez:inst3\|ask " "create_clock -period 1.000 -name timer:inst8\|counterDez:inst3\|ask timer:inst8\|counterDez:inst3\|ask" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756773 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timer:inst8\|counterDez:inst2\|ask timer:inst8\|counterDez:inst2\|ask " "create_clock -period 1.000 -name timer:inst8\|counterDez:inst2\|ask timer:inst8\|counterDez:inst2\|ask" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756773 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756773 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1738674756774 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1738674756777 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1738674756779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.349 " "Worst-case setup slack is -1.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.349        -1.907 timer:inst8\|counterSeis:inst4\|ask  " "   -1.349        -1.907 timer:inst8\|counterSeis:inst4\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.229        -0.439 clk  " "   -0.229        -0.439 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228        -0.468 timer:inst8\|counterDez:inst2\|ask  " "   -0.228        -0.468 timer:inst8\|counterDez:inst2\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079        -0.266 timer:inst8\|counterDez:inst3\|ask  " "   -0.079        -0.266 timer:inst8\|counterDez:inst3\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1738674756779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk  " "    0.391         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 timer:inst8\|counterDez:inst2\|ask  " "    0.391         0.000 timer:inst8\|counterDez:inst2\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 timer:inst8\|counterDez:inst3\|ask  " "    0.391         0.000 timer:inst8\|counterDez:inst3\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 timer:inst8\|counterSeis:inst4\|ask  " "    0.391         0.000 timer:inst8\|counterSeis:inst4\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1738674756780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.261 " "Worst-case recovery slack is -0.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.261        -0.261 timer:inst8\|counterSeis:inst4\|ask  " "   -0.261        -0.261 timer:inst8\|counterSeis:inst4\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617         0.000 timer:inst8\|counterDez:inst2\|ask  " "    0.617         0.000 timer:inst8\|counterDez:inst2\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.876         0.000 timer:inst8\|counterDez:inst3\|ask  " "    0.876         0.000 timer:inst8\|counterDez:inst3\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.336         0.000 clk  " "    2.336         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1738674756780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.566 " "Worst-case removal slack is -1.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.566        -7.830 clk  " "   -1.566        -7.830 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278        -1.112 timer:inst8\|counterSeis:inst4\|ask  " "   -0.278        -1.112 timer:inst8\|counterSeis:inst4\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106        -0.530 timer:inst8\|counterDez:inst3\|ask  " "   -0.106        -0.530 timer:inst8\|counterDez:inst3\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153         0.000 timer:inst8\|counterDez:inst2\|ask  " "    0.153         0.000 timer:inst8\|counterDez:inst2\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1738674756781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -6.380 clk  " "   -1.380        -6.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 timer:inst8\|counterDez:inst2\|ask  " "   -0.500        -5.000 timer:inst8\|counterDez:inst2\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 timer:inst8\|counterDez:inst3\|ask  " "   -0.500        -5.000 timer:inst8\|counterDez:inst3\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 timer:inst8\|counterSeis:inst4\|ask  " "   -0.500        -5.000 timer:inst8\|counterSeis:inst4\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1738674756781 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1738674756799 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1738674756800 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1738674756805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.361 " "Worst-case setup slack is -0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.361        -0.361 timer:inst8\|counterSeis:inst4\|ask  " "   -0.361        -0.361 timer:inst8\|counterSeis:inst4\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429         0.000 timer:inst8\|counterDez:inst2\|ask  " "    0.429         0.000 timer:inst8\|counterDez:inst2\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431         0.000 clk  " "    0.431         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501         0.000 timer:inst8\|counterDez:inst3\|ask  " "    0.501         0.000 timer:inst8\|counterDez:inst3\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1738674756806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 timer:inst8\|counterDez:inst2\|ask  " "    0.215         0.000 timer:inst8\|counterDez:inst2\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 timer:inst8\|counterDez:inst3\|ask  " "    0.215         0.000 timer:inst8\|counterDez:inst3\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 timer:inst8\|counterSeis:inst4\|ask  " "    0.215         0.000 timer:inst8\|counterSeis:inst4\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1738674756807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.299 " "Worst-case recovery slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 timer:inst8\|counterSeis:inst4\|ask  " "    0.299         0.000 timer:inst8\|counterSeis:inst4\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967         0.000 timer:inst8\|counterDez:inst2\|ask  " "    0.967         0.000 timer:inst8\|counterDez:inst2\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.073         0.000 timer:inst8\|counterDez:inst3\|ask  " "    1.073         0.000 timer:inst8\|counterDez:inst3\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.825         0.000 clk  " "    1.825         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1738674756808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.945 " "Worst-case removal slack is -0.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.945        -4.725 clk  " "   -0.945        -4.725 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.279        -1.116 timer:inst8\|counterSeis:inst4\|ask  " "   -0.279        -1.116 timer:inst8\|counterSeis:inst4\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193        -0.965 timer:inst8\|counterDez:inst3\|ask  " "   -0.193        -0.965 timer:inst8\|counterDez:inst3\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087        -0.435 timer:inst8\|counterDez:inst2\|ask  " "   -0.087        -0.435 timer:inst8\|counterDez:inst2\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1738674756809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -6.380 clk  " "   -1.380        -6.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 timer:inst8\|counterDez:inst2\|ask  " "   -0.500        -5.000 timer:inst8\|counterDez:inst2\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 timer:inst8\|counterDez:inst3\|ask  " "   -0.500        -5.000 timer:inst8\|counterDez:inst3\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 timer:inst8\|counterSeis:inst4\|ask  " "   -0.500        -5.000 timer:inst8\|counterSeis:inst4\|ask " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1738674756810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1738674756810 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1738674756839 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1738674756847 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1738674756847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738674756868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  4 10:12:36 2025 " "Processing ended: Tue Feb  4 10:12:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738674756868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738674756868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738674756868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738674756868 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1738674758320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1738674758321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  4 10:12:38 2025 " "Processing started: Tue Feb  4 10:12:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1738674758321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1738674758321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projetoFinalLCL -c projetoFinalLCL " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projetoFinalLCL -c projetoFinalLCL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1738674758321 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "projetoFinalLCL.vho\", \"projetoFinalLCL_fast.vho projetoFinalLCL_vhd.sdo projetoFinalLCL_vhd_fast.sdo /home/rafa/tudo/materias/lcl/projetoFinalLCL/simulation/modelsim/ simulation " "Generated files \"projetoFinalLCL.vho\", \"projetoFinalLCL_fast.vho\", \"projetoFinalLCL_vhd.sdo\" and \"projetoFinalLCL_vhd_fast.sdo\" in directory \"/home/rafa/tudo/materias/lcl/projetoFinalLCL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1738674758488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738674758505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  4 10:12:38 2025 " "Processing ended: Tue Feb  4 10:12:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738674758505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738674758505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738674758505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738674758505 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738674759072 ""}
