功率的場合中。若要將電力電子技術應用於高壓
轉換器場所，需串、並聯多組模組，以分散主動
開關元件上的耐壓、耐流，使電力電子技術可使
用在高壓場所。在許多從事製造生產之大型工廠
裡，由於所使用的生產機具通常是大型的設備，
例如車床、牽引機、電焊機、電弧爐…等，通常
這些負載的電流本身已經是非線性的，再加上使
用時常常是閒歇性而沒有週期的，因此當在重載
或輕載的情況之下，常常會發生以下種種的電力
污染：電壓突升、電壓驟降、電壓閃爍，以及暫
時性的電力中斷，這些問題都非常值得我們用電
力電子的技術來加以解決。 
一般電力品質污染可分為兩大種類，(1)電源
端電源到達受電端之前電源就已受到污染，這種
污染最常見有電壓突波、電壓突降、雜訊、過電
壓、欠電壓、電壓閃爍、線路跳脫…等，而雷擊、
線路故障、負載端大負載電流設備的啟動…等，
這些都是造成電源端電力品質污染的主要原
因，而電源端的電力品質污染將會造成受電端設
備異常動作、停擺、毀損，為保護受電端設備不
受外在因素影響，可於受電端設備前加入一保護
設備，如交流電壓穩壓器(AVR)、不斷電系統(UPS)
或主動式電力濾波器(APF)，當有電壓突波、過
電壓、欠電壓等情形發生，可使用串聯式主動電
力濾波器對市電電壓進行補償，使受電設備可以
得到乾淨輸入電源；(2)另一電力品質污染的主要
原因是受電端設備所產生，近年來電力電子設備
廣泛的運用，因而造成輸入電流諧波的產生與相
位移的超前或落後，而影響電源端的電力品質與
無效功率的消耗，此電力品質的污染是因電力電
子產品的應用所產生的，所以我們亦可以應用電
力電子技術解決這污染源，因此有主動式功因修
正器與主動式電力濾波器來解決這諧波源，使得
受電端設備不因使用電力電子設備而影響電源
端之電力品質。 
本次的研究計劃將以電力電子技術為基礎，
針對配電系統上電力品質之改善做一深入之探
討與解決在配電端的電力品質問題。在電力系統
網路中，虛功的補償是個非常重要的議題，虛功
越多則所需要的傳輸線路容量相對增加，且易造
成受電端的電壓變動，也使得傳輸線路的傳輸能
力下降。在配電系統或是用戶端方面，用電力電
子技術來解決電力品質之方法可分為下列三
類：(1)配電系統靜態同步補償器(DSTATCOM)、
(2)動態電壓調整器(DVR)、(3)整合型電力品質補
償器(UPQC)，本計畫第一年之主要研究為實現以
中性點箝位技術之單相靜態同步補償器、單相動
態電壓調整器、單相整合型電力品質補償器與三
相之配電系統靜態同步補償器。經由所提架構之
功能來有效改善配電系統之電壓與電流品質，以
達到節能與電力諧波污染改善之目的。經由實驗
波形與數據證實計畫所提之架構具有相當不錯
的特性。以下將報告單相整合型電力品質補償器
與三相之配電系統靜態同步補償器此二部分之
執行成果。 
S1
S2
S'1
S3
S4
D1
D1' D2'
D2
a
o b
L2
i
c
vC1
vC2
vdc
C1
C2
v
ao
vbo
i
s vL
v
c
C1
v'
c
iL
Lo
a
dv
s
L1
iL1
i
s
S'2
S'3
S'4
 
圖 1:單相整合型電力品質補償器 
 
2. 研究內容 
2.1 DSP-為主之單相整合型電力品質補償器系統 
2.1.1 系統架構 
所組立之整合型電力品質補償器系統之組成
示意圖如圖1 所示，轉換器為半橋式中性點二極
體箝位型式，直流鏈電壓Vdc =400V，輸入電壓為
110V，負載為非線性負載，DSPTMS320C32為主
控制器。串聯轉換器之功能為電壓品質之補償
器，而並聯轉換器之功能為電流品質之補償。當
市電電壓突降時，串聯轉換器輸出功率至負載
端，並聯轉換器必須輸入一部分之功率以維持一
定之轉換器直流端電壓。當市電電壓突升時，串
聯轉換器從電源端輸入功率，並聯轉換器必須輸
出功率至負載端以維持一定之轉換器直流端電
壓。圖2為單相整合型電力品質補償器之等效電
路圖，串聯轉換器可視為可控之電壓源而並聯轉
換器可視為可控之電流源，經由適當之電壓與電
流控制器，整個系統之電壓與電流品質可以有效
的控制以達到諧波消除、虛功補償與負載端穩壓
之目的。 
v
s
i
s
iL
vLXs
Load
v
c
i
c
 
圖 2:整合型電力品質補償器之等效電路圖 
 
 依據功率開關之導通或截止，系統之狀態方
程式可以推導出如下所示。 
實驗之市電電壓、負載端電壓、補償電壓及市電
電流，補償電壓與市電電壓同相，使得負載端電
壓得以維持在固定之電壓範圍內，圖6(b)為實驗
之市電電壓、補償電壓及開關之信號，圖6(c)為
實驗之市電電壓、市電電流、補償電流及負載電
流，經由補償電流之補償，使得市電電流與市電
電壓同相，因此非線性負載之諧波電流與虛功電
流均得到適當之補償，圖6(d)為實驗之負載端電
壓、市電電流及開關之信號，圖6(e)為量測之負
載端電壓、市電電流及中性點電容電壓波形。 
圖7為市電電壓突升20%時之量測波形。圖7(a)
為實驗之市電電壓、負載端電壓、補償電壓及市
電電流，補償電壓與市電電壓反相，使得負載端
電壓得以維持在固定之電壓範圍內，圖7(b)為實
驗之市電電壓、補償電壓及開關之信號，圖7(c)
為實驗之市電電壓、市電電流、補償電流及負載
電流，經由補償電流之補償，使得市電電流與市
電電壓同相，因此非線性負載之諧波電流與虛功
電流均得到適當之補償，圖7(d)為實驗之負載端
電壓、市電電流及開關之信號，圖7(e)為量測之
負載端電壓、市電電流及中性點電容電壓波形。 
 
v
s
vL
v
c
i
s
 
vL
v
c
S1
S2
 
(a)     (b) 
v
s
i
s
i
c
iL
 
v
s
i
s
S3
S4
 
(c)     (d) 
vL
i
s
vC1
vC2
200V
200V
 
(e) 
圖 7:市電電壓突升 20%時之系統量測波形 
 
2.2 DSP-為主之三相靜態同步補償器系統 
2.2.1 系統架構 
圖8所示為所組立之三相靜態同步補償器系
統，圖9所示為以中性點二極體箝位轉換器之三
相靜態同步補償器系統，DSPTMS320C32為主控
制器。並聯轉換器之功能為電壓品質之補償。當
市電電壓突降或突升時，並聯轉換器輸出與負載
端電壓位移90度之補償電流至負載端，以間接改
善市電之虛功進而達到負載端穩壓之功能。 
 
圖 8:靜態同步補償器系統 
 
a
S
a1
C1
C2
vC1
vC2S'
a1
D
a1 ip
i
o
i
nS'a2
S
a2
Sb1
S'b1
S'b2
Sb2
S
c1
S'
c1
S'
c2
S
c2
Db1 Dc1
D
a2 Db2 Dc2
b
c
o
v
sa
v
sb
v
sc
i
sa
i
sb
i
sc
iLa
iLb
iLc
i
ca
Load
vpcc,a
vpcc,b
vpcc,c
L
s
,R
s
L
s
,R
s
L
s
,R
s
L
c
,R
c
L
c
,R
c
L
c
,R
c
i
cbicc
i'
ca
i'
cb
i'
cc
n:1
 
圖 9: 以中性點二極體箝位轉換器之靜態同步補
償器系統 
 
依據功率開關之導通或截止，轉換器之狀態
方程式可以推導出。根據狀態方程式轉換器之等
效電路圖如圖 10 所示，其中 





−
=
closed are  and  if  ,1
closed are  and  if  ,0
closed are  and  if  ,1
SW
'
2
'
1
2
'
1
21
xx
xx
xx
x
SS
SS
SS
  (6) 
2
SW dcxxo
v
v ⋅= ，Sxy 和 S’xy為互補之信號，x=a, b, c, 
y=1, 2。由電力系統方程式與轉換器之狀態方程
式可用來推導出系統之電壓與電流值，此工作可
由模擬軟體 MATLAB/SIMULINK 完成。 
R
c
i'
ca
i'
cb
i'
cc
v
aov'
an
ip
i
n
i
o
vC1
vC2
C1
C2
v'bn
v'
cn
R
c
R
c
L
c
L
c
L
c
vbo
v
co
on
 
圖 10:靜態同步補償器系統中轉換器之等效電路
圖 
v
sa
i
sa
iLa
i
ca
10
0V
20
A
20
A
20
A
5ms
 
(b) 
圖 13:線性負載時市電電壓突升 10%時之系統模
擬波形 
 
 
10ms
v
sa
vpcc,a
i
ca
10
0V
10
0V
20
A
 
(a) 
v
sa
i
sa
iLa
i
ca
10ms
10
0V
20
A
20
A
20
A
 
(b) 
圖 14:非線性負載時市電電壓突降 10%時之系統
模擬波形 
 
 
10ms
v
sa
vpcc,a
i
ca
10
0V
10
0V
20
A
 
(a) 
v
sa
i
sa
iLa
i
ca
10ms
10
0V
20
A
20
A
20
A
 
(b) 
圖 15:非線性負載時市電電壓突升 10%時之系統
模擬波形 
v*pcc,a
i
sa
iLa
i
ca
vpcc,a
 
(a) 
 
(b) 
i
ca
i*
ca
iLa
i
sa
 
(c) 
圖 16:線性負載時市電電壓突降 10%時之實測 a
相波形 
以電力電子系統為基礎在配電系統上電力品質改善方案之研究與研製(2/2) 
Study and implementation of power quality improvement at the distribution system 
based on the power electronic controller (2/2) 
 
計畫編號：NSC 95-2221-E-224-100 
執行期限：95 年 08 月 01 日至 96 年 07 月 31 日 
計畫主持人：林伯仁教授  國立雲林科技大學電機系 
計畫參與人員：楊政璋、吳冠緯、張振漢 
         
摘要 
  在電力系統網路當中，由於負載端往往都
是整流性負載及大型工業設備，而這些負載
所產生的非線性電流包含了大量的諧波與虛
功，虛功的增加及大型工業設備間歇性的負
載變動，造成輸配電線路的功率損失與用戶
端電壓變動；其中以電壓驟降(sag)、電壓突
升(swell)、電壓閃爍(flicker)及暫時性電力中
斷(momentary interruption)最為常見。第二年
之計畫提出單相與三相動態電壓穩壓器之電
路架構，使用正弦脈波寬度調變(SPWM)技術
來控制開關的切換信號，當電源端發生電壓
驟降及電壓突升情形時，補償電路可立即給
予補償使負載電壓穩定在所設定之均方根
值。為了實現所提出之電路架構，在模擬部
分使用MATLAB/SIMULINK 來分析電路的
數學方程式及元件參數的設計，硬體電路製
作方面則使用TI 生產的DSPTMS320C32 做
為迴授信號的控制。經由實驗結果證明此動
態電壓穩壓器可有效達到穩壓之目的，且在
動態電壓的測試下此電路依然具有良好的動
態響應速度。 
 
關鍵詞：動態電壓穩壓器、電壓驟降、電壓
突升、變頻器。 
 
Abstract - In the power system network, the 
large industrial equipments and diode bridge 
rectifier loads generate large non-sinusoidal 
currents into the distribution system. These 
currents contain the serious harmonics and 
reactive power. Reactive power and 
intermittent loads variation increase the power 
losses in the distribution and transmission 
system result in the voltage variation at the 
receiving end. Voltage sag and swell, voltage 
flicker and momentary interruption are the 
most common problems encountered. This 
project presents a single-phase and three-phase 
dynamic voltage regulator (DVR) with 
sinusoidal pulse-width modulation (SPWM) 
technique to control compensating voltage. 
When voltage sag and swell conditions occur at 
source terminal, compensator can provide 
compensation immediately and make the load 
voltage at the desired root mean square (RMS) 
value. The simulation software package 
MATLAB/SIMULINK is used to simulate the 
system operation. The digital signal processor 
(DSP) TMS320C32 is used to implement the 
proposed circuit configuration. The 
experiments are presented to verify the 
effectiveness of the dynamic voltage regulator. 
 
Keywords: dynamic voltage regulator, DVR, 
voltage sag, voltage swell, inverter. 
 
1. 研究動機與目的 
  近年來由於工業技術及科技進步的蓬勃發
展，電力電子(power electronics) 技術被廣泛
的使用在各種電力設備，舉凡有民生電子、
自動化設備、能源的應用、交通運輸等等，
都與我們日常生活息息相關。如民生用消費
性電子產品無論是電腦主機、通訊器材或是
各類家用電器產品，使得切換式電源供應器
(SMPS)與不斷電系統 (UPS)的需求日益增
加。工廠自動化設備或程序控制，也需要電
力電子控制的技術來配合，才能確保生產線
穩定運作並提高生產效益。為了達到節約能
源提升能源的使用效率，如何將再生能源光
能、風能、潮汐能及地熱有效且經濟的轉換
使用層級和連接方式的不同，可分為輸電端
的STATCOM、SSSC、UPFC 及配電端的
D-STATCOM、DVR、UPQC。第二年計畫預
完成配電端串聯部分單相與三相動態電壓穩
壓器之主題加以研究並實現硬體製作。經由
所提架構之功能來有效改善配電系統之電壓
與電流品質，以達到節能與電力諧波污染改
善之目的。經由實驗波形與數據證實計畫所
提之架構具有相當不錯的特性。以下將報告
單相與三相動態電壓穩壓器此部分之執行成
果。 
L
o
a
d
 
圖 1：單相動態電壓穩壓器系統 
 
2. 研究內容 
2.1 DSP-為主之單相動態電壓穩壓器系統 
2.1.1 系統架構 
  圖1為本計畫所採用之單相動態電壓穩壓
器之實體電路，補償電路方面使用的是二極
體中性點箝位之VSI，inverter 的輸出端經由
變壓器串聯在配電線路上。另外，在線路上
變壓器的兩端並聯一個旁路開關，當輸入電
壓沒有任何異常之下旁路開關閉合，讓電源
端的電源可直接傳送至負載端；若負載端偵
測到異常情況發生時旁路開關分開，使得補
償電路所產生的電壓可串聯於配電線路上達
到穩壓的功能。在負載方面無論是線性負載
或是非線性負載，此補償電路的性能都不會
受到影響。為了驗證所提出之實驗電路的可
行性，在實作之前先以模擬軟體Matlab 
/Simulink 對本次電路加以模擬，所以必須將
電路做簡化以利分析及設計電路的元件參
數。圖2為本次實驗電路的等效電路模型，根
據KVL 與KCL定理可以描述出主電路與
inverter 交流端與直流端的微分方程，有了微
分方程及電路等效模型，電路的模擬及分析
就能輕易的實現。首先，根據KVL 定理描述
出主電路的微分方程式。 
Lo
a
d
r
s
 ,L
s
i
s vc
v'
c
vpccvs
 
rf ,Lf
iLi's
T1T2VC1-T'1T'2VC2v'c vao
 
C1
VC1
C2
VC2
ip
(T1T2+T'1T'2)iL
i
n
-T1T2iL
-T'1T'2iL
 
圖 2：動態電壓穩壓器之等效電路模型 
( )ss s s s c pcc
di
v i r L v v
dt
− + + =  
( )s c pccs s
s
s s
v v vdi r i
dt L L
+ −
= − +  
( ) 'Lao L f f c
di
v i r L v
dt
= + + , 
1 2 1 1 2 2' 'ao C Cv TT V T T V= − , 
1 2 1 1 2 2' ' 'f LC C cL
f f f
r iTT V T T V vdi
dt L L L
−
= − − , 
'
'
c
L s f
dvi i C
dt
= + , 
' 'c sL
f f
dv ii
dt C C
= −   (1) 
式中的Ls代表配電線路上的感抗，rs則是配電
線路上的電阻。inverter 直流端電容的充電電
流，在電路模擬的時候由於DC Bus 的電壓
直接給一定值，因此無論能量是否有回送的
情形充電電流都不需要考慮。但在實際電路
製作中，在電路沒有能量回送的情形之下充
電電流是由外加的能量儲存裝置供應；若能
量回灌的情形發生時，將會有充電電流對電
容充電讓DC Bus 的電壓持續上升，在實際
製作時必須留意這個問題。 
 
2.1.2 控制方法 
  為了達到穩定負載端電壓的目的，必須將
Lo
a
d
rf ,Lf
Cf
T1
T2
T'1
T'2
D1
D2
C1
VC1
C2
VC2
iL
ao
r
s
 ,L
s i
s
vpccvs
v
c
v'
c
i'
s
ip
i
n
V*pcc,rms
Vpcc,rms
PI
PLLvs
K
vpcc
T1
T2
PWM Genetator
sin(ωt)
v*pcc vcomVmVe
RMS
transfergate driver
dead time
vpcc
vpcc,rms
v
s
T1 T2
T1 T2 T'2T'1
 
圖 4：單相 DVR 整體實驗電路圖 
 
Ch1:(5A/div)
v
s
i
s
vpcc
v
c
 
圖 5：電壓驟降線性負載補償後輸入電壓 vs、
負載電壓 vpcc、補償電壓 vc, 輸入電流 is之實
驗波形. 
 
2.1.3 實驗結果 
圖4為單相動態電壓穩壓器的電路架構，圖
5與6為電壓驟降情形發生時所量測之輸入電
壓vs、負載電壓vpcc、補償電壓vc及輸入電流
is之穩態波形，在補償電路未啟動前負載電壓
與輸入電壓相等，由圖看出當輸入電壓發生
驟降時，補償電路inverter將產生與負載電壓
同相之補償電壓經由隔離變壓器串聯於線路
上，提升負載之低電壓使負載電壓穩定在所
設定之均方根值。圖7為電壓突升情形且負載
為線性負載之實驗波形。在補償電路未啟動
前負載電壓與輸入電壓相等，當輸入電壓發
生突升時，補償電路inverter會產生與負載電
壓反相之補償電壓經由隔離變壓器串聯於線
路上，降低負載端之過電壓使負載電壓穩定
在所設定之均方根值。由實驗與結果觀察得
知，在電壓瞬間突升情況之下補償電路立即
產生補償電壓，負載電壓在一個週期之後隨
即穩定在所設定之均方根值，證明了補償電
路在電壓突升的情形之下，同樣具有良好的
動態響應速度。 
 
Ch1:(5A/div)
vs
vc
vpcc
is
4cycles
 
圖 6：電壓驟降線性負載動態實驗波形 
 
 
圖 7：電壓突升線性負載動態實驗波形 
 
2.2 DSP-為主之三相動態電壓穩壓器系統 
2.2.1 系統架構 
  圖8為三相動態電壓穩壓器的電路架構，在
主電路方面包含了三相電源、三相負載及三
相的線路阻抗，負載可以是三相三相、三相
四線或是三個單相的負載所組成，另外負載
的特性也可以是線性或非性線負載，本論文
是以三相四線式線性及非線性負載來當做實
至於在三相電路中 inverter 直流端電容的充
電電流與單相電路的差異在於，充電電流是
由三個相的電流所合成，因此在三相電路中
直流端充電電流可以表示成(7)式。 
1 2 1 2 1 2
1 2 1 2 1 2' ' ' ' ' '
La
p a a b b c c
Lb
n a a b b c c
Lc
i
i T T T T T T
i
i T T T T T T
i
 
− − −     
=     
− − −      
(7) 
V*pcca,rms
Vpcca,rms
PI
PLLvsa
T
a1,Ta2
PWM Genetator
sin(ωt+2π/3)
PI
PI
sin(ωt-2π/3)
sin(ωt)
V*pccb,rms
Vpccb,rms
V*pccc,rms
Vpccc,rms
vpcca
vpccb
vpccc
K
K
K
Tb1,Tb2
T
c1,Tc2
V
m,a
V
m,b
V
m,c
v*pcc,a
v*pcc,b
v*pcc,c
v
com,a
v
com,b
v
com,c
V
e,a
V
e,b
V
e,c
圖 9：三相四線動態電壓穩壓器之控制方塊
圖 
T
a1
T
a2
T'
a1
T'
a2
Tb1
Tb2
T'b1
T'b2
T
c1
T
c2
T'
c1
T'
c2
D
a1
D
a2
Db1
Db2
D
c1
D
c2
C1
VC1
C2
VC2
v
sa
v
sb
v
sc
vpcca
vpccb
vpccc
Load
Load
Load
r
sa
 ,L
sa
r
sb ,Lsb
r
sc
 ,L
sc
v
ca
v
cb
v
cc
rfa ,Lfa
rfb ,Lfb
rfc ,Lfc
CfaCfb Cfc
ip
i
n
i
o
iLa
iLb
iLc
a
b
c
o
i
sa
i
sb
i
sc
v'
ca
v'
cb
v'
cc
i'
sa
i'
sbi'sc
V*pcca,rms
Vpcca,rms
PI
PLLvsa
T
a1,Ta2
PWM Genetator
sin(ωt+2π/3)
PI
PI
sin(ωt-2π/3)
sin(ωt)
V*pccb,rms
Vpccb,rms
V*pccc,rms
Vpccc,rms
vpcca
vpccb
vpccc
K
K
K
Tb1,Tb2
T
c1,Tc2
V
m,a
V
m,b
V
m,c
v*pcc,a
v*pcc,b
v*pcc,c
v
com,a
v
com,b
v
com,c
V
e,a
V
e,b
V
e,c
RMS
transfer
gate driver
dead time
vpcca~vpccc
vpcca,rms~vpccc,rmsTa1 Ta2 Tb1 Tb2 Tc2Tc1
T
a1~T'a2 Tb1~T'b2 Tc1~T'c2
v
sa
 
圖 10：三相四線 DVR 整體實驗電路圖 
 
2.2.2 控制方法 
  圖 9 為三相四線 DVR 之控制方塊圖，其控
制方式及原理與單相 DVR 是相同的，可將三
相控制電路視為三個單相的控制電路，根據
在前章節單相的分析方式，可將控制系統分
為外迴路的均方根值穩壓迴路、鎖相迴路、
內迴路的負載電壓波形追蹤迴路及正弦脈波
寬度調變迴路。在外迴路穩壓的部分迴授三
個相的均方根值，再將實際電壓值與命令相
比較後的誤差送入 PI 控制器，得到三個相的
負載電壓直流命令；再將負載電壓直流的命
令乘上三相的鎖相迴路之後，就能得到與負
載電壓同相的交流命令；三相的鎖相訊號是
迴授其中一相的相位後分別位移 120± °，就
能取得三個相負載電壓的鎖相訊號。為了讓
三個相的負載電壓波形不受負載變化影響而
造成變動，同樣的必須迴授三個相的負載電
壓波形，讓負載端電壓在補償後更加穩定且
趨近於正弦。最後將交流誤差量乘上 K 值取
得三個相的交流調變訊號，將此訊號送入正
弦脈波寬度調變產生器，得到三個相的開關
訊號。 
 
2.2.3 實驗結果 
圖 10 為三相動態電壓穩壓器的電路架
5. 參考文獻 
[1]  K. Sangsun, and P. N. Enjeti, “A new hybrid active 
power filter (APF) topology”, IEEE Trans. Power 
Electronics, vol. 17, no. 1, pp. 48-54, 2002. 
[2]  H. Akagi, Y. Kanazawa, and A. Nabae, 
“Instantaneous reactive power compensator 
comprising switching devices without energy storage 
components”, IEEE Trans. Industry Applications, vol, 
20, no, 3, pp.625-630, 1984. 
[3]  F. Z. Peng, “application issues of active power 
filters”, IEEE Industry Applications magazine, vol. 4, 
no. 4, pp. 21-30, 1998. 
[4]  M. Aredes, J. Hafner, and K. Heumann, 
“Three-phase four-wire shunt active filter control 
strategies”, IEEE Trans. Power Electronics, vol. 12, 
no. 2, pp. 311-318, 1997. 
[5]  A. A. Edris, “Proposed terms and definitions for 
flexible AC transmission system (FACT)”, IEEE 
Trans. Power Delivery, vol, 12, no. 4, pp. 1848-1853, 
1997. 
[6] L. Gyugyi, “Solid-state synchronous voltage sources 
for dynamic compensation and real-time control of 
AC transmission lines”, IEEE Emerging Practices in 
Technology, 1993. 
[7]  C. K. Sao, P. W. Lehn, M. R. Iravani, and J. A. 
Martinez, “A benchmark system for digital 
time-domain simulation of a pulse-width-modulated 
Dstatcom”, IEEE Trans. Power Delivery, vol. 17, no. 
4, pp. 1113-1120, 2002. 
[8] K. Sangsun and P. N. Enjeti, “A new hybrid active 
power filter (APF) topology”, IEEE Trans. Power 
Electronics, vol. 17, no. 1, pp. 48-54, 2002. 
[9] F. Z. Peng, J. S. Lai, J. W. Mckeever, and J. 
Vancoevering, ‘A multilevel voltage-source inverter 
with separate dc sources for static var generation’, 
IEEE Transactions on Industrial Applications, 1996, 
30, (5), pp. 1130-1137. 
[10] J. Rodriguez, J. S. Lai, and F. Z. Peng, “Multilevel 
inverters: a survey of topologies, controls and 
applications”, IEEE Transactions on Industrial 
Electronics, 2002, 49, (4). 
[11] B. R. Lin, and Y. L. Hou, “Single-phase integrated 
power quality compensator based on 
capacitor-clamped configuration”, IEEE Transactions 
on Industrial Electronics, 2002, 49, (1), pp. 173-185. 
[12] G. Bonifacio, A. Schiavo, P. Marino, and A. Testa, 
“A new high performance shunt active filter based on 
digital control”, IEEE-IAS Conference, pp. 
2961-2966, 2000. 
 
表 Y04 
報告內容應包括下列各項： 
一、參加會議經過 
2006 年 IEEE TENCON 國際研討會在香港召開。會議之專題講授課程於 11 月 14
日舉行，會議 opening and welcome address 於 11 月 15 日上午 9 時舉行，會議時間自 11
月 15 日至 11 月 17 日。此次會議共有五百多篇論文於會議中發表，接受率為 65%。有
來自世界各國六百多人參加。會議中包含 77 個 lecture sessions 及 6 個 poster sessions。 
15 日至 17 日參加各場次之論文發表會，作者此次有三篇文章在 16 及 17 日之大會
議程中發表，分別為: 
1. Series and Shunt Compensators for Power Quality Compensation 
2. Three-Phase Two-Leg Inverter for Stand-Alone and Grid-Connected Renewable Energy 
Systems 
3. Soft Switching Converter with Series-Connected Transformers 
此三篇文章均獲得熱烈迴響。該會議為一有關類比與數位電子電路及應用方面之國際研
討會，每年舉辦一次。 
 
二、與會心得 
IEEE - TENCON 為全世界有關電機與電子相關研究方面重要會議之一。本次會議
共有五百多篇論文。台灣有參拾多篇文章發表，在大會之文章篇數上佔有很大之部分。
目前台灣在有關電機與電子相關研究具有重要之地位，但大陸今年也有貳拾多篇文章發
表，為提高台灣之學術地位，仍需國科會、教育部及各學術單位的努力。在本次的會議
中可以看出論文品質及研發方向有很大的提升，在本次會議中能認識其他國家的人士，
彼此能交換心得，對於開拓視野、提升研究品質有莫大的幫助。玆將出席本次會議心得
分述如下： 
1. 會中與各國專家學者交換意見，獲益良多。 
2. 瞭解 IEEE Region 10 組織運作情形。 
3. 與期刊之副主編討論相關論文之審稿與意見交換 
 
三、建議 
IEEE-TENCON 為全世界有關電機與電子相關研究方面重要的國際會議，所發表的
論文都相當嚴謹並具有創新性。會議中所發表的論文對工業升級及發展高科技所需的高
效率電源及驅動系統之發展，均有相當的影響。由於參與類似的學術性會議非常重要，
故有以下建議: 
 1. 政府應對此領域之研究多作投資。 
2. 政府可考慮增加補助名額及金額，鼓勵學者積極參與國際學術會議。 
 
四、攜回資料名稱及內容 
1. 論文光碟一片。 
2. 廠商資料。 
 
 
表 Y04 
positive. On the other hand, two voltage levels -vdc/2 and 0 
are generated during the negative load voltage. Two control 
blocks, carrier-based current controller and 
proportional-integral based voltage controller, are used to 
track the compensating current and to regulate the dc bus 
voltage. The given variable of the shunt compensator is the 
load voltage and the control variables are the dc bus voltage 
and the harmonic content of the line current. Fig. 1(b) shows 
the three-phase four-wire series-shunt compensator for 
power quality compensation. 
III. SYSTEM ANALYSIS 
The control goals of the series-shunt compensator are to 
draw sinusoidal line current form the utility source, to obtain 
unity input power factor, to regulate dc bus voltage, and to 
generate stable load voltage for sensitive load. In each 
converter leg, active switches Sx and S’x (x=1, 2, 3, 4) are 
complementary each other. The relationships between the ac 
side voltages, vao and vbo, and the dc bus voltage 
(vdc=2vC1=2vC2) of the proposed compensator are given as 
221121 '' CCao vSSvSSv −= 243143 '' CCbo vSSvSSv −=     (1) 
where vao and vbo are the ac side voltages of the series and 
shunt compensators, respectively, vC1 and vC2 are capacitor 
voltages on the dc side. Based on the on/off state of each 
switching devices, three voltage levels vdc/2, 0 and -vdc/2 are 
generated on the ac terminal voltages vao and vbo with the 
assumption of vC1=vC2=vdc/2. The state equations of the 
adopted compensator on the ac and dc sides are expressed as 
follows 
 
2
2
22
243143 ''
L
ir
L
v
L
vSSvSS
dt
di cLLCCc
−−
−
=   
 C
CCL v
LL
vSSvSS
dt
di
'
1''
11
2211211
−
−
=    
 
11
1 /'
C
ni
C
i
dt
dv sLc
−=  ,  
1
43
1
1211
C
iSS
C
iSS
dt
dv cLC
−−=   
 
2
43
2
1212 ''''
C
iSS
C
iSS
dt
dv cLC +=         (2) 
where n=v’C/vC is the turn ratio of isolated transformer. The 
ac side voltages of the series-shunt compensator are related 
to the switching signals and capacitor voltages. The dc side 
currents of the compensator are related to the corresponding 
switching states and the ac side currents. Using the state 
equations (2), and KCL and KVL for adopted system, the 
proposed compensator can achieve high input power factor, 
regulate DC bus voltage and provide the stable sinusoidal 
output voltage using the computer simulation software. 
vL
S4
i
s
0
hys(∆i
s
)
sign(vL)
vbo
0
1
0
1
0
1
0
1
vdc/2
0
-vdc/2
S3
 
(a) 
PI
PLL
sin(ωt)
+ +
-
-
vL
+
-
vC1 K
+
-
hys(∆i
s
)
sign(vL)
i
s
i*
sI*s
v
s
vC2
v*dc
vdc
S3
S'3
S4
S'4
 
(b) 
Fig. 2 Operation scheme of the shunt compensator (a) PWM waveform (b) 
control block diagram. 
IV. CONTROL STRATEGY 
In the proposed series-shunt compensator, the shunt 
compensator is designed and controlled to achieve power 
factor correction and to regulate dc bus voltage. The series 
compensator is used to make load voltage at the desired 
value so that load voltage is insensitive to utility voltage 
variation. Three valid operation modes are used to generate 
three voltage levels on the ac terminal of the shunt 
compensator. Based on the measured load voltage and the 
line current error ∆is=i*s-is, the appropriate switching state 
of S3, S4, S’3 and S’4 can be selected to generate proper 
voltage level on the ac terminal voltage vbo in order to track 
the line current command. The actual line current will track 
the line current command with the current slope of 
(vbo-vL)/L2 by controlling the voltage vbo. For each half cycle 
of load voltage, there is one high voltage level and one low 
voltage level generated on the ac side of shunt compensator. 
The high voltage level will decrease the actual line current 
and low voltage level will increase the actual line current. 
Based on the load voltage and line current error, the 
appropriate PWM signals of S3~S’4 can be used to generate 
proper voltage vbo in order to track line current command. 
The actual line current will track current command with the 
current slope of (vL-vbo)/L2 by controlling the voltage vbo. Fig. 
2(a) gives the PWM waveform of power switches and the 
AC side voltage vbo. If the load voltage is positive and 
hysteresis current comparator is negative, switches S3 and S4 
are turned on to obtain vbo=vdc/2 and decrease line current. If 
vL>0, and hysteresis current comparator is positive, switches 
S’3 and S4 are turned on to obtain vbo=0 and increase line 
current. By the same way, the switches S’3 and S4 are turned 
on to obtain vbo=0 and decrease line current if the load 
voltage is negative and the hysteresis current comparator is 
negative. If the measured load voltage is negative and the 
hysteresis current comparator is positive, switches S’3 and 
S’4 are turned on to obtain vbo=-vdc/2 and increase line 
current. Based on the proposed control scheme, the 
switching signals of switches are expressed as 
)](1[)(3 sL ihysvsignS ∆−⋅= , )](1[)(4 sL ihysvsignS ∆−+=    (3) 
where sign(vs)=1 if vs>0, or 0 if vs<0; hys(∆is)=1 if ∆is >0, or 
0 if ∆is <0; ∆is=i*s-is. Fig. 2(b) shows the control block of 
the shunt compensator. To improve the dynamic response 
and eliminate the steady-state error on dc-link voltage, a 
proportional-integral voltage controller is used in the inner 
control loop to determine the active source current 
command I*s. A phase-locked loop (PLL) circuit is adopted 
to produce a reference sinusoidal wave in phase with mains 
voltage. The compensation of neutral point voltage is 
required in the multilevel converter. A neutral point voltage 
表 Y04 
v
s
vL
v
c
i
s
 
(a) 
v
s
i
s
i
c
iL
 
(b) 
Fig. 4 Experimental results of the proposed compensator under the voltage 
sag condition (a) source voltage, load voltage, compensating voltage and 
source current [is: 10A/div] (b) source voltage, source current, 
compensating current and load current [is, iL, ic: 5A/div]. 
VI. CONCLUSION 
A series-shunt compensator is presented to improve 
power quality for nonlinear and voltage sensitive load. The 
single-phase neutral point clamp topology is used in 
proposed circuit to generate unipolar voltage waveforms on 
the ac side of the inverters. The series compensator 
connected between the ac source and nonlinear load will 
improve the voltage quality due to abnormal voltage sag and 
swell. The shunt compensator will generate the necessary 
compensating current to improve the system current quality 
including harmonic and reactive currents and to regulate the 
dc link voltage. Based on the experimental results, the 
proposed compensator can make the load voltage insensitive 
to source voltage disturbance and increase the input power 
factor to be unity. 
VII. ACKNOWLEDGEMENT 
The authors would like to thank the National Science 
Council, Taiwan, Republic of China, for supporting this 
project under grant NSC 94-2213-E-224-041 and NSC 
95-2221-E-224 -100. 
vs
vL
vc
is
 
(a) 
vs
is
ic
iL
 
(b) 
Fig. 5 Experimental results of the proposed compensator under the voltage 
swell condition (a) source voltage, load voltage, compensating voltage and 
source current (b) source voltage, source current, compensating current and 
load current. 
 
vL
vc
vs
voltage sag
 
Fig. 6 Measured dynamic response of source voltage, compensating voltage 
and load voltage under 20% voltage sag. 
VIII. REFERENCES 
[1] V. M. Moreno, A. P. Lopez, and R. I. D. Garcias, “Reference current 
estimation under distorted line voltage for control of shunt active 
power filters”, IEEE Transactions on Power Electronics, vol. 19, no. 
4, pp. 988-994, 2004. 
[2] J. W. Dixon, J. J. Garcia and L. Moran, “Control system for three-phase 
active power filter which simultaneously compensates power factor 
and unbalanced loads”, IEEE Transactions on Industrial Electronics, 
vol. 42, no. 6, pp. 636-642, 1995. 
[3] P. Verdelho and G. D. Marques, “An active power filter and unbalanced 
current compensator”, IEEE Transactions on Industrial Electronics, vol. 
44, no. 3, pp. 321-328, 1997. 
[4]  A. Campos, S. G.. Joo, P. D. Ziogas and J. F. Linday, “Analysis and 
design of a series-connected PWM voltage regulator for single-phase 
AC sources”, IEEE Transactions on Industry Applications, vol. 32, no. 
6, pp. 1285-1292, 1996. 
[5] B. N. Singh, B. Singh, A. Chandra and K. Al-Haddad, “Digital 
implementation of a new type of hybrid filter with simplified control 
strategy”, IEEE Applied Power Electronics Conference and Exposition, 
vol. 1, pp. 642-648, 1999. 
[6] Y. S. Kim, J. S. Kim and S. H. Ko, “Three-phase three-wire series active 
power filter, which compensates for harmonics and reactive power”, 
IEE Proceedings - Electric Power Applications, vol. 151, no. 3, pp. 
276-282, 2004.
表 Y04 
proposed system for high output current applications. The 
phase shift technique [8-11] is used in the converter to 
obtain a stable high dc-link voltage. The leakage inductance 
and output capacitance of active switch are used in the 
converter to achieve ZVS operation such that the efficiency 
of converter is increased. The advantage of current doubler 
rectifier is low current rating at the secondary winding. In 
the dc/ac inverters, there are two basic voltage source 
inverters such as single-phase half-bridge and full-bridge 
inverters to convert the dc voltage into the ac voltage. The 
single-phase half-bridge inverter can generate a bipolar 
PWM voltage waveform on the output side of inverter. The 
single-phase full-bridge inverter can generate a unipolar 
PWM voltage waveform on the output side of inverter. 
Fig. 3(a) shows the proposed single-phase three-wire 
renewable energy system for stand-alone power generation. 
Two single-phase half-bridge voltage source inverters are 
used to generate two voltage sources with 110Vrms/60Hz or 
one voltage source with 220Vrms/60Hz. The output voltages 
vo1 and vo2 are out of phase (vo1=-vo2). The proposed 
three-phase stand-alone power supply system is presented 
in Fig. 3(b) to generate three balanced voltages with phase 
shift 120 degree at the output side for three-phase domestic 
applications. Fig. 3(c) gives the proposed three-phase 
grid-connected power supply system. In this system, a 
multi-function grid-connected power supply system is 
operated to supply the active power to the utility system or 
to achieve power factor correction due to nonlinear loads 
connected to the utility system. In this case, the harmonic 
and reactive components of nonlinear load currents are 
compensated by the voltage source inverter. 
 
 
Fig. 1 Stand-alone or grid-connected power supply system. 
 
D11
D12
L1
T
S1S2
vin
vdc1
D21
D22 L2
vdc2
D11
D12
L1
Lk
T
S1
S2
vin
vdc1
D21
D22 L2
vdc2
 
(a)     (b) 
D11
D12
L1
Lk
T
S1
S2
S3
S4
vin
vdc1
D21
D22 L2
vdc2
 
(c)     (d) 
Fig. 2 dc/dc converters (a) push-pull type configuration (b) half-bridge 
type configuration (c) full-bridge type configuration with secondary 
center-tapped rectifier (d) adopted full-bridge converter with current 
doubler rectifier. 
 
v
o1
=110V
v
o2
=110V
L
o1
L
o2
C
o1
C
o2
S
3
S
4
S
1
S
2
v
dc1
v
dc2
D
11
D
12
L
11
L
12
L
k
T
T
1
T
2
T
3
T
4
v
in
D
22
D
21
L
22
L
21
stable low dc side voltage
stable high dc side voltage
stable ac side voltage
renewable energy source
-> dc voltage
dc voltage -> dc voltage
dc voltage -> ac voltage
1
2
o
 
(a) 
v
o1
L
o1
L
o3
C
o1 C
o2
S
3
S
4
S
1
S
2
v
dc1
v
dc2
D
11
D
12
L
11
L
12
L
k
T
T
1
T
2
T
3
T
4
v
in
D
22
D
21
L
22
L
21
L
o2
C
o3
v
o2
v
o3
i
o1
i
o2
i
o3
renewable energy source
-> dc voltage
dc voltage -> dc voltage
stable low dc side voltage
stable high dc side voltage
dc voltage -> ac voltage
stable ac side voltage
1
2
3
 
(b) 
 
(c) 
Fig. 3 The adopted renewable power generation system (a) single-phase 
stand-alone system (b) three-phase stand-alone system (c) three-phase 
grid-connected system. 
III. SYSTEM ANALYSIS 
A. DC/DC Converter 
     Fig. 2(d) gives the main circuit and key waveforms of 
the ZVS full-bridge dc/dc converter. The phase shift PWM 
technique is used in the converter to generate the constant 
output voltage. The transformer leakage inductance and 
output capacitance of active switches are used as the 
resonant inductance and capacitance to achieve ZVS 
operation. The current doubler rectifier is adopted in the 
output side of the converter to reduce the current rating at 
the transformer secondary winding. The adopted converter 
has six operating states during each half cycle of switching 
period. The waveforms in states 7-12 are symmetrical to 
that in states 1-6. The detailed system analysis are discussed 
in [12]. 
 
(a)     (b) 
 
表 Y04 
v
o1
(200V/div)
v
o2
(200V/div)
i
o1
(10A/div)
i
o2
(10A/div)
(10ms/div)
 
(b) 
v
o1(200V/div)
i
o1
(10A/div)
v
o2(200V/div)
i
o2(10A/div)
(10ms/div)
 
(c) 
Fig. 5 Measured results of single-phase stand-alone power generation 
system (a) output voltages under the linear loads (b) output voltages under 
the balance nonlinear loads (c) output voltages under the unbalance 
nonlinear loads. 
 
IX. REFERENCES 
[1] A. M. Tuckey, and J. N. Krase, “A low-cost inverter for domestic fuel 
cell applications”, IEEE Power Electronics Specialist Conference 
(PESC), pp. 339-346, 2002. 
[2] P. Sanchis, I. Echeverria, A. Ursua, O. Alonso, E. Gubia and L. 
Marroyo, L., “Electronic converter for the analysis of photovoltaic 
arrays and inverters”, IEEE Power Electronics Specialist Conference, 
vol. 4 , pp. 1748 – 1753, 2003. 
[3] Y. Jia, Z. Yang and B. Cao “A new maximum power point tracking 
control scheme for wind generation”, IEEE Power System Technology 
Conference, vol. 1, pp. 144 – 148, 2002. 
[4] T. A. Nergaard, J. F. Ferrell, L. G. Leslie and J. S. Lai, “Design 
considerations for a 48 V fuel cell to split single phase inverter system 
with ultracapacitor energy storage”, IEEE Power Electronics 
Specialists Conference, vol. 4, pp. 2007 – 2012, 2002. 
[5] O. Alonso, P. Sanchis, E. Gubia and L. Marroyo, “Cascaded H-bridge 
multilevel converter for grid connected photovoltaic generators with 
independent maximum power point tracking of each solar array”, IEEE 
Power Electronics Specialist Conference, vol. 2, pp. 731 – 735, 2003. 
[6] G. Moschopoulos and P. Jain, “Single-stage ZVS PWM full-bridge 
converter”, IEEE Transactions on Aerospace and Electronic Systems, 
vol. 39, no. 4, pp. 1122 – 1133, 2003. 
[7] Y. C. Kuo, T. J. Liang, and J. F. Chen, “A high-efficiency single-phase 
three-wire photovoltaic energy conversion system”, IEEE Transactions 
on Industrial Electronics, Vol. 50, no. 1, pp. 116 – 122, 2003. 
[8] M. Brunoro and J. L. F. Vieira, “A high-performance ZVS full-bridge 
DC-DC 0-50-V/0-10-A power supply with phase-shift control,” IEEE 
Transactions on Power Electronics, 14, pp. 495-505, 1999. 
[9] N. H. Kutkut, D. M. Divan and R. W. Gascoigne, “An improved full 
bridge zero voltage switching PWM converter using a two inductor 
rectifier,” IEEE Transactions on Industry Applications, 31, pp. 119-126, 
1995. 
[10] N. H. Kutkut, “A full bridge soft switched telecom power supply with 
a current doubler rectifier,” IEEE INTELEC Conference, pp. 344-351, 
1997. 
[11] Y. Panov and M. M. Jovanovic, “Design and performance evaluation 
of low-voltage/high-current dc/dc on-board modules,” IEEE 
Transactions on Power Electronics, 16, pp. 26-33, 2001. 
[12] B.-R. Lin, Kevin Huang and David Wang, “Analysis and 
implementation of a full-bridge converter with current doubler 
rectifier”, IEE Proceedings – Electrical Power Applications, vol. 152, 
2005. 
 
v
o1
(200V/div)
v
o2(200V/div)
v
o3
(200V/div)
i
o1
(10A/div)
i
o2(10A/div)
i
o3
(10A/div)
(4ms/div)
 
(a) 
v
o1
(200V/div)
v
o2
(200V/div)
v
o3
(200V/div)
i
o1
(10A/div)
i
o2
(10A/div)
i
o3
(10A/div)
(20ms/div)
 
(b) 
Fig. 6 Measured results of three-phase stand-alone power generation 
system (a) under the linear loads (b) under the nonlinear loads. 
 
v
s1
(200V/div)
i
s1
(10A/div)
iL1
(10A/div)
i
c1
(10A/div)
 
Fig. 7 Measured waveforms of phase voltage, current, load current and 
compensated current for the grid-connected power generation system. 
 
v
s1
(100V/div)
i
s1
(10A/div)
i
c1
(10A/div)
(5ms/div)
 
Fig. 8 Measured waveforms of the phase voltage, line current and 
compensated current for the grid-connected power generation system. 
 
表 Y04 
inductance  is  greater  than  energy  stored  in  the  
resonant 
vin
S1
S2
L
r
L
m1
C
o
iLr
iLm1
np1:ns1
v
o
C
r
v
s1
C
iS1
i
o
iD1
iS2
vC
vpri
L
m2
np2:ns2iLm2
T1
T2
iD2
R
ip1
ip2
D1
D2
v
s2
vT1
vT2
 
(a) 
vin
S1
S2
L
r
L
m1
C
o
iLr
iLm1
np1:ns1
v
o
C
r
v
s1
C
iS1
i
o
iD1
iS2
vC
vpri
L
m2
np2:ns2iLm2
T1
T2
iD2
R
ip1
ip2
D1
D2
v
s2
vT1
vT2
 
(b) 
vin
S1
S2
L
r
L
m1
C
o
iLr
iLm1
np1:ns1
v
o
C
r
v
s1
C
iS1
i
o
iD1
iS2
vC
vpri
L
m2
np2:ns2iLm2
T1
T2
iD2
R
ip1
ip2
D1
D2
v
s2
vT1
vT2
 
(c) 
vin
S1
S2
L
r
L
m1
C
o
iLr
iLm1
np1:ns1
v
o
C
r
v
s1
C
iS1
i
o
iD1
iS2
vC
vpri
L
m2
np2:ns2iLm2
T1
T2
iD2
R
ip1
ip2
D1
D2
v
s2
vT1
vT2
 
(d) 
vin
S1
S2
L
r
L
m1
C
o
iLr
iLm1
np1:ns1
v
o
C
r
v
s1
C
iS1
i
o
iD1
iS2
vC
vpri
L
m2
np2:ns2iLm2
T1
T2
iD2
R
ip1
ip2
D1
D2
v
s2
vT1
vT2
 
 
(e) 
vin
S1
S2
L
r
L
m1
C
o
iLr
iLm1
np1:ns1
v
o
C
r
v
s1
C
iS1
i
o
iD1
iS2
vC
vpri
L
m2
np2:ns2iLm2
T1
T2
iD2
R
ip1
ip2
D1
D2
v
s2
vT1
vT2
 
(f) 
vin
S1
S2
L
r
L
m1
C
o
iLr
iLm1
np1:ns1
v
o
C
r
v
s1
C
iS1
i
o
iD1
iS2
vC
vpri
L
m2
np2:ns2iLm2
T1
T2
iD2
R
ip1
ip2
D1
D2
v
s2
vT1
vT2
 
(g) 
vin
S1
S2
L
r
L
m1
C
o
iLr
iLm1
np1:ns1
v
o
C
r
v
s1
C
iS1
i
o
iD1
iS2
vC
vpri
L
m2
np2:ns2iLm2
T1
T2
iD2
R
ip1
ip2
D1
D2
v
s2
vT1
vT2
 
(h) 
Fig. 3 Eight equivalent circuits of the proposed converter during one 
switching period (a) mode 1 (b) mode 2 (c) mode 3 (d) mode 4 (e) mode 5 
(f) mode 6 (g) mode 7 (h) mode 8. 
 
capacitance to achieve ZVS operation for switching devices. 
The operating waveforms of the proposed converter in the 
steady state are given in Fig. 2. Based on the conduction 
states of switches S1 and S2 and rectifier diodes D1 and D2, 
there are eight operating modes during one switching period. 
The equivalent operating modes of the proposed converter 
are shown in Fig. 3. 
Mode 1 (t0<t<t1): In this mode switch S1 is turned on, 
switch S2 is turned off and rectifier diode D1 is turned on. 
The input power is transferred to the secondary side through 
T1, S1 and D1. The transformer primary side voltage vT1 is 
equal to nvo. The transformer T2 is worked as an inductor in 
this mode. The primary side voltage vpri is equal to vin. The 
voltage across inductor Lr and inductor Lm2 is equal to 
vin-nvo. The primary current iLr increases linearly with the 
slope of (vin-nvo)/(Lr+Lm2). The energy stored in the 
inductors Lr and Lm2 is also increased. This mode is ended at 
t=t1 when switch S1 is turned off. 
Mode 2 (t1<t<t2): This mode is started at time t=t1 when 
gate signal of switch S1 is turned off. The rectifier diode D1 
is still turned on and diode D2 is turned off. The capacitor Cr 
is charged by the primary current iLr from 0 to vin. The 
inductor voltage vT2 is decreased from vT2(t1) to -nvo. The 
resonant circuit in this mode includes Cr, Lr and Lm2. Since 
the capacitance Cr is small and characteristic impedance Z1 
is large enough to charge capacitor voltage vCr very quickly. 
During this mode the capacitor voltage vCr is less than vin so 
that switch current iS2 is zero. This mode is ended when the 
capacitor voltage vCr equals vin at time t=t2. At this instant 
the voltages vT1+vT2=0. The secondary side diodes D1 and 
D2 are both turned on.  
Mode 3 (t2<t<t3): This mode begins at time t2 when 
vCr=vin and ends at time t3 when vCr=vin+vC. The energy 
stored in Lm2 during modes 1 and 2 is discharged through 
diode D2 toward to the load. The diode currents iD1 and iD2 
are commutated in this mode. The diode current iD1 
decreases linearly and the diode current iD2 increases linearly. 
The transformer primary side voltages vT1=nvo and vT2=-nvo. 
The resonant tank in this mode includes Lr and Cr. At time t3 
the capacitor voltage vCr=vin+vC(t3) and the anti-parallel 
diode of S2 is turned on. 
Mode 4 (t3<t<t4): After the time t3 the voltage vCr equals 
vin+vC and the anti-parallel diode of clamp switch S2 starts to 
conduct current. Since clamp capacitance C is much larger 
than resonant capacitance Cr, most of primary current iLr 
flows through anti-parallel diode of switch S2 to charge 
clamp capacitor. To ensure ZVS operation the switch S2 
should be turned on before the primary current is negative. 
The rectifier diode currents iD1 and iD2 are still commutated 
表 Y04 
signal vS1,gs, switch current iS1, clamp switch current iS2 and 
primary current iLr with the rated output load. When switch 
S1 is turned off, the primary current iLr is equal to the 
negative clamp switch current iS2. When switch S1 is turned 
on, the primary current iLr is equal to switch current iS1. Fig. 
4(c) shows the measured waveforms of gate voltage vS1,gs, 
primary voltage vpri, primary current iLr and switch current 
iS1. Fig. 4(d) shows the measured results of gate voltage 
vS1,gs, primary current iLr and clamp capacitor voltage vC. 
When switch S1 is turned off, the clamp capacitor and 
magnetizing inductor are resonant about half of resonant 
period. Fig. 4(e) gives the measured results of gate voltage 
vS1,gs, primary side current iLr and rectifier diode currents iD1 
and iD2. Fig. 4(f) gives the experimental output voltage and 
output current under the step load variation between load 
currents 5A and 15A. 
V. CONCLUSION 
A two-transformer active clamp converter with 
center-tapped rectifier has been proposed to achieve ZVS 
operation of switching devices. Two transformers which 
work as the transformers or the inductors are used in the 
proposed converter during different operating modes such 
that no output inductor is needed at the secondary side of the 
transformer. The active clamp circuit is adopted to recycle 
the energy stored in the leakage inductance. Therefore the 
voltage stress of switching device is clamped to the input 
voltage and clamp capacitor voltage. The resonance based 
on the leakage inductance and output capacitance of 
switching devices during the transition interval between two 
switches can be used to achieve ZVS operation for 
switching devices. Finally the experimental results for a 
100W converter at a constant switching frequency of 
150kHz have been given to verify the validity and 
effectiveness of proposed converter. 
REFERENCES 
[1] Ruan, X., and Wang, J.: ‘Calculation of the resonant capacitor of the 
improved current-doubler-rectifier ZVS PWM full-bridge converter’, 
IEEE Transactions on Industrial Electronics, 2004, 51, (2), pp. 
518-520. 
[2] Lin, B.-R., Huang, K., and Wang, D.: ‘Analysis and implementation of 
full-bridge converter with current doubler rectifier’, IEE Proceedings - 
Electric Power Applications, 2005, 152, (5), pp. 1193-1202. 
[3] Chen, T.-M., and Chen, C.-L.: ‘Analysis and design of asymmetrical 
half bridge flyback converter’, IEE Proceedings - Electric Power 
Applications, 2002, 149, (6), pp.433-440. 
[4] Choi, B., and Lim, W.: ‘Current-mode control to enhance closed-loop 
performance of asymmetrical half-bridge DC-DC converters’, IEE 
Proceedings - Electric Power Applications, 2005, 152, (2), pp. 
416-422. 
[5] Torrico-Bascop R., and Barbi, N.: ‘A double ZVS-PWM 
active-clamping forward converter: analysis, design, and 
experimentation’, IEEE Transactions on Power Electronics, 2001, 
16, (6), pp. 745-751. 
[6] Li, Q. M., and Lee, F. C.: ‘Design consideration of the active-clamp 
forward converter with current mode control during large-signal 
transient’, IEEE Transactions on Power Electronics, 2003, 18, (4), pp. 
958-965. 
vS1,gs
vS2,gs
vS1,ds
vS2,ds
 
(a) 
vS1,gs
iS1
iLr
iS2
 
(b) 
vS1,gs
iLr
vpri
iS1
 
(c) 
vS1,gs
vC
iLr
 
(d) 
vS1,gs
iD1
iLr
iD2
 
(e) 
