#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 30 16:20:06 2024
# Process ID: 22508
# Current directory: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36224 D:\NEW\TYUT\FPGA\Code\1_Learning\PL\3_GoldDivision\uart_ram_tft\uart_ram_tft.xpr
# Log file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/vivado.log
# Journal file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.xpr
INFO: [Project 1-313] Project file moved from 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/test/uart_ram_tft' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/CrazyBird.coe', nor could it be found using path 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/CrazyBird.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/CrazyBird.coe', nor could it be found using path 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/test/CrazyBird.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 798.910 ; gain = 152.891
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7z015clg485-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Load_Init_File {false} CONFIG.Coe_File {no_coe_file_loaded}] [get_ips RAM_DISPLAY]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Coe_File' from 'no_coe_file_loaded' to 'no_coe_file_loaded' has been ignored for IP 'RAM_DISPLAY'
generate_target all [get_files  D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM_DISPLAY'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM_DISPLAY'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM_DISPLAY'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM_DISPLAY'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM_DISPLAY'...
catch { config_ip_cache -export [get_ips -all RAM_DISPLAY] }
export_ip_user_files -of_objects [get_files D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci]
launch_runs -jobs 8 RAM_DISPLAY_synth_1
[Sat Mar 30 16:20:52 2024] Launched RAM_DISPLAY_synth_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.runs/RAM_DISPLAY_synth_1/runme.log
export_simulation -of_objects [get_files D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci] -directory D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/Vivado/Vivado_library} {questa=D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Mar 30 16:21:22 2024] Launched RAM_DISPLAY_synth_1, synth_1...
Run output will be captured here:
RAM_DISPLAY_synth_1: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.runs/RAM_DISPLAY_synth_1/runme.log
synth_1: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.runs/synth_1/runme.log
[Sat Mar 30 16:21:22 2024] Launched impl_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Mar 30 16:24:59 2024] Launched synth_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Load_Init_File {false} CONFIG.Coe_File {no_coe_file_loaded}] [get_ips RAM_DISPLAY]
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Mar 30 16:25:39 2024] Launched synth_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 30 16:25:54 2024...
