<stg><name>kernel0_x0</name>


<trans_list>

<trans id="1626" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1627" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1629" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1654" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1693" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64">
<![CDATA[
.split:1 %C_c1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="C_c1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64">
<![CDATA[
.split:2 %C_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="C_c"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="512" op_0_bw="64">
<![CDATA[
.split:5 %fifo_A_A_IO_L3_in_serialize_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L3_in_serialize_x0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="512" op_0_bw="64">
<![CDATA[
.split:8 %fifo_B_B_IO_L3_in_serialize_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L3_in_serialize_x0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="128" op_0_bw="64">
<![CDATA[
.split:11 %fifo_C_drain_C_drain_IO_L3_out_serialize_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L3_out_serialize_x0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="512" op_0_bw="64">
<![CDATA[
.split:14 %fifo_A_A_IO_L2_in_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_0_x0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="512" op_0_bw="64">
<![CDATA[
.split:18 %fifo_A_A_IO_L2_in_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_1_x0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="512" op_0_bw="64">
<![CDATA[
.split:22 %fifo_A_A_IO_L2_in_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_2_x0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="512" op_0_bw="64">
<![CDATA[
.split:26 %fifo_A_A_IO_L2_in_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="512" op_0_bw="64">
<![CDATA[
.split:30 %fifo_A_A_IO_L2_in_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_4_x0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="512" op_0_bw="64">
<![CDATA[
.split:34 %fifo_A_A_IO_L2_in_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_5_x0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="512" op_0_bw="64">
<![CDATA[
.split:38 %fifo_A_A_IO_L2_in_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_6_x0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="512" op_0_bw="64">
<![CDATA[
.split:42 %fifo_A_A_IO_L2_in_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_7_x0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="512" op_0_bw="64">
<![CDATA[
.split:46 %fifo_B_B_IO_L2_in_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_0_x0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="512" op_0_bw="64">
<![CDATA[
.split:50 %fifo_B_B_IO_L2_in_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_1_x0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="512" op_0_bw="64">
<![CDATA[
.split:54 %fifo_B_B_IO_L2_in_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_2_x0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="512" op_0_bw="64">
<![CDATA[
.split:58 %fifo_B_B_IO_L2_in_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_3_x0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="512" op_0_bw="64">
<![CDATA[
.split:62 %fifo_B_B_IO_L2_in_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_4_x0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="512" op_0_bw="64">
<![CDATA[
.split:66 %fifo_B_B_IO_L2_in_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_5_x0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="512" op_0_bw="64">
<![CDATA[
.split:70 %fifo_B_B_IO_L2_in_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_6_x0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="512" op_0_bw="64">
<![CDATA[
.split:74 %fifo_B_B_IO_L2_in_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_7_x0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="512" op_0_bw="64">
<![CDATA[
.split:78 %fifo_A_PE_0_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_0_x0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="512" op_0_bw="64">
<![CDATA[
.split:82 %fifo_A_PE_0_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_1_x0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="512" op_0_bw="64">
<![CDATA[
.split:86 %fifo_A_PE_0_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_2_x0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="512" op_0_bw="64">
<![CDATA[
.split:90 %fifo_A_PE_0_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_3_x0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="512" op_0_bw="64">
<![CDATA[
.split:94 %fifo_A_PE_0_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_4_x0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="512" op_0_bw="64">
<![CDATA[
.split:98 %fifo_A_PE_0_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_5_x0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="512" op_0_bw="64">
<![CDATA[
.split:102 %fifo_A_PE_0_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_6_x0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="512" op_0_bw="64">
<![CDATA[
.split:106 %fifo_A_PE_0_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_7_x0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="512" op_0_bw="64">
<![CDATA[
.split:110 %fifo_A_PE_0_8_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_8_x0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="512" op_0_bw="64">
<![CDATA[
.split:114 %fifo_A_PE_1_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_0_x0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="512" op_0_bw="64">
<![CDATA[
.split:118 %fifo_A_PE_1_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_1_x0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="512" op_0_bw="64">
<![CDATA[
.split:122 %fifo_A_PE_1_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_2_x0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="512" op_0_bw="64">
<![CDATA[
.split:126 %fifo_A_PE_1_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_3_x0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="512" op_0_bw="64">
<![CDATA[
.split:130 %fifo_A_PE_1_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_4_x0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="512" op_0_bw="64">
<![CDATA[
.split:134 %fifo_A_PE_1_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_5_x0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="512" op_0_bw="64">
<![CDATA[
.split:138 %fifo_A_PE_1_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_6_x0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="512" op_0_bw="64">
<![CDATA[
.split:142 %fifo_A_PE_1_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_7_x0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="512" op_0_bw="64">
<![CDATA[
.split:146 %fifo_A_PE_1_8_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_8_x0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="512" op_0_bw="64">
<![CDATA[
.split:150 %fifo_A_PE_2_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_0_x0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="512" op_0_bw="64">
<![CDATA[
.split:154 %fifo_A_PE_2_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_1_x0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="512" op_0_bw="64">
<![CDATA[
.split:158 %fifo_A_PE_2_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_2_x0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="512" op_0_bw="64">
<![CDATA[
.split:162 %fifo_A_PE_2_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_3_x0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="512" op_0_bw="64">
<![CDATA[
.split:166 %fifo_A_PE_2_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_4_x0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="512" op_0_bw="64">
<![CDATA[
.split:170 %fifo_A_PE_2_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_5_x0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="512" op_0_bw="64">
<![CDATA[
.split:174 %fifo_A_PE_2_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_6_x0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="512" op_0_bw="64">
<![CDATA[
.split:178 %fifo_A_PE_2_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_7_x0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="512" op_0_bw="64">
<![CDATA[
.split:182 %fifo_A_PE_2_8_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_8_x0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="512" op_0_bw="64">
<![CDATA[
.split:186 %fifo_A_PE_3_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_0_x0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="512" op_0_bw="64">
<![CDATA[
.split:190 %fifo_A_PE_3_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_1_x0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="512" op_0_bw="64">
<![CDATA[
.split:194 %fifo_A_PE_3_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_2_x0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="512" op_0_bw="64">
<![CDATA[
.split:198 %fifo_A_PE_3_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_3_x0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="512" op_0_bw="64">
<![CDATA[
.split:202 %fifo_A_PE_3_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_4_x0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="512" op_0_bw="64">
<![CDATA[
.split:206 %fifo_A_PE_3_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_5_x0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="512" op_0_bw="64">
<![CDATA[
.split:210 %fifo_A_PE_3_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_6_x0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="512" op_0_bw="64">
<![CDATA[
.split:214 %fifo_A_PE_3_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_7_x0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="512" op_0_bw="64">
<![CDATA[
.split:218 %fifo_A_PE_3_8_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_8_x0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="512" op_0_bw="64">
<![CDATA[
.split:222 %fifo_A_PE_4_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_0_x0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="512" op_0_bw="64">
<![CDATA[
.split:226 %fifo_A_PE_4_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_1_x0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="512" op_0_bw="64">
<![CDATA[
.split:230 %fifo_A_PE_4_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_2_x0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="512" op_0_bw="64">
<![CDATA[
.split:234 %fifo_A_PE_4_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_3_x0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="512" op_0_bw="64">
<![CDATA[
.split:238 %fifo_A_PE_4_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_4_x0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="512" op_0_bw="64">
<![CDATA[
.split:242 %fifo_A_PE_4_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_5_x0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="512" op_0_bw="64">
<![CDATA[
.split:246 %fifo_A_PE_4_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_6_x0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="512" op_0_bw="64">
<![CDATA[
.split:250 %fifo_A_PE_4_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_7_x0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="512" op_0_bw="64">
<![CDATA[
.split:254 %fifo_A_PE_4_8_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_8_x0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="512" op_0_bw="64">
<![CDATA[
.split:258 %fifo_A_PE_5_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_0_x0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="512" op_0_bw="64">
<![CDATA[
.split:262 %fifo_A_PE_5_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_1_x0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="512" op_0_bw="64">
<![CDATA[
.split:266 %fifo_A_PE_5_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_2_x0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="512" op_0_bw="64">
<![CDATA[
.split:270 %fifo_A_PE_5_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_3_x0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="512" op_0_bw="64">
<![CDATA[
.split:274 %fifo_A_PE_5_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_4_x0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="512" op_0_bw="64">
<![CDATA[
.split:278 %fifo_A_PE_5_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_5_x0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="512" op_0_bw="64">
<![CDATA[
.split:282 %fifo_A_PE_5_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_6_x0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="512" op_0_bw="64">
<![CDATA[
.split:286 %fifo_A_PE_5_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_7_x0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="512" op_0_bw="64">
<![CDATA[
.split:290 %fifo_A_PE_5_8_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_8_x0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="512" op_0_bw="64">
<![CDATA[
.split:294 %fifo_A_PE_6_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_0_x0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="512" op_0_bw="64">
<![CDATA[
.split:298 %fifo_A_PE_6_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_1_x0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="512" op_0_bw="64">
<![CDATA[
.split:302 %fifo_A_PE_6_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_2_x0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="512" op_0_bw="64">
<![CDATA[
.split:306 %fifo_A_PE_6_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_3_x0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="512" op_0_bw="64">
<![CDATA[
.split:310 %fifo_A_PE_6_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_4_x0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="512" op_0_bw="64">
<![CDATA[
.split:314 %fifo_A_PE_6_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_5_x0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="512" op_0_bw="64">
<![CDATA[
.split:318 %fifo_A_PE_6_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_6_x0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="512" op_0_bw="64">
<![CDATA[
.split:322 %fifo_A_PE_6_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_7_x0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="512" op_0_bw="64">
<![CDATA[
.split:326 %fifo_A_PE_6_8_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_8_x0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="512" op_0_bw="64">
<![CDATA[
.split:330 %fifo_A_PE_7_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_0_x0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="512" op_0_bw="64">
<![CDATA[
.split:334 %fifo_A_PE_7_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_1_x0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="512" op_0_bw="64">
<![CDATA[
.split:338 %fifo_A_PE_7_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_2_x0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="512" op_0_bw="64">
<![CDATA[
.split:342 %fifo_A_PE_7_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_3_x0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="512" op_0_bw="64">
<![CDATA[
.split:346 %fifo_A_PE_7_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_4_x0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="512" op_0_bw="64">
<![CDATA[
.split:350 %fifo_A_PE_7_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_5_x0"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="512" op_0_bw="64">
<![CDATA[
.split:354 %fifo_A_PE_7_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_6_x0"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="512" op_0_bw="64">
<![CDATA[
.split:358 %fifo_A_PE_7_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_7_x0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="512" op_0_bw="64">
<![CDATA[
.split:362 %fifo_A_PE_7_8_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_8_x0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="512" op_0_bw="64">
<![CDATA[
.split:366 %fifo_B_PE_0_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_0_x0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="512" op_0_bw="64">
<![CDATA[
.split:370 %fifo_B_PE_1_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_0_x0"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="512" op_0_bw="64">
<![CDATA[
.split:374 %fifo_B_PE_2_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_0_x0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="512" op_0_bw="64">
<![CDATA[
.split:378 %fifo_B_PE_3_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_0_x0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="512" op_0_bw="64">
<![CDATA[
.split:382 %fifo_B_PE_4_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_0_x0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="512" op_0_bw="64">
<![CDATA[
.split:386 %fifo_B_PE_5_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_0_x0"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="512" op_0_bw="64">
<![CDATA[
.split:390 %fifo_B_PE_6_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_0_x0"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="512" op_0_bw="64">
<![CDATA[
.split:394 %fifo_B_PE_7_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_0_x0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="512" op_0_bw="64">
<![CDATA[
.split:398 %fifo_B_PE_8_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_0_x0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="512" op_0_bw="64">
<![CDATA[
.split:402 %fifo_B_PE_0_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_1_x0"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="512" op_0_bw="64">
<![CDATA[
.split:406 %fifo_B_PE_1_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_1_x0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="512" op_0_bw="64">
<![CDATA[
.split:410 %fifo_B_PE_2_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_1_x0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="512" op_0_bw="64">
<![CDATA[
.split:414 %fifo_B_PE_3_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_1_x0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="512" op_0_bw="64">
<![CDATA[
.split:418 %fifo_B_PE_4_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_1_x0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="512" op_0_bw="64">
<![CDATA[
.split:422 %fifo_B_PE_5_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_1_x0"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="512" op_0_bw="64">
<![CDATA[
.split:426 %fifo_B_PE_6_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_1_x0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="512" op_0_bw="64">
<![CDATA[
.split:430 %fifo_B_PE_7_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_1_x0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="512" op_0_bw="64">
<![CDATA[
.split:434 %fifo_B_PE_8_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_1_x0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="512" op_0_bw="64">
<![CDATA[
.split:438 %fifo_B_PE_0_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_2_x0"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="512" op_0_bw="64">
<![CDATA[
.split:442 %fifo_B_PE_1_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_2_x0"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="512" op_0_bw="64">
<![CDATA[
.split:446 %fifo_B_PE_2_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_2_x0"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="512" op_0_bw="64">
<![CDATA[
.split:450 %fifo_B_PE_3_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_2_x0"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="512" op_0_bw="64">
<![CDATA[
.split:454 %fifo_B_PE_4_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_2_x0"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="512" op_0_bw="64">
<![CDATA[
.split:458 %fifo_B_PE_5_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_2_x0"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="512" op_0_bw="64">
<![CDATA[
.split:462 %fifo_B_PE_6_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_2_x0"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="512" op_0_bw="64">
<![CDATA[
.split:466 %fifo_B_PE_7_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_2_x0"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="512" op_0_bw="64">
<![CDATA[
.split:470 %fifo_B_PE_8_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_2_x0"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="512" op_0_bw="64">
<![CDATA[
.split:474 %fifo_B_PE_0_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_3_x0"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="512" op_0_bw="64">
<![CDATA[
.split:478 %fifo_B_PE_1_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_3_x0"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="512" op_0_bw="64">
<![CDATA[
.split:482 %fifo_B_PE_2_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_3_x0"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="512" op_0_bw="64">
<![CDATA[
.split:486 %fifo_B_PE_3_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_3_x0"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="512" op_0_bw="64">
<![CDATA[
.split:490 %fifo_B_PE_4_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_3_x0"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="512" op_0_bw="64">
<![CDATA[
.split:494 %fifo_B_PE_5_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_3_x0"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="512" op_0_bw="64">
<![CDATA[
.split:498 %fifo_B_PE_6_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_3_x0"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="512" op_0_bw="64">
<![CDATA[
.split:502 %fifo_B_PE_7_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_3_x0"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="512" op_0_bw="64">
<![CDATA[
.split:506 %fifo_B_PE_8_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_3_x0"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="512" op_0_bw="64">
<![CDATA[
.split:510 %fifo_B_PE_0_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_4_x0"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="512" op_0_bw="64">
<![CDATA[
.split:514 %fifo_B_PE_1_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_4_x0"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="512" op_0_bw="64">
<![CDATA[
.split:518 %fifo_B_PE_2_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_4_x0"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="512" op_0_bw="64">
<![CDATA[
.split:522 %fifo_B_PE_3_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_4_x0"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="512" op_0_bw="64">
<![CDATA[
.split:526 %fifo_B_PE_4_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_4_x0"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="512" op_0_bw="64">
<![CDATA[
.split:530 %fifo_B_PE_5_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_4_x0"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="512" op_0_bw="64">
<![CDATA[
.split:534 %fifo_B_PE_6_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_4_x0"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="512" op_0_bw="64">
<![CDATA[
.split:538 %fifo_B_PE_7_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_4_x0"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="512" op_0_bw="64">
<![CDATA[
.split:542 %fifo_B_PE_8_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_4_x0"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="512" op_0_bw="64">
<![CDATA[
.split:546 %fifo_B_PE_0_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_5_x0"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="512" op_0_bw="64">
<![CDATA[
.split:550 %fifo_B_PE_1_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_5_x0"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="512" op_0_bw="64">
<![CDATA[
.split:554 %fifo_B_PE_2_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_5_x0"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="512" op_0_bw="64">
<![CDATA[
.split:558 %fifo_B_PE_3_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_5_x0"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="512" op_0_bw="64">
<![CDATA[
.split:562 %fifo_B_PE_4_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_5_x0"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="512" op_0_bw="64">
<![CDATA[
.split:566 %fifo_B_PE_5_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_5_x0"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="512" op_0_bw="64">
<![CDATA[
.split:570 %fifo_B_PE_6_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_5_x0"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="512" op_0_bw="64">
<![CDATA[
.split:574 %fifo_B_PE_7_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_5_x0"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="512" op_0_bw="64">
<![CDATA[
.split:578 %fifo_B_PE_8_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_5_x0"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="512" op_0_bw="64">
<![CDATA[
.split:582 %fifo_B_PE_0_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_6_x0"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="512" op_0_bw="64">
<![CDATA[
.split:586 %fifo_B_PE_1_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_6_x0"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="512" op_0_bw="64">
<![CDATA[
.split:590 %fifo_B_PE_2_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_6_x0"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="512" op_0_bw="64">
<![CDATA[
.split:594 %fifo_B_PE_3_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_6_x0"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="512" op_0_bw="64">
<![CDATA[
.split:598 %fifo_B_PE_4_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_6_x0"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="512" op_0_bw="64">
<![CDATA[
.split:602 %fifo_B_PE_5_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_6_x0"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="512" op_0_bw="64">
<![CDATA[
.split:606 %fifo_B_PE_6_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_6_x0"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="512" op_0_bw="64">
<![CDATA[
.split:610 %fifo_B_PE_7_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_6_x0"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="512" op_0_bw="64">
<![CDATA[
.split:614 %fifo_B_PE_8_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_6_x0"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="512" op_0_bw="64">
<![CDATA[
.split:618 %fifo_B_PE_0_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_7_x0"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="512" op_0_bw="64">
<![CDATA[
.split:622 %fifo_B_PE_1_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_7_x0"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="512" op_0_bw="64">
<![CDATA[
.split:626 %fifo_B_PE_2_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_7_x0"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="512" op_0_bw="64">
<![CDATA[
.split:630 %fifo_B_PE_3_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_7_x0"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="512" op_0_bw="64">
<![CDATA[
.split:634 %fifo_B_PE_4_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_7_x0"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="512" op_0_bw="64">
<![CDATA[
.split:638 %fifo_B_PE_5_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_7_x0"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="512" op_0_bw="64">
<![CDATA[
.split:642 %fifo_B_PE_6_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_7_x0"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="512" op_0_bw="64">
<![CDATA[
.split:646 %fifo_B_PE_7_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_7_x0"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="512" op_0_bw="64">
<![CDATA[
.split:650 %fifo_B_PE_8_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_7_x0"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="64">
<![CDATA[
.split:654 %fifo_C_drain_PE_0_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_0_x0"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="64">
<![CDATA[
.split:658 %fifo_C_drain_PE_1_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_0_x0"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="64">
<![CDATA[
.split:662 %fifo_C_drain_PE_2_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_0_x0"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="64">
<![CDATA[
.split:666 %fifo_C_drain_PE_3_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_0_x0"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="64">
<![CDATA[
.split:670 %fifo_C_drain_PE_4_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_0_x0"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="64">
<![CDATA[
.split:674 %fifo_C_drain_PE_5_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_0_x0"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="64">
<![CDATA[
.split:678 %fifo_C_drain_PE_6_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_0_x0"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="64">
<![CDATA[
.split:682 %fifo_C_drain_PE_7_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_0_x0"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="64">
<![CDATA[
.split:686 %fifo_C_drain_PE_0_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_1_x0"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="64">
<![CDATA[
.split:690 %fifo_C_drain_PE_1_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_1_x0"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="64">
<![CDATA[
.split:694 %fifo_C_drain_PE_2_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_1_x0"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="64">
<![CDATA[
.split:698 %fifo_C_drain_PE_3_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_1_x0"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="64">
<![CDATA[
.split:702 %fifo_C_drain_PE_4_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_1_x0"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="64">
<![CDATA[
.split:706 %fifo_C_drain_PE_5_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_1_x0"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="64">
<![CDATA[
.split:710 %fifo_C_drain_PE_6_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_1_x0"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="64">
<![CDATA[
.split:714 %fifo_C_drain_PE_7_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_1_x0"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="64">
<![CDATA[
.split:718 %fifo_C_drain_PE_0_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_2_x0"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="64">
<![CDATA[
.split:722 %fifo_C_drain_PE_1_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_2_x0"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="64">
<![CDATA[
.split:726 %fifo_C_drain_PE_2_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_2_x0"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="64">
<![CDATA[
.split:730 %fifo_C_drain_PE_3_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_2_x0"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="64">
<![CDATA[
.split:734 %fifo_C_drain_PE_4_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_2_x0"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="64">
<![CDATA[
.split:738 %fifo_C_drain_PE_5_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_2_x0"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="64">
<![CDATA[
.split:742 %fifo_C_drain_PE_6_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_2_x0"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="64">
<![CDATA[
.split:746 %fifo_C_drain_PE_7_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_2_x0"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="64">
<![CDATA[
.split:750 %fifo_C_drain_PE_0_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_3_x0"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="64">
<![CDATA[
.split:754 %fifo_C_drain_PE_1_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_3_x0"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="64">
<![CDATA[
.split:758 %fifo_C_drain_PE_2_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_3_x0"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="64">
<![CDATA[
.split:762 %fifo_C_drain_PE_3_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_3_x0"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="64">
<![CDATA[
.split:766 %fifo_C_drain_PE_4_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_3_x0"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="64">
<![CDATA[
.split:770 %fifo_C_drain_PE_5_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_3_x0"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="64">
<![CDATA[
.split:774 %fifo_C_drain_PE_6_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_3_x0"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="64">
<![CDATA[
.split:778 %fifo_C_drain_PE_7_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_3_x0"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="64">
<![CDATA[
.split:782 %fifo_C_drain_PE_0_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_4_x0"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="64">
<![CDATA[
.split:786 %fifo_C_drain_PE_1_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_4_x0"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="64">
<![CDATA[
.split:790 %fifo_C_drain_PE_2_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_4_x0"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="64">
<![CDATA[
.split:794 %fifo_C_drain_PE_3_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_4_x0"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="64">
<![CDATA[
.split:798 %fifo_C_drain_PE_4_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_4_x0"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="64">
<![CDATA[
.split:802 %fifo_C_drain_PE_5_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_4_x0"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="64">
<![CDATA[
.split:806 %fifo_C_drain_PE_6_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_4_x0"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="64">
<![CDATA[
.split:810 %fifo_C_drain_PE_7_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_4_x0"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="64">
<![CDATA[
.split:814 %fifo_C_drain_PE_0_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_5_x0"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="64">
<![CDATA[
.split:818 %fifo_C_drain_PE_1_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_5_x0"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="64">
<![CDATA[
.split:822 %fifo_C_drain_PE_2_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_5_x0"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="64">
<![CDATA[
.split:826 %fifo_C_drain_PE_3_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_5_x0"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="64">
<![CDATA[
.split:830 %fifo_C_drain_PE_4_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_5_x0"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="64">
<![CDATA[
.split:834 %fifo_C_drain_PE_5_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_5_x0"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="64">
<![CDATA[
.split:838 %fifo_C_drain_PE_6_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_5_x0"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="64">
<![CDATA[
.split:842 %fifo_C_drain_PE_7_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_5_x0"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="64">
<![CDATA[
.split:846 %fifo_C_drain_PE_0_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_6_x0"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="64">
<![CDATA[
.split:850 %fifo_C_drain_PE_1_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_6_x0"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="64">
<![CDATA[
.split:854 %fifo_C_drain_PE_2_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_6_x0"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="64">
<![CDATA[
.split:858 %fifo_C_drain_PE_3_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_6_x0"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="64">
<![CDATA[
.split:862 %fifo_C_drain_PE_4_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_6_x0"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="64">
<![CDATA[
.split:866 %fifo_C_drain_PE_5_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_6_x0"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="64">
<![CDATA[
.split:870 %fifo_C_drain_PE_6_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_6_x0"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="64">
<![CDATA[
.split:874 %fifo_C_drain_PE_7_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_6_x0"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="64">
<![CDATA[
.split:878 %fifo_C_drain_PE_0_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_7_x0"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="64">
<![CDATA[
.split:882 %fifo_C_drain_PE_1_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_7_x0"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="64">
<![CDATA[
.split:886 %fifo_C_drain_PE_2_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_7_x0"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="64">
<![CDATA[
.split:890 %fifo_C_drain_PE_3_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_7_x0"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="64">
<![CDATA[
.split:894 %fifo_C_drain_PE_4_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_7_x0"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="64">
<![CDATA[
.split:898 %fifo_C_drain_PE_5_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_7_x0"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="64">
<![CDATA[
.split:902 %fifo_C_drain_PE_6_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_7_x0"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="64">
<![CDATA[
.split:906 %fifo_C_drain_PE_7_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_7_x0"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="128" op_0_bw="64">
<![CDATA[
.split:910 %fifo_C_drain_C_drain_IO_L1_out_0_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_0_x0"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="128" op_0_bw="64">
<![CDATA[
.split:914 %fifo_C_drain_C_drain_IO_L1_out_0_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_1_x0"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="128" op_0_bw="64">
<![CDATA[
.split:918 %fifo_C_drain_C_drain_IO_L1_out_0_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_2_x0"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="128" op_0_bw="64">
<![CDATA[
.split:922 %fifo_C_drain_C_drain_IO_L1_out_0_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_3_x0"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="128" op_0_bw="64">
<![CDATA[
.split:926 %fifo_C_drain_C_drain_IO_L1_out_0_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_4_x0"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="128" op_0_bw="64">
<![CDATA[
.split:930 %fifo_C_drain_C_drain_IO_L1_out_0_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_5_x0"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="128" op_0_bw="64">
<![CDATA[
.split:934 %fifo_C_drain_C_drain_IO_L1_out_0_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_6_x0"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="128" op_0_bw="64">
<![CDATA[
.split:938 %fifo_C_drain_C_drain_IO_L1_out_0_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_7_x0"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="128" op_0_bw="64">
<![CDATA[
.split:942 %fifo_C_drain_C_drain_IO_L1_out_1_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_0_x0"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="128" op_0_bw="64">
<![CDATA[
.split:946 %fifo_C_drain_C_drain_IO_L1_out_1_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_1_x0"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="128" op_0_bw="64">
<![CDATA[
.split:950 %fifo_C_drain_C_drain_IO_L1_out_1_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_2_x0"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="128" op_0_bw="64">
<![CDATA[
.split:954 %fifo_C_drain_C_drain_IO_L1_out_1_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_3_x0"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="128" op_0_bw="64">
<![CDATA[
.split:958 %fifo_C_drain_C_drain_IO_L1_out_1_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_4_x0"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="128" op_0_bw="64">
<![CDATA[
.split:962 %fifo_C_drain_C_drain_IO_L1_out_1_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_5_x0"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="128" op_0_bw="64">
<![CDATA[
.split:966 %fifo_C_drain_C_drain_IO_L1_out_1_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_6_x0"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="128" op_0_bw="64">
<![CDATA[
.split:970 %fifo_C_drain_C_drain_IO_L1_out_1_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_7_x0"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="128" op_0_bw="64">
<![CDATA[
.split:974 %fifo_C_drain_C_drain_IO_L1_out_2_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_0_x0"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="128" op_0_bw="64">
<![CDATA[
.split:978 %fifo_C_drain_C_drain_IO_L1_out_2_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_1_x0"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="128" op_0_bw="64">
<![CDATA[
.split:982 %fifo_C_drain_C_drain_IO_L1_out_2_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_2_x0"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="128" op_0_bw="64">
<![CDATA[
.split:986 %fifo_C_drain_C_drain_IO_L1_out_2_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_3_x0"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="128" op_0_bw="64">
<![CDATA[
.split:990 %fifo_C_drain_C_drain_IO_L1_out_2_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_4_x0"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="128" op_0_bw="64">
<![CDATA[
.split:994 %fifo_C_drain_C_drain_IO_L1_out_2_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_5_x0"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="128" op_0_bw="64">
<![CDATA[
.split:998 %fifo_C_drain_C_drain_IO_L1_out_2_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_6_x0"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="128" op_0_bw="64">
<![CDATA[
.split:1002 %fifo_C_drain_C_drain_IO_L1_out_2_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_7_x0"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="128" op_0_bw="64">
<![CDATA[
.split:1006 %fifo_C_drain_C_drain_IO_L1_out_3_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_0_x0"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="128" op_0_bw="64">
<![CDATA[
.split:1010 %fifo_C_drain_C_drain_IO_L1_out_3_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_1_x0"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="128" op_0_bw="64">
<![CDATA[
.split:1014 %fifo_C_drain_C_drain_IO_L1_out_3_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_2_x0"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="128" op_0_bw="64">
<![CDATA[
.split:1018 %fifo_C_drain_C_drain_IO_L1_out_3_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_3_x0"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="128" op_0_bw="64">
<![CDATA[
.split:1022 %fifo_C_drain_C_drain_IO_L1_out_3_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_4_x0"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="128" op_0_bw="64">
<![CDATA[
.split:1026 %fifo_C_drain_C_drain_IO_L1_out_3_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_5_x0"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="128" op_0_bw="64">
<![CDATA[
.split:1030 %fifo_C_drain_C_drain_IO_L1_out_3_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_6_x0"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="128" op_0_bw="64">
<![CDATA[
.split:1034 %fifo_C_drain_C_drain_IO_L1_out_3_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_7_x0"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="128" op_0_bw="64">
<![CDATA[
.split:1038 %fifo_C_drain_C_drain_IO_L1_out_4_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_0_x0"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="128" op_0_bw="64">
<![CDATA[
.split:1042 %fifo_C_drain_C_drain_IO_L1_out_4_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_1_x0"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="128" op_0_bw="64">
<![CDATA[
.split:1046 %fifo_C_drain_C_drain_IO_L1_out_4_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_2_x0"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="128" op_0_bw="64">
<![CDATA[
.split:1050 %fifo_C_drain_C_drain_IO_L1_out_4_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_3_x0"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="128" op_0_bw="64">
<![CDATA[
.split:1054 %fifo_C_drain_C_drain_IO_L1_out_4_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_4_x0"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="128" op_0_bw="64">
<![CDATA[
.split:1058 %fifo_C_drain_C_drain_IO_L1_out_4_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_5_x0"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="128" op_0_bw="64">
<![CDATA[
.split:1062 %fifo_C_drain_C_drain_IO_L1_out_4_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_6_x0"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="128" op_0_bw="64">
<![CDATA[
.split:1066 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_7_x0"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="128" op_0_bw="64">
<![CDATA[
.split:1070 %fifo_C_drain_C_drain_IO_L1_out_5_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_0_x0"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="128" op_0_bw="64">
<![CDATA[
.split:1074 %fifo_C_drain_C_drain_IO_L1_out_5_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_1_x0"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="128" op_0_bw="64">
<![CDATA[
.split:1078 %fifo_C_drain_C_drain_IO_L1_out_5_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_2_x0"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="128" op_0_bw="64">
<![CDATA[
.split:1082 %fifo_C_drain_C_drain_IO_L1_out_5_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_3_x0"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="128" op_0_bw="64">
<![CDATA[
.split:1086 %fifo_C_drain_C_drain_IO_L1_out_5_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_4_x0"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="128" op_0_bw="64">
<![CDATA[
.split:1090 %fifo_C_drain_C_drain_IO_L1_out_5_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_5_x0"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="128" op_0_bw="64">
<![CDATA[
.split:1094 %fifo_C_drain_C_drain_IO_L1_out_5_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_6_x0"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="128" op_0_bw="64">
<![CDATA[
.split:1098 %fifo_C_drain_C_drain_IO_L1_out_5_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_7_x0"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="128" op_0_bw="64">
<![CDATA[
.split:1102 %fifo_C_drain_C_drain_IO_L1_out_6_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_0_x0"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="128" op_0_bw="64">
<![CDATA[
.split:1106 %fifo_C_drain_C_drain_IO_L1_out_6_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_1_x0"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="128" op_0_bw="64">
<![CDATA[
.split:1110 %fifo_C_drain_C_drain_IO_L1_out_6_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_2_x0"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="128" op_0_bw="64">
<![CDATA[
.split:1114 %fifo_C_drain_C_drain_IO_L1_out_6_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_3_x0"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="128" op_0_bw="64">
<![CDATA[
.split:1118 %fifo_C_drain_C_drain_IO_L1_out_6_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_4_x0"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="128" op_0_bw="64">
<![CDATA[
.split:1122 %fifo_C_drain_C_drain_IO_L1_out_6_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_5_x0"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="128" op_0_bw="64">
<![CDATA[
.split:1126 %fifo_C_drain_C_drain_IO_L1_out_6_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_6_x0"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="128" op_0_bw="64">
<![CDATA[
.split:1130 %fifo_C_drain_C_drain_IO_L1_out_6_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_7_x0"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="128" op_0_bw="64">
<![CDATA[
.split:1134 %fifo_C_drain_C_drain_IO_L1_out_7_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_0_x0"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="128" op_0_bw="64">
<![CDATA[
.split:1138 %fifo_C_drain_C_drain_IO_L1_out_7_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_1_x0"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="128" op_0_bw="64">
<![CDATA[
.split:1142 %fifo_C_drain_C_drain_IO_L1_out_7_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_2_x0"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="128" op_0_bw="64">
<![CDATA[
.split:1146 %fifo_C_drain_C_drain_IO_L1_out_7_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_3_x0"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="128" op_0_bw="64">
<![CDATA[
.split:1150 %fifo_C_drain_C_drain_IO_L1_out_7_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_4_x0"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="128" op_0_bw="64">
<![CDATA[
.split:1154 %fifo_C_drain_C_drain_IO_L1_out_7_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_5_x0"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="128" op_0_bw="64">
<![CDATA[
.split:1158 %fifo_C_drain_C_drain_IO_L1_out_7_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_6_x0"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="128" op_0_bw="64">
<![CDATA[
.split:1162 %fifo_C_drain_C_drain_IO_L1_out_7_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_7_x0"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="128" op_0_bw="64">
<![CDATA[
.split:1166 %fifo_C_drain_C_drain_IO_L2_out_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_0_x0"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="128" op_0_bw="64">
<![CDATA[
.split:1170 %fifo_C_drain_C_drain_IO_L2_out_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_1_x0"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="128" op_0_bw="64">
<![CDATA[
.split:1174 %fifo_C_drain_C_drain_IO_L2_out_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_2_x0"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="128" op_0_bw="64">
<![CDATA[
.split:1178 %fifo_C_drain_C_drain_IO_L2_out_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_3_x0"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="128" op_0_bw="64">
<![CDATA[
.split:1182 %fifo_C_drain_C_drain_IO_L2_out_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_4_x0"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="128" op_0_bw="64">
<![CDATA[
.split:1186 %fifo_C_drain_C_drain_IO_L2_out_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_5_x0"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="128" op_0_bw="64">
<![CDATA[
.split:1190 %fifo_C_drain_C_drain_IO_L2_out_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_6_x0"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="128" op_0_bw="64">
<![CDATA[
.split:1194 %fifo_C_drain_C_drain_IO_L2_out_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_7_x0"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="119">
<![CDATA[
.split:1204 %call_ln18536 = call void @A_IO_L3_in_serialize_x0, i512 %fifo_A_A_IO_L3_in_serialize_x0, i119 %A

]]></Node>
<StgValue><ssdm name="call_ln18536"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="119">
<![CDATA[
.split:1214 %call_ln18621 = call void @B_IO_L3_in_serialize_x0, i512 %fifo_B_B_IO_L3_in_serialize_x0, i119 %B

]]></Node>
<StgValue><ssdm name="call_ln18621"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="376" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="119">
<![CDATA[
.split:1204 %call_ln18536 = call void @A_IO_L3_in_serialize_x0, i512 %fifo_A_A_IO_L3_in_serialize_x0, i119 %A

]]></Node>
<StgValue><ssdm name="call_ln18536"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="119">
<![CDATA[
.split:1214 %call_ln18621 = call void @B_IO_L3_in_serialize_x0, i512 %fifo_B_B_IO_L3_in_serialize_x0, i119 %B

]]></Node>
<StgValue><ssdm name="call_ln18621"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="378" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:1205 %call_ln18543 = call void @A_IO_L3_in_x0, i512 %fifo_A_A_IO_L3_in_serialize_x0, i512 %fifo_A_A_IO_L2_in_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18543"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:1215 %call_ln18628 = call void @B_IO_L3_in_x0, i512 %fifo_B_B_IO_L3_in_serialize_x0, i512 %fifo_B_B_IO_L2_in_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18628"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="380" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:1205 %call_ln18543 = call void @A_IO_L3_in_x0, i512 %fifo_A_A_IO_L3_in_serialize_x0, i512 %fifo_A_A_IO_L2_in_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18543"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:1215 %call_ln18628 = call void @B_IO_L3_in_x0, i512 %fifo_B_B_IO_L3_in_serialize_x0, i512 %fifo_B_B_IO_L2_in_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18628"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="382" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1206 %call_ln18550 = call void @A_IO_L2_in_0_x0, i512 %fifo_A_A_IO_L2_in_0_x0, i512 %fifo_A_A_IO_L2_in_1_x0, i512 %fifo_A_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18550"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1216 %call_ln18635 = call void @B_IO_L2_in_0_x0, i512 %fifo_B_B_IO_L2_in_0_x0, i512 %fifo_B_B_IO_L2_in_1_x0, i512 %fifo_B_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18635"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="384" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1206 %call_ln18550 = call void @A_IO_L2_in_0_x0, i512 %fifo_A_A_IO_L2_in_0_x0, i512 %fifo_A_A_IO_L2_in_1_x0, i512 %fifo_A_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18550"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1216 %call_ln18635 = call void @B_IO_L2_in_0_x0, i512 %fifo_B_B_IO_L2_in_0_x0, i512 %fifo_B_B_IO_L2_in_1_x0, i512 %fifo_B_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18635"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="386" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1207 %call_ln18559 = call void @A_IO_L2_in_1_x0, i512 %fifo_A_A_IO_L2_in_1_x0, i512 %fifo_A_A_IO_L2_in_2_x0, i512 %fifo_A_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18559"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1217 %call_ln18644 = call void @B_IO_L2_in_1_x0, i512 %fifo_B_B_IO_L2_in_1_x0, i512 %fifo_B_B_IO_L2_in_2_x0, i512 %fifo_B_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="call_ln18644"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1224 %call_ln18706 = call void @PE_wrapper_0_0_x0, i512 %fifo_A_PE_0_0_x0, i512 %fifo_A_PE_0_1_x0, i512 %fifo_B_PE_0_0_x0, i512 %fifo_B_PE_1_0_x0, i16 %fifo_C_drain_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18706"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="389" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1207 %call_ln18559 = call void @A_IO_L2_in_1_x0, i512 %fifo_A_A_IO_L2_in_1_x0, i512 %fifo_A_A_IO_L2_in_2_x0, i512 %fifo_A_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18559"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1217 %call_ln18644 = call void @B_IO_L2_in_1_x0, i512 %fifo_B_B_IO_L2_in_1_x0, i512 %fifo_B_B_IO_L2_in_2_x0, i512 %fifo_B_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="call_ln18644"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1224 %call_ln18706 = call void @PE_wrapper_0_0_x0, i512 %fifo_A_PE_0_0_x0, i512 %fifo_A_PE_0_1_x0, i512 %fifo_B_PE_0_0_x0, i512 %fifo_B_PE_1_0_x0, i16 %fifo_C_drain_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18706"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="392" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1208 %call_ln18568 = call void @A_IO_L2_in_2_x0, i512 %fifo_A_A_IO_L2_in_2_x0, i512 %fifo_A_A_IO_L2_in_3_x0, i512 %fifo_A_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18568"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1218 %call_ln18653 = call void @B_IO_L2_in_2_x0, i512 %fifo_B_B_IO_L2_in_2_x0, i512 %fifo_B_B_IO_L2_in_3_x0, i512 %fifo_B_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="call_ln18653"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1225 %call_ln18718 = call void @PE_wrapper_0_1_x0, i512 %fifo_A_PE_0_1_x0, i512 %fifo_A_PE_0_2_x0, i512 %fifo_B_PE_0_1_x0, i512 %fifo_B_PE_1_1_x0, i16 %fifo_C_drain_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="call_ln18718"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1232 %call_ln18802 = call void @PE_wrapper_1_0_x0, i512 %fifo_A_PE_1_0_x0, i512 %fifo_A_PE_1_1_x0, i512 %fifo_B_PE_1_0_x0, i512 %fifo_B_PE_2_0_x0, i16 %fifo_C_drain_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18802"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="396" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1208 %call_ln18568 = call void @A_IO_L2_in_2_x0, i512 %fifo_A_A_IO_L2_in_2_x0, i512 %fifo_A_A_IO_L2_in_3_x0, i512 %fifo_A_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18568"/></StgValue>
</operation>

<operation id="397" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1218 %call_ln18653 = call void @B_IO_L2_in_2_x0, i512 %fifo_B_B_IO_L2_in_2_x0, i512 %fifo_B_B_IO_L2_in_3_x0, i512 %fifo_B_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="call_ln18653"/></StgValue>
</operation>

<operation id="398" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1225 %call_ln18718 = call void @PE_wrapper_0_1_x0, i512 %fifo_A_PE_0_1_x0, i512 %fifo_A_PE_0_2_x0, i512 %fifo_B_PE_0_1_x0, i512 %fifo_B_PE_1_1_x0, i16 %fifo_C_drain_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="call_ln18718"/></StgValue>
</operation>

<operation id="399" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1232 %call_ln18802 = call void @PE_wrapper_1_0_x0, i512 %fifo_A_PE_1_0_x0, i512 %fifo_A_PE_1_1_x0, i512 %fifo_B_PE_1_0_x0, i512 %fifo_B_PE_2_0_x0, i16 %fifo_C_drain_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18802"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="400" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1209 %call_ln18577 = call void @A_IO_L2_in_3_x0, i512 %fifo_A_A_IO_L2_in_3_x0, i512 %fifo_A_A_IO_L2_in_4_x0, i512 %fifo_A_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18577"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1219 %call_ln18662 = call void @B_IO_L2_in_3_x0, i512 %fifo_B_B_IO_L2_in_3_x0, i512 %fifo_B_B_IO_L2_in_4_x0, i512 %fifo_B_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="call_ln18662"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1226 %call_ln18730 = call void @PE_wrapper_0_2_x0, i512 %fifo_A_PE_0_2_x0, i512 %fifo_A_PE_0_3_x0, i512 %fifo_B_PE_0_2_x0, i512 %fifo_B_PE_1_2_x0, i16 %fifo_C_drain_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="call_ln18730"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1233 %call_ln18814 = call void @PE_wrapper_1_1_x0, i512 %fifo_A_PE_1_1_x0, i512 %fifo_A_PE_1_2_x0, i512 %fifo_B_PE_1_1_x0, i512 %fifo_B_PE_2_1_x0, i16 %fifo_C_drain_PE_1_1_x0

]]></Node>
<StgValue><ssdm name="call_ln18814"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1240 %call_ln18898 = call void @PE_wrapper_2_0_x0, i512 %fifo_A_PE_2_0_x0, i512 %fifo_A_PE_2_1_x0, i512 %fifo_B_PE_2_0_x0, i512 %fifo_B_PE_3_0_x0, i16 %fifo_C_drain_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18898"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="405" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1209 %call_ln18577 = call void @A_IO_L2_in_3_x0, i512 %fifo_A_A_IO_L2_in_3_x0, i512 %fifo_A_A_IO_L2_in_4_x0, i512 %fifo_A_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18577"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1219 %call_ln18662 = call void @B_IO_L2_in_3_x0, i512 %fifo_B_B_IO_L2_in_3_x0, i512 %fifo_B_B_IO_L2_in_4_x0, i512 %fifo_B_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="call_ln18662"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1226 %call_ln18730 = call void @PE_wrapper_0_2_x0, i512 %fifo_A_PE_0_2_x0, i512 %fifo_A_PE_0_3_x0, i512 %fifo_B_PE_0_2_x0, i512 %fifo_B_PE_1_2_x0, i16 %fifo_C_drain_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="call_ln18730"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1233 %call_ln18814 = call void @PE_wrapper_1_1_x0, i512 %fifo_A_PE_1_1_x0, i512 %fifo_A_PE_1_2_x0, i512 %fifo_B_PE_1_1_x0, i512 %fifo_B_PE_2_1_x0, i16 %fifo_C_drain_PE_1_1_x0

]]></Node>
<StgValue><ssdm name="call_ln18814"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1240 %call_ln18898 = call void @PE_wrapper_2_0_x0, i512 %fifo_A_PE_2_0_x0, i512 %fifo_A_PE_2_1_x0, i512 %fifo_B_PE_2_0_x0, i512 %fifo_B_PE_3_0_x0, i16 %fifo_C_drain_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18898"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="410" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1210 %call_ln18586 = call void @A_IO_L2_in_4_x0, i512 %fifo_A_A_IO_L2_in_4_x0, i512 %fifo_A_A_IO_L2_in_5_x0, i512 %fifo_A_PE_4_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18586"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1220 %call_ln18671 = call void @B_IO_L2_in_4_x0, i512 %fifo_B_B_IO_L2_in_4_x0, i512 %fifo_B_B_IO_L2_in_5_x0, i512 %fifo_B_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="call_ln18671"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1227 %call_ln18742 = call void @PE_wrapper_0_3_x0, i512 %fifo_A_PE_0_3_x0, i512 %fifo_A_PE_0_4_x0, i512 %fifo_B_PE_0_3_x0, i512 %fifo_B_PE_1_3_x0, i16 %fifo_C_drain_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="call_ln18742"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1234 %call_ln18826 = call void @PE_wrapper_1_2_x0, i512 %fifo_A_PE_1_2_x0, i512 %fifo_A_PE_1_3_x0, i512 %fifo_B_PE_1_2_x0, i512 %fifo_B_PE_2_2_x0, i16 %fifo_C_drain_PE_1_2_x0

]]></Node>
<StgValue><ssdm name="call_ln18826"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1241 %call_ln18910 = call void @PE_wrapper_2_1_x0, i512 %fifo_A_PE_2_1_x0, i512 %fifo_A_PE_2_2_x0, i512 %fifo_B_PE_2_1_x0, i512 %fifo_B_PE_3_1_x0, i16 %fifo_C_drain_PE_2_1_x0

]]></Node>
<StgValue><ssdm name="call_ln18910"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1248 %call_ln18994 = call void @PE_wrapper_3_0_x0, i512 %fifo_A_PE_3_0_x0, i512 %fifo_A_PE_3_1_x0, i512 %fifo_B_PE_3_0_x0, i512 %fifo_B_PE_4_0_x0, i16 %fifo_C_drain_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18994"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="416" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1210 %call_ln18586 = call void @A_IO_L2_in_4_x0, i512 %fifo_A_A_IO_L2_in_4_x0, i512 %fifo_A_A_IO_L2_in_5_x0, i512 %fifo_A_PE_4_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18586"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1220 %call_ln18671 = call void @B_IO_L2_in_4_x0, i512 %fifo_B_B_IO_L2_in_4_x0, i512 %fifo_B_B_IO_L2_in_5_x0, i512 %fifo_B_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="call_ln18671"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1227 %call_ln18742 = call void @PE_wrapper_0_3_x0, i512 %fifo_A_PE_0_3_x0, i512 %fifo_A_PE_0_4_x0, i512 %fifo_B_PE_0_3_x0, i512 %fifo_B_PE_1_3_x0, i16 %fifo_C_drain_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="call_ln18742"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1234 %call_ln18826 = call void @PE_wrapper_1_2_x0, i512 %fifo_A_PE_1_2_x0, i512 %fifo_A_PE_1_3_x0, i512 %fifo_B_PE_1_2_x0, i512 %fifo_B_PE_2_2_x0, i16 %fifo_C_drain_PE_1_2_x0

]]></Node>
<StgValue><ssdm name="call_ln18826"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1241 %call_ln18910 = call void @PE_wrapper_2_1_x0, i512 %fifo_A_PE_2_1_x0, i512 %fifo_A_PE_2_2_x0, i512 %fifo_B_PE_2_1_x0, i512 %fifo_B_PE_3_1_x0, i16 %fifo_C_drain_PE_2_1_x0

]]></Node>
<StgValue><ssdm name="call_ln18910"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1248 %call_ln18994 = call void @PE_wrapper_3_0_x0, i512 %fifo_A_PE_3_0_x0, i512 %fifo_A_PE_3_1_x0, i512 %fifo_B_PE_3_0_x0, i512 %fifo_B_PE_4_0_x0, i16 %fifo_C_drain_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18994"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="422" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1211 %call_ln18595 = call void @A_IO_L2_in_5_x0, i512 %fifo_A_A_IO_L2_in_5_x0, i512 %fifo_A_A_IO_L2_in_6_x0, i512 %fifo_A_PE_5_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18595"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1221 %call_ln18680 = call void @B_IO_L2_in_5_x0, i512 %fifo_B_B_IO_L2_in_5_x0, i512 %fifo_B_B_IO_L2_in_6_x0, i512 %fifo_B_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="call_ln18680"/></StgValue>
</operation>

<operation id="424" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1228 %call_ln18754 = call void @PE_wrapper_0_4_x0, i512 %fifo_A_PE_0_4_x0, i512 %fifo_A_PE_0_5_x0, i512 %fifo_B_PE_0_4_x0, i512 %fifo_B_PE_1_4_x0, i16 %fifo_C_drain_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="call_ln18754"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1235 %call_ln18838 = call void @PE_wrapper_1_3_x0, i512 %fifo_A_PE_1_3_x0, i512 %fifo_A_PE_1_4_x0, i512 %fifo_B_PE_1_3_x0, i512 %fifo_B_PE_2_3_x0, i16 %fifo_C_drain_PE_1_3_x0

]]></Node>
<StgValue><ssdm name="call_ln18838"/></StgValue>
</operation>

<operation id="426" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1242 %call_ln18922 = call void @PE_wrapper_2_2_x0, i512 %fifo_A_PE_2_2_x0, i512 %fifo_A_PE_2_3_x0, i512 %fifo_B_PE_2_2_x0, i512 %fifo_B_PE_3_2_x0, i16 %fifo_C_drain_PE_2_2_x0

]]></Node>
<StgValue><ssdm name="call_ln18922"/></StgValue>
</operation>

<operation id="427" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1249 %call_ln19006 = call void @PE_wrapper_3_1_x0, i512 %fifo_A_PE_3_1_x0, i512 %fifo_A_PE_3_2_x0, i512 %fifo_B_PE_3_1_x0, i512 %fifo_B_PE_4_1_x0, i16 %fifo_C_drain_PE_3_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19006"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1256 %call_ln19090 = call void @PE_wrapper_4_0_x0, i512 %fifo_A_PE_4_0_x0, i512 %fifo_A_PE_4_1_x0, i512 %fifo_B_PE_4_0_x0, i512 %fifo_B_PE_5_0_x0, i16 %fifo_C_drain_PE_4_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19090"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="429" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1211 %call_ln18595 = call void @A_IO_L2_in_5_x0, i512 %fifo_A_A_IO_L2_in_5_x0, i512 %fifo_A_A_IO_L2_in_6_x0, i512 %fifo_A_PE_5_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18595"/></StgValue>
</operation>

<operation id="430" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1221 %call_ln18680 = call void @B_IO_L2_in_5_x0, i512 %fifo_B_B_IO_L2_in_5_x0, i512 %fifo_B_B_IO_L2_in_6_x0, i512 %fifo_B_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="call_ln18680"/></StgValue>
</operation>

<operation id="431" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1228 %call_ln18754 = call void @PE_wrapper_0_4_x0, i512 %fifo_A_PE_0_4_x0, i512 %fifo_A_PE_0_5_x0, i512 %fifo_B_PE_0_4_x0, i512 %fifo_B_PE_1_4_x0, i16 %fifo_C_drain_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="call_ln18754"/></StgValue>
</operation>

<operation id="432" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1235 %call_ln18838 = call void @PE_wrapper_1_3_x0, i512 %fifo_A_PE_1_3_x0, i512 %fifo_A_PE_1_4_x0, i512 %fifo_B_PE_1_3_x0, i512 %fifo_B_PE_2_3_x0, i16 %fifo_C_drain_PE_1_3_x0

]]></Node>
<StgValue><ssdm name="call_ln18838"/></StgValue>
</operation>

<operation id="433" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1242 %call_ln18922 = call void @PE_wrapper_2_2_x0, i512 %fifo_A_PE_2_2_x0, i512 %fifo_A_PE_2_3_x0, i512 %fifo_B_PE_2_2_x0, i512 %fifo_B_PE_3_2_x0, i16 %fifo_C_drain_PE_2_2_x0

]]></Node>
<StgValue><ssdm name="call_ln18922"/></StgValue>
</operation>

<operation id="434" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1249 %call_ln19006 = call void @PE_wrapper_3_1_x0, i512 %fifo_A_PE_3_1_x0, i512 %fifo_A_PE_3_2_x0, i512 %fifo_B_PE_3_1_x0, i512 %fifo_B_PE_4_1_x0, i16 %fifo_C_drain_PE_3_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19006"/></StgValue>
</operation>

<operation id="435" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1256 %call_ln19090 = call void @PE_wrapper_4_0_x0, i512 %fifo_A_PE_4_0_x0, i512 %fifo_A_PE_4_1_x0, i512 %fifo_B_PE_4_0_x0, i512 %fifo_B_PE_5_0_x0, i16 %fifo_C_drain_PE_4_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19090"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="436" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1212 %call_ln18604 = call void @A_IO_L2_in_6_x0, i512 %fifo_A_A_IO_L2_in_6_x0, i512 %fifo_A_A_IO_L2_in_7_x0, i512 %fifo_A_PE_6_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18604"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1222 %call_ln18689 = call void @B_IO_L2_in_6_x0, i512 %fifo_B_B_IO_L2_in_6_x0, i512 %fifo_B_B_IO_L2_in_7_x0, i512 %fifo_B_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="call_ln18689"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1229 %call_ln18766 = call void @PE_wrapper_0_5_x0, i512 %fifo_A_PE_0_5_x0, i512 %fifo_A_PE_0_6_x0, i512 %fifo_B_PE_0_5_x0, i512 %fifo_B_PE_1_5_x0, i16 %fifo_C_drain_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="call_ln18766"/></StgValue>
</operation>

<operation id="439" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1236 %call_ln18850 = call void @PE_wrapper_1_4_x0, i512 %fifo_A_PE_1_4_x0, i512 %fifo_A_PE_1_5_x0, i512 %fifo_B_PE_1_4_x0, i512 %fifo_B_PE_2_4_x0, i16 %fifo_C_drain_PE_1_4_x0

]]></Node>
<StgValue><ssdm name="call_ln18850"/></StgValue>
</operation>

<operation id="440" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1243 %call_ln18934 = call void @PE_wrapper_2_3_x0, i512 %fifo_A_PE_2_3_x0, i512 %fifo_A_PE_2_4_x0, i512 %fifo_B_PE_2_3_x0, i512 %fifo_B_PE_3_3_x0, i16 %fifo_C_drain_PE_2_3_x0

]]></Node>
<StgValue><ssdm name="call_ln18934"/></StgValue>
</operation>

<operation id="441" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1250 %call_ln19018 = call void @PE_wrapper_3_2_x0, i512 %fifo_A_PE_3_2_x0, i512 %fifo_A_PE_3_3_x0, i512 %fifo_B_PE_3_2_x0, i512 %fifo_B_PE_4_2_x0, i16 %fifo_C_drain_PE_3_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19018"/></StgValue>
</operation>

<operation id="442" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1257 %call_ln19102 = call void @PE_wrapper_4_1_x0, i512 %fifo_A_PE_4_1_x0, i512 %fifo_A_PE_4_2_x0, i512 %fifo_B_PE_4_1_x0, i512 %fifo_B_PE_5_1_x0, i16 %fifo_C_drain_PE_4_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19102"/></StgValue>
</operation>

<operation id="443" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1264 %call_ln19186 = call void @PE_wrapper_5_0_x0, i512 %fifo_A_PE_5_0_x0, i512 %fifo_A_PE_5_1_x0, i512 %fifo_B_PE_5_0_x0, i512 %fifo_B_PE_6_0_x0, i16 %fifo_C_drain_PE_5_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19186"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="444" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1212 %call_ln18604 = call void @A_IO_L2_in_6_x0, i512 %fifo_A_A_IO_L2_in_6_x0, i512 %fifo_A_A_IO_L2_in_7_x0, i512 %fifo_A_PE_6_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18604"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1222 %call_ln18689 = call void @B_IO_L2_in_6_x0, i512 %fifo_B_B_IO_L2_in_6_x0, i512 %fifo_B_B_IO_L2_in_7_x0, i512 %fifo_B_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="call_ln18689"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1229 %call_ln18766 = call void @PE_wrapper_0_5_x0, i512 %fifo_A_PE_0_5_x0, i512 %fifo_A_PE_0_6_x0, i512 %fifo_B_PE_0_5_x0, i512 %fifo_B_PE_1_5_x0, i16 %fifo_C_drain_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="call_ln18766"/></StgValue>
</operation>

<operation id="447" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1236 %call_ln18850 = call void @PE_wrapper_1_4_x0, i512 %fifo_A_PE_1_4_x0, i512 %fifo_A_PE_1_5_x0, i512 %fifo_B_PE_1_4_x0, i512 %fifo_B_PE_2_4_x0, i16 %fifo_C_drain_PE_1_4_x0

]]></Node>
<StgValue><ssdm name="call_ln18850"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1243 %call_ln18934 = call void @PE_wrapper_2_3_x0, i512 %fifo_A_PE_2_3_x0, i512 %fifo_A_PE_2_4_x0, i512 %fifo_B_PE_2_3_x0, i512 %fifo_B_PE_3_3_x0, i16 %fifo_C_drain_PE_2_3_x0

]]></Node>
<StgValue><ssdm name="call_ln18934"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1250 %call_ln19018 = call void @PE_wrapper_3_2_x0, i512 %fifo_A_PE_3_2_x0, i512 %fifo_A_PE_3_3_x0, i512 %fifo_B_PE_3_2_x0, i512 %fifo_B_PE_4_2_x0, i16 %fifo_C_drain_PE_3_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19018"/></StgValue>
</operation>

<operation id="450" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1257 %call_ln19102 = call void @PE_wrapper_4_1_x0, i512 %fifo_A_PE_4_1_x0, i512 %fifo_A_PE_4_2_x0, i512 %fifo_B_PE_4_1_x0, i512 %fifo_B_PE_5_1_x0, i16 %fifo_C_drain_PE_4_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19102"/></StgValue>
</operation>

<operation id="451" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1264 %call_ln19186 = call void @PE_wrapper_5_0_x0, i512 %fifo_A_PE_5_0_x0, i512 %fifo_A_PE_5_1_x0, i512 %fifo_B_PE_5_0_x0, i512 %fifo_B_PE_6_0_x0, i16 %fifo_C_drain_PE_5_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19186"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="452" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:1213 %call_ln18613 = call void @A_IO_L2_in_boundary_x0, i512 %fifo_A_A_IO_L2_in_7_x0, i512 %fifo_A_PE_7_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18613"/></StgValue>
</operation>

<operation id="453" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:1223 %call_ln18698 = call void @B_IO_L2_in_boundary_x0, i512 %fifo_B_B_IO_L2_in_7_x0, i512 %fifo_B_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="call_ln18698"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1230 %call_ln18778 = call void @PE_wrapper_0_6_x0, i512 %fifo_A_PE_0_6_x0, i512 %fifo_A_PE_0_7_x0, i512 %fifo_B_PE_0_6_x0, i512 %fifo_B_PE_1_6_x0, i16 %fifo_C_drain_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="call_ln18778"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1237 %call_ln18862 = call void @PE_wrapper_1_5_x0, i512 %fifo_A_PE_1_5_x0, i512 %fifo_A_PE_1_6_x0, i512 %fifo_B_PE_1_5_x0, i512 %fifo_B_PE_2_5_x0, i16 %fifo_C_drain_PE_1_5_x0

]]></Node>
<StgValue><ssdm name="call_ln18862"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1244 %call_ln18946 = call void @PE_wrapper_2_4_x0, i512 %fifo_A_PE_2_4_x0, i512 %fifo_A_PE_2_5_x0, i512 %fifo_B_PE_2_4_x0, i512 %fifo_B_PE_3_4_x0, i16 %fifo_C_drain_PE_2_4_x0

]]></Node>
<StgValue><ssdm name="call_ln18946"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1251 %call_ln19030 = call void @PE_wrapper_3_3_x0, i512 %fifo_A_PE_3_3_x0, i512 %fifo_A_PE_3_4_x0, i512 %fifo_B_PE_3_3_x0, i512 %fifo_B_PE_4_3_x0, i16 %fifo_C_drain_PE_3_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19030"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1258 %call_ln19114 = call void @PE_wrapper_4_2_x0, i512 %fifo_A_PE_4_2_x0, i512 %fifo_A_PE_4_3_x0, i512 %fifo_B_PE_4_2_x0, i512 %fifo_B_PE_5_2_x0, i16 %fifo_C_drain_PE_4_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19114"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1265 %call_ln19198 = call void @PE_wrapper_5_1_x0, i512 %fifo_A_PE_5_1_x0, i512 %fifo_A_PE_5_2_x0, i512 %fifo_B_PE_5_1_x0, i512 %fifo_B_PE_6_1_x0, i16 %fifo_C_drain_PE_5_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19198"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1272 %call_ln19282 = call void @PE_wrapper_6_0_x0, i512 %fifo_A_PE_6_0_x0, i512 %fifo_A_PE_6_1_x0, i512 %fifo_B_PE_6_0_x0, i512 %fifo_B_PE_7_0_x0, i16 %fifo_C_drain_PE_6_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19282"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="461" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:1213 %call_ln18613 = call void @A_IO_L2_in_boundary_x0, i512 %fifo_A_A_IO_L2_in_7_x0, i512 %fifo_A_PE_7_0_x0

]]></Node>
<StgValue><ssdm name="call_ln18613"/></StgValue>
</operation>

<operation id="462" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:1223 %call_ln18698 = call void @B_IO_L2_in_boundary_x0, i512 %fifo_B_B_IO_L2_in_7_x0, i512 %fifo_B_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="call_ln18698"/></StgValue>
</operation>

<operation id="463" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1230 %call_ln18778 = call void @PE_wrapper_0_6_x0, i512 %fifo_A_PE_0_6_x0, i512 %fifo_A_PE_0_7_x0, i512 %fifo_B_PE_0_6_x0, i512 %fifo_B_PE_1_6_x0, i16 %fifo_C_drain_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="call_ln18778"/></StgValue>
</operation>

<operation id="464" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1237 %call_ln18862 = call void @PE_wrapper_1_5_x0, i512 %fifo_A_PE_1_5_x0, i512 %fifo_A_PE_1_6_x0, i512 %fifo_B_PE_1_5_x0, i512 %fifo_B_PE_2_5_x0, i16 %fifo_C_drain_PE_1_5_x0

]]></Node>
<StgValue><ssdm name="call_ln18862"/></StgValue>
</operation>

<operation id="465" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1244 %call_ln18946 = call void @PE_wrapper_2_4_x0, i512 %fifo_A_PE_2_4_x0, i512 %fifo_A_PE_2_5_x0, i512 %fifo_B_PE_2_4_x0, i512 %fifo_B_PE_3_4_x0, i16 %fifo_C_drain_PE_2_4_x0

]]></Node>
<StgValue><ssdm name="call_ln18946"/></StgValue>
</operation>

<operation id="466" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1251 %call_ln19030 = call void @PE_wrapper_3_3_x0, i512 %fifo_A_PE_3_3_x0, i512 %fifo_A_PE_3_4_x0, i512 %fifo_B_PE_3_3_x0, i512 %fifo_B_PE_4_3_x0, i16 %fifo_C_drain_PE_3_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19030"/></StgValue>
</operation>

<operation id="467" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1258 %call_ln19114 = call void @PE_wrapper_4_2_x0, i512 %fifo_A_PE_4_2_x0, i512 %fifo_A_PE_4_3_x0, i512 %fifo_B_PE_4_2_x0, i512 %fifo_B_PE_5_2_x0, i16 %fifo_C_drain_PE_4_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19114"/></StgValue>
</operation>

<operation id="468" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1265 %call_ln19198 = call void @PE_wrapper_5_1_x0, i512 %fifo_A_PE_5_1_x0, i512 %fifo_A_PE_5_2_x0, i512 %fifo_B_PE_5_1_x0, i512 %fifo_B_PE_6_1_x0, i16 %fifo_C_drain_PE_5_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19198"/></StgValue>
</operation>

<operation id="469" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1272 %call_ln19282 = call void @PE_wrapper_6_0_x0, i512 %fifo_A_PE_6_0_x0, i512 %fifo_A_PE_6_1_x0, i512 %fifo_B_PE_6_0_x0, i512 %fifo_B_PE_7_0_x0, i16 %fifo_C_drain_PE_6_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19282"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="470" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1231 %call_ln18790 = call void @PE_wrapper_0_7_x0, i512 %fifo_A_PE_0_7_x0, i512 %fifo_A_PE_0_8_x0, i512 %fifo_B_PE_0_7_x0, i512 %fifo_B_PE_1_7_x0, i16 %fifo_C_drain_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="call_ln18790"/></StgValue>
</operation>

<operation id="471" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1238 %call_ln18874 = call void @PE_wrapper_1_6_x0, i512 %fifo_A_PE_1_6_x0, i512 %fifo_A_PE_1_7_x0, i512 %fifo_B_PE_1_6_x0, i512 %fifo_B_PE_2_6_x0, i16 %fifo_C_drain_PE_1_6_x0

]]></Node>
<StgValue><ssdm name="call_ln18874"/></StgValue>
</operation>

<operation id="472" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1245 %call_ln18958 = call void @PE_wrapper_2_5_x0, i512 %fifo_A_PE_2_5_x0, i512 %fifo_A_PE_2_6_x0, i512 %fifo_B_PE_2_5_x0, i512 %fifo_B_PE_3_5_x0, i16 %fifo_C_drain_PE_2_5_x0

]]></Node>
<StgValue><ssdm name="call_ln18958"/></StgValue>
</operation>

<operation id="473" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1252 %call_ln19042 = call void @PE_wrapper_3_4_x0, i512 %fifo_A_PE_3_4_x0, i512 %fifo_A_PE_3_5_x0, i512 %fifo_B_PE_3_4_x0, i512 %fifo_B_PE_4_4_x0, i16 %fifo_C_drain_PE_3_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19042"/></StgValue>
</operation>

<operation id="474" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1259 %call_ln19126 = call void @PE_wrapper_4_3_x0, i512 %fifo_A_PE_4_3_x0, i512 %fifo_A_PE_4_4_x0, i512 %fifo_B_PE_4_3_x0, i512 %fifo_B_PE_5_3_x0, i16 %fifo_C_drain_PE_4_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19126"/></StgValue>
</operation>

<operation id="475" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1266 %call_ln19210 = call void @PE_wrapper_5_2_x0, i512 %fifo_A_PE_5_2_x0, i512 %fifo_A_PE_5_3_x0, i512 %fifo_B_PE_5_2_x0, i512 %fifo_B_PE_6_2_x0, i16 %fifo_C_drain_PE_5_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19210"/></StgValue>
</operation>

<operation id="476" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1273 %call_ln19294 = call void @PE_wrapper_6_1_x0, i512 %fifo_A_PE_6_1_x0, i512 %fifo_A_PE_6_2_x0, i512 %fifo_B_PE_6_1_x0, i512 %fifo_B_PE_7_1_x0, i16 %fifo_C_drain_PE_6_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19294"/></StgValue>
</operation>

<operation id="477" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1280 %call_ln19378 = call void @PE_wrapper_7_0_x0, i512 %fifo_A_PE_7_0_x0, i512 %fifo_A_PE_7_1_x0, i512 %fifo_B_PE_7_0_x0, i512 %fifo_B_PE_8_0_x0, i16 %fifo_C_drain_PE_7_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19378"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="478" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1231 %call_ln18790 = call void @PE_wrapper_0_7_x0, i512 %fifo_A_PE_0_7_x0, i512 %fifo_A_PE_0_8_x0, i512 %fifo_B_PE_0_7_x0, i512 %fifo_B_PE_1_7_x0, i16 %fifo_C_drain_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="call_ln18790"/></StgValue>
</operation>

<operation id="479" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1238 %call_ln18874 = call void @PE_wrapper_1_6_x0, i512 %fifo_A_PE_1_6_x0, i512 %fifo_A_PE_1_7_x0, i512 %fifo_B_PE_1_6_x0, i512 %fifo_B_PE_2_6_x0, i16 %fifo_C_drain_PE_1_6_x0

]]></Node>
<StgValue><ssdm name="call_ln18874"/></StgValue>
</operation>

<operation id="480" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1245 %call_ln18958 = call void @PE_wrapper_2_5_x0, i512 %fifo_A_PE_2_5_x0, i512 %fifo_A_PE_2_6_x0, i512 %fifo_B_PE_2_5_x0, i512 %fifo_B_PE_3_5_x0, i16 %fifo_C_drain_PE_2_5_x0

]]></Node>
<StgValue><ssdm name="call_ln18958"/></StgValue>
</operation>

<operation id="481" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1252 %call_ln19042 = call void @PE_wrapper_3_4_x0, i512 %fifo_A_PE_3_4_x0, i512 %fifo_A_PE_3_5_x0, i512 %fifo_B_PE_3_4_x0, i512 %fifo_B_PE_4_4_x0, i16 %fifo_C_drain_PE_3_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19042"/></StgValue>
</operation>

<operation id="482" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1259 %call_ln19126 = call void @PE_wrapper_4_3_x0, i512 %fifo_A_PE_4_3_x0, i512 %fifo_A_PE_4_4_x0, i512 %fifo_B_PE_4_3_x0, i512 %fifo_B_PE_5_3_x0, i16 %fifo_C_drain_PE_4_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19126"/></StgValue>
</operation>

<operation id="483" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1266 %call_ln19210 = call void @PE_wrapper_5_2_x0, i512 %fifo_A_PE_5_2_x0, i512 %fifo_A_PE_5_3_x0, i512 %fifo_B_PE_5_2_x0, i512 %fifo_B_PE_6_2_x0, i16 %fifo_C_drain_PE_5_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19210"/></StgValue>
</operation>

<operation id="484" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1273 %call_ln19294 = call void @PE_wrapper_6_1_x0, i512 %fifo_A_PE_6_1_x0, i512 %fifo_A_PE_6_2_x0, i512 %fifo_B_PE_6_1_x0, i512 %fifo_B_PE_7_1_x0, i16 %fifo_C_drain_PE_6_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19294"/></StgValue>
</operation>

<operation id="485" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1280 %call_ln19378 = call void @PE_wrapper_7_0_x0, i512 %fifo_A_PE_7_0_x0, i512 %fifo_A_PE_7_1_x0, i512 %fifo_B_PE_7_0_x0, i512 %fifo_B_PE_8_0_x0, i16 %fifo_C_drain_PE_7_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19378"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="486" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1239 %call_ln18886 = call void @PE_wrapper_1_7_x0, i512 %fifo_A_PE_1_7_x0, i512 %fifo_A_PE_1_8_x0, i512 %fifo_B_PE_1_7_x0, i512 %fifo_B_PE_2_7_x0, i16 %fifo_C_drain_PE_1_7_x0

]]></Node>
<StgValue><ssdm name="call_ln18886"/></StgValue>
</operation>

<operation id="487" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1246 %call_ln18970 = call void @PE_wrapper_2_6_x0, i512 %fifo_A_PE_2_6_x0, i512 %fifo_A_PE_2_7_x0, i512 %fifo_B_PE_2_6_x0, i512 %fifo_B_PE_3_6_x0, i16 %fifo_C_drain_PE_2_6_x0

]]></Node>
<StgValue><ssdm name="call_ln18970"/></StgValue>
</operation>

<operation id="488" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1253 %call_ln19054 = call void @PE_wrapper_3_5_x0, i512 %fifo_A_PE_3_5_x0, i512 %fifo_A_PE_3_6_x0, i512 %fifo_B_PE_3_5_x0, i512 %fifo_B_PE_4_5_x0, i16 %fifo_C_drain_PE_3_5_x0

]]></Node>
<StgValue><ssdm name="call_ln19054"/></StgValue>
</operation>

<operation id="489" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1260 %call_ln19138 = call void @PE_wrapper_4_4_x0, i512 %fifo_A_PE_4_4_x0, i512 %fifo_A_PE_4_5_x0, i512 %fifo_B_PE_4_4_x0, i512 %fifo_B_PE_5_4_x0, i16 %fifo_C_drain_PE_4_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19138"/></StgValue>
</operation>

<operation id="490" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1267 %call_ln19222 = call void @PE_wrapper_5_3_x0, i512 %fifo_A_PE_5_3_x0, i512 %fifo_A_PE_5_4_x0, i512 %fifo_B_PE_5_3_x0, i512 %fifo_B_PE_6_3_x0, i16 %fifo_C_drain_PE_5_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19222"/></StgValue>
</operation>

<operation id="491" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1274 %call_ln19306 = call void @PE_wrapper_6_2_x0, i512 %fifo_A_PE_6_2_x0, i512 %fifo_A_PE_6_3_x0, i512 %fifo_B_PE_6_2_x0, i512 %fifo_B_PE_7_2_x0, i16 %fifo_C_drain_PE_6_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19306"/></StgValue>
</operation>

<operation id="492" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1281 %call_ln19390 = call void @PE_wrapper_7_1_x0, i512 %fifo_A_PE_7_1_x0, i512 %fifo_A_PE_7_2_x0, i512 %fifo_B_PE_7_1_x0, i512 %fifo_B_PE_8_1_x0, i16 %fifo_C_drain_PE_7_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19390"/></StgValue>
</operation>

<operation id="493" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1288 %call_ln19474 = call void @A_PE_dummy_in_0_x0, i512 %fifo_A_PE_0_8_x0

]]></Node>
<StgValue><ssdm name="call_ln19474"/></StgValue>
</operation>

<operation id="494" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1296 %call_ln19538 = call void @B_PE_dummy_in_0_x0, i512 %fifo_B_PE_8_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19538"/></StgValue>
</operation>

<operation id="495" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1304 %call_ln19602 = call void @C_drain_IO_L1_out_boundary_wrapper_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_7_x0, i16 %fifo_C_drain_PE_7_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19602"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="496" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1239 %call_ln18886 = call void @PE_wrapper_1_7_x0, i512 %fifo_A_PE_1_7_x0, i512 %fifo_A_PE_1_8_x0, i512 %fifo_B_PE_1_7_x0, i512 %fifo_B_PE_2_7_x0, i16 %fifo_C_drain_PE_1_7_x0

]]></Node>
<StgValue><ssdm name="call_ln18886"/></StgValue>
</operation>

<operation id="497" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1246 %call_ln18970 = call void @PE_wrapper_2_6_x0, i512 %fifo_A_PE_2_6_x0, i512 %fifo_A_PE_2_7_x0, i512 %fifo_B_PE_2_6_x0, i512 %fifo_B_PE_3_6_x0, i16 %fifo_C_drain_PE_2_6_x0

]]></Node>
<StgValue><ssdm name="call_ln18970"/></StgValue>
</operation>

<operation id="498" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1253 %call_ln19054 = call void @PE_wrapper_3_5_x0, i512 %fifo_A_PE_3_5_x0, i512 %fifo_A_PE_3_6_x0, i512 %fifo_B_PE_3_5_x0, i512 %fifo_B_PE_4_5_x0, i16 %fifo_C_drain_PE_3_5_x0

]]></Node>
<StgValue><ssdm name="call_ln19054"/></StgValue>
</operation>

<operation id="499" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1260 %call_ln19138 = call void @PE_wrapper_4_4_x0, i512 %fifo_A_PE_4_4_x0, i512 %fifo_A_PE_4_5_x0, i512 %fifo_B_PE_4_4_x0, i512 %fifo_B_PE_5_4_x0, i16 %fifo_C_drain_PE_4_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19138"/></StgValue>
</operation>

<operation id="500" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1267 %call_ln19222 = call void @PE_wrapper_5_3_x0, i512 %fifo_A_PE_5_3_x0, i512 %fifo_A_PE_5_4_x0, i512 %fifo_B_PE_5_3_x0, i512 %fifo_B_PE_6_3_x0, i16 %fifo_C_drain_PE_5_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19222"/></StgValue>
</operation>

<operation id="501" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1274 %call_ln19306 = call void @PE_wrapper_6_2_x0, i512 %fifo_A_PE_6_2_x0, i512 %fifo_A_PE_6_3_x0, i512 %fifo_B_PE_6_2_x0, i512 %fifo_B_PE_7_2_x0, i16 %fifo_C_drain_PE_6_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19306"/></StgValue>
</operation>

<operation id="502" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1281 %call_ln19390 = call void @PE_wrapper_7_1_x0, i512 %fifo_A_PE_7_1_x0, i512 %fifo_A_PE_7_2_x0, i512 %fifo_B_PE_7_1_x0, i512 %fifo_B_PE_8_1_x0, i16 %fifo_C_drain_PE_7_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19390"/></StgValue>
</operation>

<operation id="503" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1288 %call_ln19474 = call void @A_PE_dummy_in_0_x0, i512 %fifo_A_PE_0_8_x0

]]></Node>
<StgValue><ssdm name="call_ln19474"/></StgValue>
</operation>

<operation id="504" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1296 %call_ln19538 = call void @B_PE_dummy_in_0_x0, i512 %fifo_B_PE_8_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19538"/></StgValue>
</operation>

<operation id="505" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1304 %call_ln19602 = call void @C_drain_IO_L1_out_boundary_wrapper_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_7_x0, i16 %fifo_C_drain_PE_7_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19602"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="506" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1247 %call_ln18982 = call void @PE_wrapper_2_7_x0, i512 %fifo_A_PE_2_7_x0, i512 %fifo_A_PE_2_8_x0, i512 %fifo_B_PE_2_7_x0, i512 %fifo_B_PE_3_7_x0, i16 %fifo_C_drain_PE_2_7_x0

]]></Node>
<StgValue><ssdm name="call_ln18982"/></StgValue>
</operation>

<operation id="507" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1254 %call_ln19066 = call void @PE_wrapper_3_6_x0, i512 %fifo_A_PE_3_6_x0, i512 %fifo_A_PE_3_7_x0, i512 %fifo_B_PE_3_6_x0, i512 %fifo_B_PE_4_6_x0, i16 %fifo_C_drain_PE_3_6_x0

]]></Node>
<StgValue><ssdm name="call_ln19066"/></StgValue>
</operation>

<operation id="508" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1261 %call_ln19150 = call void @PE_wrapper_4_5_x0, i512 %fifo_A_PE_4_5_x0, i512 %fifo_A_PE_4_6_x0, i512 %fifo_B_PE_4_5_x0, i512 %fifo_B_PE_5_5_x0, i16 %fifo_C_drain_PE_4_5_x0

]]></Node>
<StgValue><ssdm name="call_ln19150"/></StgValue>
</operation>

<operation id="509" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1268 %call_ln19234 = call void @PE_wrapper_5_4_x0, i512 %fifo_A_PE_5_4_x0, i512 %fifo_A_PE_5_5_x0, i512 %fifo_B_PE_5_4_x0, i512 %fifo_B_PE_6_4_x0, i16 %fifo_C_drain_PE_5_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19234"/></StgValue>
</operation>

<operation id="510" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1275 %call_ln19318 = call void @PE_wrapper_6_3_x0, i512 %fifo_A_PE_6_3_x0, i512 %fifo_A_PE_6_4_x0, i512 %fifo_B_PE_6_3_x0, i512 %fifo_B_PE_7_3_x0, i16 %fifo_C_drain_PE_6_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19318"/></StgValue>
</operation>

<operation id="511" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1282 %call_ln19402 = call void @PE_wrapper_7_2_x0, i512 %fifo_A_PE_7_2_x0, i512 %fifo_A_PE_7_3_x0, i512 %fifo_B_PE_7_2_x0, i512 %fifo_B_PE_8_2_x0, i16 %fifo_C_drain_PE_7_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19402"/></StgValue>
</operation>

<operation id="512" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1289 %call_ln19482 = call void @A_PE_dummy_in_1_x0, i512 %fifo_A_PE_1_8_x0

]]></Node>
<StgValue><ssdm name="call_ln19482"/></StgValue>
</operation>

<operation id="513" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1297 %call_ln19546 = call void @B_PE_dummy_in_1_x0, i512 %fifo_B_PE_8_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19546"/></StgValue>
</operation>

<operation id="514" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1305 %call_ln19611 = call void @C_drain_IO_L1_out_wrapper_0_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_6_x0, i16 %fifo_C_drain_PE_6_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19611"/></StgValue>
</operation>

<operation id="515" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1312 %call_ln19681 = call void @C_drain_IO_L1_out_boundary_wrapper_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_7_x0, i16 %fifo_C_drain_PE_7_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19681"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="516" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1247 %call_ln18982 = call void @PE_wrapper_2_7_x0, i512 %fifo_A_PE_2_7_x0, i512 %fifo_A_PE_2_8_x0, i512 %fifo_B_PE_2_7_x0, i512 %fifo_B_PE_3_7_x0, i16 %fifo_C_drain_PE_2_7_x0

]]></Node>
<StgValue><ssdm name="call_ln18982"/></StgValue>
</operation>

<operation id="517" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1254 %call_ln19066 = call void @PE_wrapper_3_6_x0, i512 %fifo_A_PE_3_6_x0, i512 %fifo_A_PE_3_7_x0, i512 %fifo_B_PE_3_6_x0, i512 %fifo_B_PE_4_6_x0, i16 %fifo_C_drain_PE_3_6_x0

]]></Node>
<StgValue><ssdm name="call_ln19066"/></StgValue>
</operation>

<operation id="518" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1261 %call_ln19150 = call void @PE_wrapper_4_5_x0, i512 %fifo_A_PE_4_5_x0, i512 %fifo_A_PE_4_6_x0, i512 %fifo_B_PE_4_5_x0, i512 %fifo_B_PE_5_5_x0, i16 %fifo_C_drain_PE_4_5_x0

]]></Node>
<StgValue><ssdm name="call_ln19150"/></StgValue>
</operation>

<operation id="519" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1268 %call_ln19234 = call void @PE_wrapper_5_4_x0, i512 %fifo_A_PE_5_4_x0, i512 %fifo_A_PE_5_5_x0, i512 %fifo_B_PE_5_4_x0, i512 %fifo_B_PE_6_4_x0, i16 %fifo_C_drain_PE_5_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19234"/></StgValue>
</operation>

<operation id="520" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1275 %call_ln19318 = call void @PE_wrapper_6_3_x0, i512 %fifo_A_PE_6_3_x0, i512 %fifo_A_PE_6_4_x0, i512 %fifo_B_PE_6_3_x0, i512 %fifo_B_PE_7_3_x0, i16 %fifo_C_drain_PE_6_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19318"/></StgValue>
</operation>

<operation id="521" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1282 %call_ln19402 = call void @PE_wrapper_7_2_x0, i512 %fifo_A_PE_7_2_x0, i512 %fifo_A_PE_7_3_x0, i512 %fifo_B_PE_7_2_x0, i512 %fifo_B_PE_8_2_x0, i16 %fifo_C_drain_PE_7_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19402"/></StgValue>
</operation>

<operation id="522" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1289 %call_ln19482 = call void @A_PE_dummy_in_1_x0, i512 %fifo_A_PE_1_8_x0

]]></Node>
<StgValue><ssdm name="call_ln19482"/></StgValue>
</operation>

<operation id="523" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1297 %call_ln19546 = call void @B_PE_dummy_in_1_x0, i512 %fifo_B_PE_8_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19546"/></StgValue>
</operation>

<operation id="524" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1305 %call_ln19611 = call void @C_drain_IO_L1_out_wrapper_0_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_6_x0, i16 %fifo_C_drain_PE_6_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19611"/></StgValue>
</operation>

<operation id="525" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1312 %call_ln19681 = call void @C_drain_IO_L1_out_boundary_wrapper_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_7_x0, i16 %fifo_C_drain_PE_7_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19681"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="526" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1255 %call_ln19078 = call void @PE_wrapper_3_7_x0, i512 %fifo_A_PE_3_7_x0, i512 %fifo_A_PE_3_8_x0, i512 %fifo_B_PE_3_7_x0, i512 %fifo_B_PE_4_7_x0, i16 %fifo_C_drain_PE_3_7_x0

]]></Node>
<StgValue><ssdm name="call_ln19078"/></StgValue>
</operation>

<operation id="527" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1262 %call_ln19162 = call void @PE_wrapper_4_6_x0, i512 %fifo_A_PE_4_6_x0, i512 %fifo_A_PE_4_7_x0, i512 %fifo_B_PE_4_6_x0, i512 %fifo_B_PE_5_6_x0, i16 %fifo_C_drain_PE_4_6_x0

]]></Node>
<StgValue><ssdm name="call_ln19162"/></StgValue>
</operation>

<operation id="528" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1269 %call_ln19246 = call void @PE_wrapper_5_5_x0, i512 %fifo_A_PE_5_5_x0, i512 %fifo_A_PE_5_6_x0, i512 %fifo_B_PE_5_5_x0, i512 %fifo_B_PE_6_5_x0, i16 %fifo_C_drain_PE_5_5_x0

]]></Node>
<StgValue><ssdm name="call_ln19246"/></StgValue>
</operation>

<operation id="529" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1276 %call_ln19330 = call void @PE_wrapper_6_4_x0, i512 %fifo_A_PE_6_4_x0, i512 %fifo_A_PE_6_5_x0, i512 %fifo_B_PE_6_4_x0, i512 %fifo_B_PE_7_4_x0, i16 %fifo_C_drain_PE_6_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19330"/></StgValue>
</operation>

<operation id="530" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1283 %call_ln19414 = call void @PE_wrapper_7_3_x0, i512 %fifo_A_PE_7_3_x0, i512 %fifo_A_PE_7_4_x0, i512 %fifo_B_PE_7_3_x0, i512 %fifo_B_PE_8_3_x0, i16 %fifo_C_drain_PE_7_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19414"/></StgValue>
</operation>

<operation id="531" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1290 %call_ln19490 = call void @A_PE_dummy_in_2_x0, i512 %fifo_A_PE_2_8_x0

]]></Node>
<StgValue><ssdm name="call_ln19490"/></StgValue>
</operation>

<operation id="532" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1298 %call_ln19554 = call void @B_PE_dummy_in_2_x0, i512 %fifo_B_PE_8_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19554"/></StgValue>
</operation>

<operation id="533" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1306 %call_ln19621 = call void @C_drain_IO_L1_out_wrapper_0_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_5_x0, i16 %fifo_C_drain_PE_5_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19621"/></StgValue>
</operation>

<operation id="534" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1313 %call_ln19690 = call void @C_drain_IO_L1_out_wrapper_1_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_6_x0, i16 %fifo_C_drain_PE_6_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19690"/></StgValue>
</operation>

<operation id="535" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1320 %call_ln19760 = call void @C_drain_IO_L1_out_boundary_wrapper_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_7_x0, i16 %fifo_C_drain_PE_7_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19760"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="536" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1255 %call_ln19078 = call void @PE_wrapper_3_7_x0, i512 %fifo_A_PE_3_7_x0, i512 %fifo_A_PE_3_8_x0, i512 %fifo_B_PE_3_7_x0, i512 %fifo_B_PE_4_7_x0, i16 %fifo_C_drain_PE_3_7_x0

]]></Node>
<StgValue><ssdm name="call_ln19078"/></StgValue>
</operation>

<operation id="537" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1262 %call_ln19162 = call void @PE_wrapper_4_6_x0, i512 %fifo_A_PE_4_6_x0, i512 %fifo_A_PE_4_7_x0, i512 %fifo_B_PE_4_6_x0, i512 %fifo_B_PE_5_6_x0, i16 %fifo_C_drain_PE_4_6_x0

]]></Node>
<StgValue><ssdm name="call_ln19162"/></StgValue>
</operation>

<operation id="538" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1269 %call_ln19246 = call void @PE_wrapper_5_5_x0, i512 %fifo_A_PE_5_5_x0, i512 %fifo_A_PE_5_6_x0, i512 %fifo_B_PE_5_5_x0, i512 %fifo_B_PE_6_5_x0, i16 %fifo_C_drain_PE_5_5_x0

]]></Node>
<StgValue><ssdm name="call_ln19246"/></StgValue>
</operation>

<operation id="539" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1276 %call_ln19330 = call void @PE_wrapper_6_4_x0, i512 %fifo_A_PE_6_4_x0, i512 %fifo_A_PE_6_5_x0, i512 %fifo_B_PE_6_4_x0, i512 %fifo_B_PE_7_4_x0, i16 %fifo_C_drain_PE_6_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19330"/></StgValue>
</operation>

<operation id="540" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1283 %call_ln19414 = call void @PE_wrapper_7_3_x0, i512 %fifo_A_PE_7_3_x0, i512 %fifo_A_PE_7_4_x0, i512 %fifo_B_PE_7_3_x0, i512 %fifo_B_PE_8_3_x0, i16 %fifo_C_drain_PE_7_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19414"/></StgValue>
</operation>

<operation id="541" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1290 %call_ln19490 = call void @A_PE_dummy_in_2_x0, i512 %fifo_A_PE_2_8_x0

]]></Node>
<StgValue><ssdm name="call_ln19490"/></StgValue>
</operation>

<operation id="542" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1298 %call_ln19554 = call void @B_PE_dummy_in_2_x0, i512 %fifo_B_PE_8_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19554"/></StgValue>
</operation>

<operation id="543" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1306 %call_ln19621 = call void @C_drain_IO_L1_out_wrapper_0_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_5_x0, i16 %fifo_C_drain_PE_5_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19621"/></StgValue>
</operation>

<operation id="544" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1313 %call_ln19690 = call void @C_drain_IO_L1_out_wrapper_1_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_6_x0, i16 %fifo_C_drain_PE_6_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19690"/></StgValue>
</operation>

<operation id="545" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1320 %call_ln19760 = call void @C_drain_IO_L1_out_boundary_wrapper_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_7_x0, i16 %fifo_C_drain_PE_7_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19760"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="546" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1263 %call_ln19174 = call void @PE_wrapper_4_7_x0, i512 %fifo_A_PE_4_7_x0, i512 %fifo_A_PE_4_8_x0, i512 %fifo_B_PE_4_7_x0, i512 %fifo_B_PE_5_7_x0, i16 %fifo_C_drain_PE_4_7_x0

]]></Node>
<StgValue><ssdm name="call_ln19174"/></StgValue>
</operation>

<operation id="547" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1270 %call_ln19258 = call void @PE_wrapper_5_6_x0, i512 %fifo_A_PE_5_6_x0, i512 %fifo_A_PE_5_7_x0, i512 %fifo_B_PE_5_6_x0, i512 %fifo_B_PE_6_6_x0, i16 %fifo_C_drain_PE_5_6_x0

]]></Node>
<StgValue><ssdm name="call_ln19258"/></StgValue>
</operation>

<operation id="548" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1277 %call_ln19342 = call void @PE_wrapper_6_5_x0, i512 %fifo_A_PE_6_5_x0, i512 %fifo_A_PE_6_6_x0, i512 %fifo_B_PE_6_5_x0, i512 %fifo_B_PE_7_5_x0, i16 %fifo_C_drain_PE_6_5_x0

]]></Node>
<StgValue><ssdm name="call_ln19342"/></StgValue>
</operation>

<operation id="549" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1284 %call_ln19426 = call void @PE_wrapper_7_4_x0, i512 %fifo_A_PE_7_4_x0, i512 %fifo_A_PE_7_5_x0, i512 %fifo_B_PE_7_4_x0, i512 %fifo_B_PE_8_4_x0, i16 %fifo_C_drain_PE_7_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19426"/></StgValue>
</operation>

<operation id="550" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1291 %call_ln19498 = call void @A_PE_dummy_in_3_x0, i512 %fifo_A_PE_3_8_x0

]]></Node>
<StgValue><ssdm name="call_ln19498"/></StgValue>
</operation>

<operation id="551" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1299 %call_ln19562 = call void @B_PE_dummy_in_3_x0, i512 %fifo_B_PE_8_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19562"/></StgValue>
</operation>

<operation id="552" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1307 %call_ln19631 = call void @C_drain_IO_L1_out_wrapper_0_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_4_x0, i16 %fifo_C_drain_PE_4_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19631"/></StgValue>
</operation>

<operation id="553" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1314 %call_ln19700 = call void @C_drain_IO_L1_out_wrapper_1_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_5_x0, i16 %fifo_C_drain_PE_5_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19700"/></StgValue>
</operation>

<operation id="554" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1321 %call_ln19769 = call void @C_drain_IO_L1_out_wrapper_2_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_6_x0, i16 %fifo_C_drain_PE_6_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19769"/></StgValue>
</operation>

<operation id="555" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1328 %call_ln19839 = call void @C_drain_IO_L1_out_boundary_wrapper_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_7_x0, i16 %fifo_C_drain_PE_7_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19839"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="556" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1263 %call_ln19174 = call void @PE_wrapper_4_7_x0, i512 %fifo_A_PE_4_7_x0, i512 %fifo_A_PE_4_8_x0, i512 %fifo_B_PE_4_7_x0, i512 %fifo_B_PE_5_7_x0, i16 %fifo_C_drain_PE_4_7_x0

]]></Node>
<StgValue><ssdm name="call_ln19174"/></StgValue>
</operation>

<operation id="557" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1270 %call_ln19258 = call void @PE_wrapper_5_6_x0, i512 %fifo_A_PE_5_6_x0, i512 %fifo_A_PE_5_7_x0, i512 %fifo_B_PE_5_6_x0, i512 %fifo_B_PE_6_6_x0, i16 %fifo_C_drain_PE_5_6_x0

]]></Node>
<StgValue><ssdm name="call_ln19258"/></StgValue>
</operation>

<operation id="558" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1277 %call_ln19342 = call void @PE_wrapper_6_5_x0, i512 %fifo_A_PE_6_5_x0, i512 %fifo_A_PE_6_6_x0, i512 %fifo_B_PE_6_5_x0, i512 %fifo_B_PE_7_5_x0, i16 %fifo_C_drain_PE_6_5_x0

]]></Node>
<StgValue><ssdm name="call_ln19342"/></StgValue>
</operation>

<operation id="559" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1284 %call_ln19426 = call void @PE_wrapper_7_4_x0, i512 %fifo_A_PE_7_4_x0, i512 %fifo_A_PE_7_5_x0, i512 %fifo_B_PE_7_4_x0, i512 %fifo_B_PE_8_4_x0, i16 %fifo_C_drain_PE_7_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19426"/></StgValue>
</operation>

<operation id="560" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1291 %call_ln19498 = call void @A_PE_dummy_in_3_x0, i512 %fifo_A_PE_3_8_x0

]]></Node>
<StgValue><ssdm name="call_ln19498"/></StgValue>
</operation>

<operation id="561" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1299 %call_ln19562 = call void @B_PE_dummy_in_3_x0, i512 %fifo_B_PE_8_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19562"/></StgValue>
</operation>

<operation id="562" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1307 %call_ln19631 = call void @C_drain_IO_L1_out_wrapper_0_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_4_x0, i16 %fifo_C_drain_PE_4_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19631"/></StgValue>
</operation>

<operation id="563" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1314 %call_ln19700 = call void @C_drain_IO_L1_out_wrapper_1_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_5_x0, i16 %fifo_C_drain_PE_5_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19700"/></StgValue>
</operation>

<operation id="564" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1321 %call_ln19769 = call void @C_drain_IO_L1_out_wrapper_2_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_6_x0, i16 %fifo_C_drain_PE_6_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19769"/></StgValue>
</operation>

<operation id="565" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1328 %call_ln19839 = call void @C_drain_IO_L1_out_boundary_wrapper_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_7_x0, i16 %fifo_C_drain_PE_7_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19839"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="566" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1271 %call_ln19270 = call void @PE_wrapper_5_7_x0, i512 %fifo_A_PE_5_7_x0, i512 %fifo_A_PE_5_8_x0, i512 %fifo_B_PE_5_7_x0, i512 %fifo_B_PE_6_7_x0, i16 %fifo_C_drain_PE_5_7_x0

]]></Node>
<StgValue><ssdm name="call_ln19270"/></StgValue>
</operation>

<operation id="567" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1278 %call_ln19354 = call void @PE_wrapper_6_6_x0, i512 %fifo_A_PE_6_6_x0, i512 %fifo_A_PE_6_7_x0, i512 %fifo_B_PE_6_6_x0, i512 %fifo_B_PE_7_6_x0, i16 %fifo_C_drain_PE_6_6_x0

]]></Node>
<StgValue><ssdm name="call_ln19354"/></StgValue>
</operation>

<operation id="568" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1285 %call_ln19438 = call void @PE_wrapper_7_5_x0, i512 %fifo_A_PE_7_5_x0, i512 %fifo_A_PE_7_6_x0, i512 %fifo_B_PE_7_5_x0, i512 %fifo_B_PE_8_5_x0, i16 %fifo_C_drain_PE_7_5_x0

]]></Node>
<StgValue><ssdm name="call_ln19438"/></StgValue>
</operation>

<operation id="569" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1292 %call_ln19506 = call void @A_PE_dummy_in_4_x0, i512 %fifo_A_PE_4_8_x0

]]></Node>
<StgValue><ssdm name="call_ln19506"/></StgValue>
</operation>

<operation id="570" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1300 %call_ln19570 = call void @B_PE_dummy_in_4_x0, i512 %fifo_B_PE_8_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19570"/></StgValue>
</operation>

<operation id="571" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1308 %call_ln19641 = call void @C_drain_IO_L1_out_wrapper_0_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_3_x0, i16 %fifo_C_drain_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19641"/></StgValue>
</operation>

<operation id="572" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1315 %call_ln19710 = call void @C_drain_IO_L1_out_wrapper_1_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_4_x0, i16 %fifo_C_drain_PE_4_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19710"/></StgValue>
</operation>

<operation id="573" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1322 %call_ln19779 = call void @C_drain_IO_L1_out_wrapper_2_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_5_x0, i16 %fifo_C_drain_PE_5_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19779"/></StgValue>
</operation>

<operation id="574" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1329 %call_ln19848 = call void @C_drain_IO_L1_out_wrapper_3_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_6_x0, i16 %fifo_C_drain_PE_6_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19848"/></StgValue>
</operation>

<operation id="575" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1336 %call_ln19918 = call void @C_drain_IO_L1_out_boundary_wrapper_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0, i16 %fifo_C_drain_PE_7_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19918"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="576" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1271 %call_ln19270 = call void @PE_wrapper_5_7_x0, i512 %fifo_A_PE_5_7_x0, i512 %fifo_A_PE_5_8_x0, i512 %fifo_B_PE_5_7_x0, i512 %fifo_B_PE_6_7_x0, i16 %fifo_C_drain_PE_5_7_x0

]]></Node>
<StgValue><ssdm name="call_ln19270"/></StgValue>
</operation>

<operation id="577" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1278 %call_ln19354 = call void @PE_wrapper_6_6_x0, i512 %fifo_A_PE_6_6_x0, i512 %fifo_A_PE_6_7_x0, i512 %fifo_B_PE_6_6_x0, i512 %fifo_B_PE_7_6_x0, i16 %fifo_C_drain_PE_6_6_x0

]]></Node>
<StgValue><ssdm name="call_ln19354"/></StgValue>
</operation>

<operation id="578" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1285 %call_ln19438 = call void @PE_wrapper_7_5_x0, i512 %fifo_A_PE_7_5_x0, i512 %fifo_A_PE_7_6_x0, i512 %fifo_B_PE_7_5_x0, i512 %fifo_B_PE_8_5_x0, i16 %fifo_C_drain_PE_7_5_x0

]]></Node>
<StgValue><ssdm name="call_ln19438"/></StgValue>
</operation>

<operation id="579" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1292 %call_ln19506 = call void @A_PE_dummy_in_4_x0, i512 %fifo_A_PE_4_8_x0

]]></Node>
<StgValue><ssdm name="call_ln19506"/></StgValue>
</operation>

<operation id="580" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1300 %call_ln19570 = call void @B_PE_dummy_in_4_x0, i512 %fifo_B_PE_8_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19570"/></StgValue>
</operation>

<operation id="581" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1308 %call_ln19641 = call void @C_drain_IO_L1_out_wrapper_0_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_3_x0, i16 %fifo_C_drain_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19641"/></StgValue>
</operation>

<operation id="582" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1315 %call_ln19710 = call void @C_drain_IO_L1_out_wrapper_1_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_4_x0, i16 %fifo_C_drain_PE_4_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19710"/></StgValue>
</operation>

<operation id="583" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1322 %call_ln19779 = call void @C_drain_IO_L1_out_wrapper_2_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_5_x0, i16 %fifo_C_drain_PE_5_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19779"/></StgValue>
</operation>

<operation id="584" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1329 %call_ln19848 = call void @C_drain_IO_L1_out_wrapper_3_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_6_x0, i16 %fifo_C_drain_PE_6_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19848"/></StgValue>
</operation>

<operation id="585" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1336 %call_ln19918 = call void @C_drain_IO_L1_out_boundary_wrapper_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0, i16 %fifo_C_drain_PE_7_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19918"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="586" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1279 %call_ln19366 = call void @PE_wrapper_6_7_x0, i512 %fifo_A_PE_6_7_x0, i512 %fifo_A_PE_6_8_x0, i512 %fifo_B_PE_6_7_x0, i512 %fifo_B_PE_7_7_x0, i16 %fifo_C_drain_PE_6_7_x0

]]></Node>
<StgValue><ssdm name="call_ln19366"/></StgValue>
</operation>

<operation id="587" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1286 %call_ln19450 = call void @PE_wrapper_7_6_x0, i512 %fifo_A_PE_7_6_x0, i512 %fifo_A_PE_7_7_x0, i512 %fifo_B_PE_7_6_x0, i512 %fifo_B_PE_8_6_x0, i16 %fifo_C_drain_PE_7_6_x0

]]></Node>
<StgValue><ssdm name="call_ln19450"/></StgValue>
</operation>

<operation id="588" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1293 %call_ln19514 = call void @A_PE_dummy_in_5_x0, i512 %fifo_A_PE_5_8_x0

]]></Node>
<StgValue><ssdm name="call_ln19514"/></StgValue>
</operation>

<operation id="589" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1301 %call_ln19578 = call void @B_PE_dummy_in_5_x0, i512 %fifo_B_PE_8_5_x0

]]></Node>
<StgValue><ssdm name="call_ln19578"/></StgValue>
</operation>

<operation id="590" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1309 %call_ln19651 = call void @C_drain_IO_L1_out_wrapper_0_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_2_x0, i16 %fifo_C_drain_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19651"/></StgValue>
</operation>

<operation id="591" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1316 %call_ln19720 = call void @C_drain_IO_L1_out_wrapper_1_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_3_x0, i16 %fifo_C_drain_PE_3_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19720"/></StgValue>
</operation>

<operation id="592" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1323 %call_ln19789 = call void @C_drain_IO_L1_out_wrapper_2_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_4_x0, i16 %fifo_C_drain_PE_4_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19789"/></StgValue>
</operation>

<operation id="593" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1330 %call_ln19858 = call void @C_drain_IO_L1_out_wrapper_3_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_5_x0, i16 %fifo_C_drain_PE_5_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19858"/></StgValue>
</operation>

<operation id="594" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1337 %call_ln19927 = call void @C_drain_IO_L1_out_wrapper_4_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_6_x0, i16 %fifo_C_drain_PE_6_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19927"/></StgValue>
</operation>

<operation id="595" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1344 %call_ln19997 = call void @C_drain_IO_L1_out_boundary_wrapper_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_7_x0, i16 %fifo_C_drain_PE_7_5_x0

]]></Node>
<StgValue><ssdm name="call_ln19997"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="596" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1279 %call_ln19366 = call void @PE_wrapper_6_7_x0, i512 %fifo_A_PE_6_7_x0, i512 %fifo_A_PE_6_8_x0, i512 %fifo_B_PE_6_7_x0, i512 %fifo_B_PE_7_7_x0, i16 %fifo_C_drain_PE_6_7_x0

]]></Node>
<StgValue><ssdm name="call_ln19366"/></StgValue>
</operation>

<operation id="597" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1286 %call_ln19450 = call void @PE_wrapper_7_6_x0, i512 %fifo_A_PE_7_6_x0, i512 %fifo_A_PE_7_7_x0, i512 %fifo_B_PE_7_6_x0, i512 %fifo_B_PE_8_6_x0, i16 %fifo_C_drain_PE_7_6_x0

]]></Node>
<StgValue><ssdm name="call_ln19450"/></StgValue>
</operation>

<operation id="598" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1293 %call_ln19514 = call void @A_PE_dummy_in_5_x0, i512 %fifo_A_PE_5_8_x0

]]></Node>
<StgValue><ssdm name="call_ln19514"/></StgValue>
</operation>

<operation id="599" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1301 %call_ln19578 = call void @B_PE_dummy_in_5_x0, i512 %fifo_B_PE_8_5_x0

]]></Node>
<StgValue><ssdm name="call_ln19578"/></StgValue>
</operation>

<operation id="600" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1309 %call_ln19651 = call void @C_drain_IO_L1_out_wrapper_0_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_2_x0, i16 %fifo_C_drain_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19651"/></StgValue>
</operation>

<operation id="601" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1316 %call_ln19720 = call void @C_drain_IO_L1_out_wrapper_1_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_3_x0, i16 %fifo_C_drain_PE_3_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19720"/></StgValue>
</operation>

<operation id="602" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1323 %call_ln19789 = call void @C_drain_IO_L1_out_wrapper_2_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_4_x0, i16 %fifo_C_drain_PE_4_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19789"/></StgValue>
</operation>

<operation id="603" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1330 %call_ln19858 = call void @C_drain_IO_L1_out_wrapper_3_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_5_x0, i16 %fifo_C_drain_PE_5_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19858"/></StgValue>
</operation>

<operation id="604" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1337 %call_ln19927 = call void @C_drain_IO_L1_out_wrapper_4_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_6_x0, i16 %fifo_C_drain_PE_6_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19927"/></StgValue>
</operation>

<operation id="605" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1344 %call_ln19997 = call void @C_drain_IO_L1_out_boundary_wrapper_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_7_x0, i16 %fifo_C_drain_PE_7_5_x0

]]></Node>
<StgValue><ssdm name="call_ln19997"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="606" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1287 %call_ln19462 = call void @PE_wrapper_7_7_x0, i512 %fifo_A_PE_7_7_x0, i512 %fifo_A_PE_7_8_x0, i512 %fifo_B_PE_7_7_x0, i512 %fifo_B_PE_8_7_x0, i16 %fifo_C_drain_PE_7_7_x0

]]></Node>
<StgValue><ssdm name="call_ln19462"/></StgValue>
</operation>

<operation id="607" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1294 %call_ln19522 = call void @A_PE_dummy_in_6_x0, i512 %fifo_A_PE_6_8_x0

]]></Node>
<StgValue><ssdm name="call_ln19522"/></StgValue>
</operation>

<operation id="608" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1302 %call_ln19586 = call void @B_PE_dummy_in_6_x0, i512 %fifo_B_PE_8_6_x0

]]></Node>
<StgValue><ssdm name="call_ln19586"/></StgValue>
</operation>

<operation id="609" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1310 %call_ln19661 = call void @C_drain_IO_L1_out_wrapper_0_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1_x0, i16 %fifo_C_drain_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19661"/></StgValue>
</operation>

<operation id="610" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1317 %call_ln19730 = call void @C_drain_IO_L1_out_wrapper_1_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_2_x0, i16 %fifo_C_drain_PE_2_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19730"/></StgValue>
</operation>

<operation id="611" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1324 %call_ln19799 = call void @C_drain_IO_L1_out_wrapper_2_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_3_x0, i16 %fifo_C_drain_PE_3_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19799"/></StgValue>
</operation>

<operation id="612" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1331 %call_ln19868 = call void @C_drain_IO_L1_out_wrapper_3_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_4_x0, i16 %fifo_C_drain_PE_4_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19868"/></StgValue>
</operation>

<operation id="613" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1338 %call_ln19937 = call void @C_drain_IO_L1_out_wrapper_4_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_5_x0, i16 %fifo_C_drain_PE_5_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19937"/></StgValue>
</operation>

<operation id="614" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1345 %call_ln20006 = call void @C_drain_IO_L1_out_wrapper_5_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_6_x0, i16 %fifo_C_drain_PE_6_5_x0

]]></Node>
<StgValue><ssdm name="call_ln20006"/></StgValue>
</operation>

<operation id="615" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1352 %call_ln20076 = call void @C_drain_IO_L1_out_boundary_wrapper_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_7_x0, i16 %fifo_C_drain_PE_7_6_x0

]]></Node>
<StgValue><ssdm name="call_ln20076"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="616" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1287 %call_ln19462 = call void @PE_wrapper_7_7_x0, i512 %fifo_A_PE_7_7_x0, i512 %fifo_A_PE_7_8_x0, i512 %fifo_B_PE_7_7_x0, i512 %fifo_B_PE_8_7_x0, i16 %fifo_C_drain_PE_7_7_x0

]]></Node>
<StgValue><ssdm name="call_ln19462"/></StgValue>
</operation>

<operation id="617" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1294 %call_ln19522 = call void @A_PE_dummy_in_6_x0, i512 %fifo_A_PE_6_8_x0

]]></Node>
<StgValue><ssdm name="call_ln19522"/></StgValue>
</operation>

<operation id="618" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1302 %call_ln19586 = call void @B_PE_dummy_in_6_x0, i512 %fifo_B_PE_8_6_x0

]]></Node>
<StgValue><ssdm name="call_ln19586"/></StgValue>
</operation>

<operation id="619" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1310 %call_ln19661 = call void @C_drain_IO_L1_out_wrapper_0_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1_x0, i16 %fifo_C_drain_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19661"/></StgValue>
</operation>

<operation id="620" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1317 %call_ln19730 = call void @C_drain_IO_L1_out_wrapper_1_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_2_x0, i16 %fifo_C_drain_PE_2_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19730"/></StgValue>
</operation>

<operation id="621" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1324 %call_ln19799 = call void @C_drain_IO_L1_out_wrapper_2_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_3_x0, i16 %fifo_C_drain_PE_3_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19799"/></StgValue>
</operation>

<operation id="622" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1331 %call_ln19868 = call void @C_drain_IO_L1_out_wrapper_3_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_4_x0, i16 %fifo_C_drain_PE_4_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19868"/></StgValue>
</operation>

<operation id="623" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1338 %call_ln19937 = call void @C_drain_IO_L1_out_wrapper_4_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_5_x0, i16 %fifo_C_drain_PE_5_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19937"/></StgValue>
</operation>

<operation id="624" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1345 %call_ln20006 = call void @C_drain_IO_L1_out_wrapper_5_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_6_x0, i16 %fifo_C_drain_PE_6_5_x0

]]></Node>
<StgValue><ssdm name="call_ln20006"/></StgValue>
</operation>

<operation id="625" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1352 %call_ln20076 = call void @C_drain_IO_L1_out_boundary_wrapper_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_7_x0, i16 %fifo_C_drain_PE_7_6_x0

]]></Node>
<StgValue><ssdm name="call_ln20076"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="626" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1295 %call_ln19530 = call void @A_PE_dummy_in_7_x0, i512 %fifo_A_PE_7_8_x0

]]></Node>
<StgValue><ssdm name="call_ln19530"/></StgValue>
</operation>

<operation id="627" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1303 %call_ln19594 = call void @B_PE_dummy_in_7_x0, i512 %fifo_B_PE_8_7_x0

]]></Node>
<StgValue><ssdm name="call_ln19594"/></StgValue>
</operation>

<operation id="628" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1311 %call_ln19671 = call void @C_drain_IO_L1_out_wrapper_0_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x0, i16 %fifo_C_drain_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19671"/></StgValue>
</operation>

<operation id="629" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1318 %call_ln19740 = call void @C_drain_IO_L1_out_wrapper_1_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1_x0, i16 %fifo_C_drain_PE_1_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19740"/></StgValue>
</operation>

<operation id="630" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1325 %call_ln19809 = call void @C_drain_IO_L1_out_wrapper_2_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x0, i16 %fifo_C_drain_PE_2_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19809"/></StgValue>
</operation>

<operation id="631" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1332 %call_ln19878 = call void @C_drain_IO_L1_out_wrapper_3_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_3_x0, i16 %fifo_C_drain_PE_3_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19878"/></StgValue>
</operation>

<operation id="632" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1339 %call_ln19947 = call void @C_drain_IO_L1_out_wrapper_4_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_4_x0, i16 %fifo_C_drain_PE_4_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19947"/></StgValue>
</operation>

<operation id="633" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1346 %call_ln20016 = call void @C_drain_IO_L1_out_wrapper_5_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_5_x0, i16 %fifo_C_drain_PE_5_5_x0

]]></Node>
<StgValue><ssdm name="call_ln20016"/></StgValue>
</operation>

<operation id="634" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1353 %call_ln20085 = call void @C_drain_IO_L1_out_wrapper_6_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_6_x0, i16 %fifo_C_drain_PE_6_6_x0

]]></Node>
<StgValue><ssdm name="call_ln20085"/></StgValue>
</operation>

<operation id="635" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1360 %call_ln20155 = call void @C_drain_IO_L1_out_boundary_wrapper_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_7_x0, i16 %fifo_C_drain_PE_7_7_x0

]]></Node>
<StgValue><ssdm name="call_ln20155"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="636" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1295 %call_ln19530 = call void @A_PE_dummy_in_7_x0, i512 %fifo_A_PE_7_8_x0

]]></Node>
<StgValue><ssdm name="call_ln19530"/></StgValue>
</operation>

<operation id="637" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1303 %call_ln19594 = call void @B_PE_dummy_in_7_x0, i512 %fifo_B_PE_8_7_x0

]]></Node>
<StgValue><ssdm name="call_ln19594"/></StgValue>
</operation>

<operation id="638" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1311 %call_ln19671 = call void @C_drain_IO_L1_out_wrapper_0_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x0, i16 %fifo_C_drain_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln19671"/></StgValue>
</operation>

<operation id="639" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1318 %call_ln19740 = call void @C_drain_IO_L1_out_wrapper_1_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1_x0, i16 %fifo_C_drain_PE_1_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19740"/></StgValue>
</operation>

<operation id="640" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1325 %call_ln19809 = call void @C_drain_IO_L1_out_wrapper_2_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x0, i16 %fifo_C_drain_PE_2_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19809"/></StgValue>
</operation>

<operation id="641" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1332 %call_ln19878 = call void @C_drain_IO_L1_out_wrapper_3_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_3_x0, i16 %fifo_C_drain_PE_3_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19878"/></StgValue>
</operation>

<operation id="642" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1339 %call_ln19947 = call void @C_drain_IO_L1_out_wrapper_4_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_4_x0, i16 %fifo_C_drain_PE_4_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19947"/></StgValue>
</operation>

<operation id="643" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1346 %call_ln20016 = call void @C_drain_IO_L1_out_wrapper_5_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_5_x0, i16 %fifo_C_drain_PE_5_5_x0

]]></Node>
<StgValue><ssdm name="call_ln20016"/></StgValue>
</operation>

<operation id="644" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1353 %call_ln20085 = call void @C_drain_IO_L1_out_wrapper_6_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_6_x0, i16 %fifo_C_drain_PE_6_6_x0

]]></Node>
<StgValue><ssdm name="call_ln20085"/></StgValue>
</operation>

<operation id="645" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1360 %call_ln20155 = call void @C_drain_IO_L1_out_boundary_wrapper_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_7_x0, i16 %fifo_C_drain_PE_7_7_x0

]]></Node>
<StgValue><ssdm name="call_ln20155"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="646" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1319 %call_ln19750 = call void @C_drain_IO_L1_out_wrapper_1_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x0, i16 %fifo_C_drain_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19750"/></StgValue>
</operation>

<operation id="647" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1326 %call_ln19819 = call void @C_drain_IO_L1_out_wrapper_2_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x0, i16 %fifo_C_drain_PE_1_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19819"/></StgValue>
</operation>

<operation id="648" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1333 %call_ln19888 = call void @C_drain_IO_L1_out_wrapper_3_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_2_x0, i16 %fifo_C_drain_PE_2_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19888"/></StgValue>
</operation>

<operation id="649" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1340 %call_ln19957 = call void @C_drain_IO_L1_out_wrapper_4_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_3_x0, i16 %fifo_C_drain_PE_3_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19957"/></StgValue>
</operation>

<operation id="650" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1347 %call_ln20026 = call void @C_drain_IO_L1_out_wrapper_5_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_4_x0, i16 %fifo_C_drain_PE_4_5_x0

]]></Node>
<StgValue><ssdm name="call_ln20026"/></StgValue>
</operation>

<operation id="651" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1354 %call_ln20095 = call void @C_drain_IO_L1_out_wrapper_6_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_5_x0, i16 %fifo_C_drain_PE_5_6_x0

]]></Node>
<StgValue><ssdm name="call_ln20095"/></StgValue>
</operation>

<operation id="652" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1361 %call_ln20164 = call void @C_drain_IO_L1_out_wrapper_7_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_6_x0, i16 %fifo_C_drain_PE_6_7_x0

]]></Node>
<StgValue><ssdm name="call_ln20164"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="653" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1319 %call_ln19750 = call void @C_drain_IO_L1_out_wrapper_1_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x0, i16 %fifo_C_drain_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="call_ln19750"/></StgValue>
</operation>

<operation id="654" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1326 %call_ln19819 = call void @C_drain_IO_L1_out_wrapper_2_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x0, i16 %fifo_C_drain_PE_1_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19819"/></StgValue>
</operation>

<operation id="655" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1333 %call_ln19888 = call void @C_drain_IO_L1_out_wrapper_3_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_2_x0, i16 %fifo_C_drain_PE_2_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19888"/></StgValue>
</operation>

<operation id="656" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1340 %call_ln19957 = call void @C_drain_IO_L1_out_wrapper_4_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_3_x0, i16 %fifo_C_drain_PE_3_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19957"/></StgValue>
</operation>

<operation id="657" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1347 %call_ln20026 = call void @C_drain_IO_L1_out_wrapper_5_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_4_x0, i16 %fifo_C_drain_PE_4_5_x0

]]></Node>
<StgValue><ssdm name="call_ln20026"/></StgValue>
</operation>

<operation id="658" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1354 %call_ln20095 = call void @C_drain_IO_L1_out_wrapper_6_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_5_x0, i16 %fifo_C_drain_PE_5_6_x0

]]></Node>
<StgValue><ssdm name="call_ln20095"/></StgValue>
</operation>

<operation id="659" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1361 %call_ln20164 = call void @C_drain_IO_L1_out_wrapper_7_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_6_x0, i16 %fifo_C_drain_PE_6_7_x0

]]></Node>
<StgValue><ssdm name="call_ln20164"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="660" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1327 %call_ln19829 = call void @C_drain_IO_L1_out_wrapper_2_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_0_x0, i16 %fifo_C_drain_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19829"/></StgValue>
</operation>

<operation id="661" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1334 %call_ln19898 = call void @C_drain_IO_L1_out_wrapper_3_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_1_x0, i16 %fifo_C_drain_PE_1_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19898"/></StgValue>
</operation>

<operation id="662" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1341 %call_ln19967 = call void @C_drain_IO_L1_out_wrapper_4_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_2_x0, i16 %fifo_C_drain_PE_2_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19967"/></StgValue>
</operation>

<operation id="663" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1348 %call_ln20036 = call void @C_drain_IO_L1_out_wrapper_5_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x0, i16 %fifo_C_drain_PE_3_5_x0

]]></Node>
<StgValue><ssdm name="call_ln20036"/></StgValue>
</operation>

<operation id="664" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1355 %call_ln20105 = call void @C_drain_IO_L1_out_wrapper_6_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_4_x0, i16 %fifo_C_drain_PE_4_6_x0

]]></Node>
<StgValue><ssdm name="call_ln20105"/></StgValue>
</operation>

<operation id="665" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1362 %call_ln20174 = call void @C_drain_IO_L1_out_wrapper_7_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_5_x0, i16 %fifo_C_drain_PE_5_7_x0

]]></Node>
<StgValue><ssdm name="call_ln20174"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="666" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1327 %call_ln19829 = call void @C_drain_IO_L1_out_wrapper_2_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_0_x0, i16 %fifo_C_drain_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="call_ln19829"/></StgValue>
</operation>

<operation id="667" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1334 %call_ln19898 = call void @C_drain_IO_L1_out_wrapper_3_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_1_x0, i16 %fifo_C_drain_PE_1_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19898"/></StgValue>
</operation>

<operation id="668" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1341 %call_ln19967 = call void @C_drain_IO_L1_out_wrapper_4_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_2_x0, i16 %fifo_C_drain_PE_2_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19967"/></StgValue>
</operation>

<operation id="669" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1348 %call_ln20036 = call void @C_drain_IO_L1_out_wrapper_5_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x0, i16 %fifo_C_drain_PE_3_5_x0

]]></Node>
<StgValue><ssdm name="call_ln20036"/></StgValue>
</operation>

<operation id="670" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1355 %call_ln20105 = call void @C_drain_IO_L1_out_wrapper_6_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_4_x0, i16 %fifo_C_drain_PE_4_6_x0

]]></Node>
<StgValue><ssdm name="call_ln20105"/></StgValue>
</operation>

<operation id="671" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1362 %call_ln20174 = call void @C_drain_IO_L1_out_wrapper_7_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_5_x0, i16 %fifo_C_drain_PE_5_7_x0

]]></Node>
<StgValue><ssdm name="call_ln20174"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="672" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1335 %call_ln19908 = call void @C_drain_IO_L1_out_wrapper_3_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x0, i16 %fifo_C_drain_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19908"/></StgValue>
</operation>

<operation id="673" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1342 %call_ln19977 = call void @C_drain_IO_L1_out_wrapper_4_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x0, i16 %fifo_C_drain_PE_1_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19977"/></StgValue>
</operation>

<operation id="674" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1349 %call_ln20046 = call void @C_drain_IO_L1_out_wrapper_5_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x0, i16 %fifo_C_drain_PE_2_5_x0

]]></Node>
<StgValue><ssdm name="call_ln20046"/></StgValue>
</operation>

<operation id="675" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1356 %call_ln20115 = call void @C_drain_IO_L1_out_wrapper_6_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_3_x0, i16 %fifo_C_drain_PE_3_6_x0

]]></Node>
<StgValue><ssdm name="call_ln20115"/></StgValue>
</operation>

<operation id="676" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1363 %call_ln20184 = call void @C_drain_IO_L1_out_wrapper_7_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_4_x0, i16 %fifo_C_drain_PE_4_7_x0

]]></Node>
<StgValue><ssdm name="call_ln20184"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="677" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1335 %call_ln19908 = call void @C_drain_IO_L1_out_wrapper_3_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x0, i16 %fifo_C_drain_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="call_ln19908"/></StgValue>
</operation>

<operation id="678" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1342 %call_ln19977 = call void @C_drain_IO_L1_out_wrapper_4_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x0, i16 %fifo_C_drain_PE_1_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19977"/></StgValue>
</operation>

<operation id="679" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1349 %call_ln20046 = call void @C_drain_IO_L1_out_wrapper_5_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x0, i16 %fifo_C_drain_PE_2_5_x0

]]></Node>
<StgValue><ssdm name="call_ln20046"/></StgValue>
</operation>

<operation id="680" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1356 %call_ln20115 = call void @C_drain_IO_L1_out_wrapper_6_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_3_x0, i16 %fifo_C_drain_PE_3_6_x0

]]></Node>
<StgValue><ssdm name="call_ln20115"/></StgValue>
</operation>

<operation id="681" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1363 %call_ln20184 = call void @C_drain_IO_L1_out_wrapper_7_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_4_x0, i16 %fifo_C_drain_PE_4_7_x0

]]></Node>
<StgValue><ssdm name="call_ln20184"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="682" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1343 %call_ln19987 = call void @C_drain_IO_L1_out_wrapper_4_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x0, i16 %fifo_C_drain_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19987"/></StgValue>
</operation>

<operation id="683" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1350 %call_ln20056 = call void @C_drain_IO_L1_out_wrapper_5_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_1_x0, i16 %fifo_C_drain_PE_1_5_x0

]]></Node>
<StgValue><ssdm name="call_ln20056"/></StgValue>
</operation>

<operation id="684" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1357 %call_ln20125 = call void @C_drain_IO_L1_out_wrapper_6_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_2_x0, i16 %fifo_C_drain_PE_2_6_x0

]]></Node>
<StgValue><ssdm name="call_ln20125"/></StgValue>
</operation>

<operation id="685" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1364 %call_ln20194 = call void @C_drain_IO_L1_out_wrapper_7_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_3_x0, i16 %fifo_C_drain_PE_3_7_x0

]]></Node>
<StgValue><ssdm name="call_ln20194"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="686" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1343 %call_ln19987 = call void @C_drain_IO_L1_out_wrapper_4_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x0, i16 %fifo_C_drain_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="call_ln19987"/></StgValue>
</operation>

<operation id="687" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1350 %call_ln20056 = call void @C_drain_IO_L1_out_wrapper_5_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_1_x0, i16 %fifo_C_drain_PE_1_5_x0

]]></Node>
<StgValue><ssdm name="call_ln20056"/></StgValue>
</operation>

<operation id="688" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1357 %call_ln20125 = call void @C_drain_IO_L1_out_wrapper_6_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_2_x0, i16 %fifo_C_drain_PE_2_6_x0

]]></Node>
<StgValue><ssdm name="call_ln20125"/></StgValue>
</operation>

<operation id="689" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1364 %call_ln20194 = call void @C_drain_IO_L1_out_wrapper_7_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_3_x0, i16 %fifo_C_drain_PE_3_7_x0

]]></Node>
<StgValue><ssdm name="call_ln20194"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="690" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1351 %call_ln20066 = call void @C_drain_IO_L1_out_wrapper_5_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x0, i16 %fifo_C_drain_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="call_ln20066"/></StgValue>
</operation>

<operation id="691" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1358 %call_ln20135 = call void @C_drain_IO_L1_out_wrapper_6_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_1_x0, i16 %fifo_C_drain_PE_1_6_x0

]]></Node>
<StgValue><ssdm name="call_ln20135"/></StgValue>
</operation>

<operation id="692" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1365 %call_ln20204 = call void @C_drain_IO_L1_out_wrapper_7_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_2_x0, i16 %fifo_C_drain_PE_2_7_x0

]]></Node>
<StgValue><ssdm name="call_ln20204"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="693" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1351 %call_ln20066 = call void @C_drain_IO_L1_out_wrapper_5_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x0, i16 %fifo_C_drain_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="call_ln20066"/></StgValue>
</operation>

<operation id="694" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1358 %call_ln20135 = call void @C_drain_IO_L1_out_wrapper_6_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_1_x0, i16 %fifo_C_drain_PE_1_6_x0

]]></Node>
<StgValue><ssdm name="call_ln20135"/></StgValue>
</operation>

<operation id="695" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1365 %call_ln20204 = call void @C_drain_IO_L1_out_wrapper_7_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_2_x0, i16 %fifo_C_drain_PE_2_7_x0

]]></Node>
<StgValue><ssdm name="call_ln20204"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="696" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1359 %call_ln20145 = call void @C_drain_IO_L1_out_wrapper_6_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_0_x0, i16 %fifo_C_drain_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="call_ln20145"/></StgValue>
</operation>

<operation id="697" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1366 %call_ln20214 = call void @C_drain_IO_L1_out_wrapper_7_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_1_x0, i16 %fifo_C_drain_PE_1_7_x0

]]></Node>
<StgValue><ssdm name="call_ln20214"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="698" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1359 %call_ln20145 = call void @C_drain_IO_L1_out_wrapper_6_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_0_x0, i16 %fifo_C_drain_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="call_ln20145"/></StgValue>
</operation>

<operation id="699" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1366 %call_ln20214 = call void @C_drain_IO_L1_out_wrapper_7_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_1_x0, i16 %fifo_C_drain_PE_1_7_x0

]]></Node>
<StgValue><ssdm name="call_ln20214"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="700" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1367 %call_ln20224 = call void @C_drain_IO_L1_out_wrapper_7_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x0, i16 %fifo_C_drain_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="call_ln20224"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="701" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1367 %call_ln20224 = call void @C_drain_IO_L1_out_wrapper_7_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x0, i16 %fifo_C_drain_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="call_ln20224"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="702" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split:1368 %call_ln20234 = call void @C_drain_IO_L2_out_boundary_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x0

]]></Node>
<StgValue><ssdm name="call_ln20234"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="703" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split:1368 %call_ln20234 = call void @C_drain_IO_L2_out_boundary_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x0

]]></Node>
<StgValue><ssdm name="call_ln20234"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="704" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1369 %call_ln20242 = call void @C_drain_IO_L2_out_6_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_0_x0

]]></Node>
<StgValue><ssdm name="call_ln20242"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="705" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1369 %call_ln20242 = call void @C_drain_IO_L2_out_6_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_0_x0

]]></Node>
<StgValue><ssdm name="call_ln20242"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="706" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1370 %call_ln20251 = call void @C_drain_IO_L2_out_5_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x0

]]></Node>
<StgValue><ssdm name="call_ln20251"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="707" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1370 %call_ln20251 = call void @C_drain_IO_L2_out_5_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x0

]]></Node>
<StgValue><ssdm name="call_ln20251"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="708" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1371 %call_ln20260 = call void @C_drain_IO_L2_out_4_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x0

]]></Node>
<StgValue><ssdm name="call_ln20260"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="709" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1371 %call_ln20260 = call void @C_drain_IO_L2_out_4_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x0

]]></Node>
<StgValue><ssdm name="call_ln20260"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="710" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1372 %call_ln20269 = call void @C_drain_IO_L2_out_3_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x0

]]></Node>
<StgValue><ssdm name="call_ln20269"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="711" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1372 %call_ln20269 = call void @C_drain_IO_L2_out_3_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x0

]]></Node>
<StgValue><ssdm name="call_ln20269"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="712" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1373 %call_ln20278 = call void @C_drain_IO_L2_out_2_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_0_x0

]]></Node>
<StgValue><ssdm name="call_ln20278"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="713" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1373 %call_ln20278 = call void @C_drain_IO_L2_out_2_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_0_x0

]]></Node>
<StgValue><ssdm name="call_ln20278"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="714" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1374 %call_ln20287 = call void @C_drain_IO_L2_out_1_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x0

]]></Node>
<StgValue><ssdm name="call_ln20287"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="715" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1374 %call_ln20287 = call void @C_drain_IO_L2_out_1_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x0

]]></Node>
<StgValue><ssdm name="call_ln20287"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="716" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1375 %call_ln20296 = call void @C_drain_IO_L2_out_0_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln20296"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="717" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1375 %call_ln20296 = call void @C_drain_IO_L2_out_0_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln20296"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="718" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:0 %C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C

]]></Node>
<StgValue><ssdm name="C_read"/></StgValue>
</operation>

<operation id="719" st_id="69" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1202 %call_ln17601 = call void @kernel0_x0.entry5, i64 %C_read, i64 %C_c1

]]></Node>
<StgValue><ssdm name="call_ln17601"/></StgValue>
</operation>

<operation id="720" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split:1376 %call_ln20305 = call void @C_drain_IO_L3_out_x0, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x0

]]></Node>
<StgValue><ssdm name="call_ln20305"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="721" st_id="70" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:1203 %call_ln17601 = call void @kernel0_x0.entry12, i64 %C_c1, i64 %C_c

]]></Node>
<StgValue><ssdm name="call_ln17601"/></StgValue>
</operation>

<operation id="722" st_id="70" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split:1376 %call_ln20305 = call void @C_drain_IO_L3_out_x0, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x0

]]></Node>
<StgValue><ssdm name="call_ln20305"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="723" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="128" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split:1377 %call_ln20312 = call void @C_drain_IO_L3_out_serialize_x0, i512 %gmem_C, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_x0, i64 %C_c

]]></Node>
<StgValue><ssdm name="call_ln20312"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="724" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:3 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_1068

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="725" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_C, void @empty_246, i32 0, i32 0, void @empty_1068, i32 64, i32 0, void @empty_279, void @empty_245, void @empty_1068, i32 16, i32 16, i32 16, i32 16, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="726" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:6 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L3_in_serialize_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L3_in_serialize_x0, i512 %fifo_A_A_IO_L3_in_serialize_x0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="727" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L3_in_serialize_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="728" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:9 %empty_1225 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L3_in_serialize_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L3_in_serialize_x0, i512 %fifo_B_B_IO_L3_in_serialize_x0

]]></Node>
<StgValue><ssdm name="empty_1225"/></StgValue>
</operation>

<operation id="729" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L3_in_serialize_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="730" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:12 %empty_1226 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L3_out_serialize_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_x0, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_x0

]]></Node>
<StgValue><ssdm name="empty_1226"/></StgValue>
</operation>

<operation id="731" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="732" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:15 %empty_1227 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_0_x0, i512 %fifo_A_A_IO_L2_in_0_x0

]]></Node>
<StgValue><ssdm name="empty_1227"/></StgValue>
</operation>

<operation id="733" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:16 %specmemcore_ln17613 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17613"/></StgValue>
</operation>

<operation id="734" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="735" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:19 %empty_1228 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_1_x0, i512 %fifo_A_A_IO_L2_in_1_x0

]]></Node>
<StgValue><ssdm name="empty_1228"/></StgValue>
</operation>

<operation id="736" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:20 %specmemcore_ln17616 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17616"/></StgValue>
</operation>

<operation id="737" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="738" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:23 %empty_1229 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_2_x0, i512 %fifo_A_A_IO_L2_in_2_x0

]]></Node>
<StgValue><ssdm name="empty_1229"/></StgValue>
</operation>

<operation id="739" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:24 %specmemcore_ln17619 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17619"/></StgValue>
</operation>

<operation id="740" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="741" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:27 %empty_1230 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_3_x0, i512 %fifo_A_A_IO_L2_in_3_x0

]]></Node>
<StgValue><ssdm name="empty_1230"/></StgValue>
</operation>

<operation id="742" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:28 %specmemcore_ln17622 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17622"/></StgValue>
</operation>

<operation id="743" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="744" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:31 %empty_1231 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_4_x0, i512 %fifo_A_A_IO_L2_in_4_x0

]]></Node>
<StgValue><ssdm name="empty_1231"/></StgValue>
</operation>

<operation id="745" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:32 %specmemcore_ln17625 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17625"/></StgValue>
</operation>

<operation id="746" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="747" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:35 %empty_1232 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_5_x0, i512 %fifo_A_A_IO_L2_in_5_x0

]]></Node>
<StgValue><ssdm name="empty_1232"/></StgValue>
</operation>

<operation id="748" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:36 %specmemcore_ln17628 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17628"/></StgValue>
</operation>

<operation id="749" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="750" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:39 %empty_1233 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_6_x0, i512 %fifo_A_A_IO_L2_in_6_x0

]]></Node>
<StgValue><ssdm name="empty_1233"/></StgValue>
</operation>

<operation id="751" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:40 %specmemcore_ln17631 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17631"/></StgValue>
</operation>

<operation id="752" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="753" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:43 %empty_1234 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_7_x0, i512 %fifo_A_A_IO_L2_in_7_x0

]]></Node>
<StgValue><ssdm name="empty_1234"/></StgValue>
</operation>

<operation id="754" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:44 %specmemcore_ln17634 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17634"/></StgValue>
</operation>

<operation id="755" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="756" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:47 %empty_1235 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_0_x0, i512 %fifo_B_B_IO_L2_in_0_x0

]]></Node>
<StgValue><ssdm name="empty_1235"/></StgValue>
</operation>

<operation id="757" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:48 %specmemcore_ln17640 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17640"/></StgValue>
</operation>

<operation id="758" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="759" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:51 %empty_1236 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_1_x0, i512 %fifo_B_B_IO_L2_in_1_x0

]]></Node>
<StgValue><ssdm name="empty_1236"/></StgValue>
</operation>

<operation id="760" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:52 %specmemcore_ln17643 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17643"/></StgValue>
</operation>

<operation id="761" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="762" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:55 %empty_1237 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_2_x0, i512 %fifo_B_B_IO_L2_in_2_x0

]]></Node>
<StgValue><ssdm name="empty_1237"/></StgValue>
</operation>

<operation id="763" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:56 %specmemcore_ln17646 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17646"/></StgValue>
</operation>

<operation id="764" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="765" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:59 %empty_1238 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_3_x0, i512 %fifo_B_B_IO_L2_in_3_x0

]]></Node>
<StgValue><ssdm name="empty_1238"/></StgValue>
</operation>

<operation id="766" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:60 %specmemcore_ln17649 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17649"/></StgValue>
</operation>

<operation id="767" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="768" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:63 %empty_1239 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_4_x0, i512 %fifo_B_B_IO_L2_in_4_x0

]]></Node>
<StgValue><ssdm name="empty_1239"/></StgValue>
</operation>

<operation id="769" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:64 %specmemcore_ln17652 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17652"/></StgValue>
</operation>

<operation id="770" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="771" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:67 %empty_1240 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_5_x0, i512 %fifo_B_B_IO_L2_in_5_x0

]]></Node>
<StgValue><ssdm name="empty_1240"/></StgValue>
</operation>

<operation id="772" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:68 %specmemcore_ln17655 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17655"/></StgValue>
</operation>

<operation id="773" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="774" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:71 %empty_1241 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_6_x0, i512 %fifo_B_B_IO_L2_in_6_x0

]]></Node>
<StgValue><ssdm name="empty_1241"/></StgValue>
</operation>

<operation id="775" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:72 %specmemcore_ln17658 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17658"/></StgValue>
</operation>

<operation id="776" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="777" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:75 %empty_1242 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_7_x0, i512 %fifo_B_B_IO_L2_in_7_x0

]]></Node>
<StgValue><ssdm name="empty_1242"/></StgValue>
</operation>

<operation id="778" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:76 %specmemcore_ln17661 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17661"/></StgValue>
</operation>

<operation id="779" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="780" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:79 %empty_1243 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_0_x0, i512 %fifo_A_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="empty_1243"/></StgValue>
</operation>

<operation id="781" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:80 %specmemcore_ln17667 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17667"/></StgValue>
</operation>

<operation id="782" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="783" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:83 %empty_1244 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_1_x0, i512 %fifo_A_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="empty_1244"/></StgValue>
</operation>

<operation id="784" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:84 %specmemcore_ln17670 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17670"/></StgValue>
</operation>

<operation id="785" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="786" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:87 %empty_1245 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_2_x0, i512 %fifo_A_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="empty_1245"/></StgValue>
</operation>

<operation id="787" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:88 %specmemcore_ln17673 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17673"/></StgValue>
</operation>

<operation id="788" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:89 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="789" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:91 %empty_1246 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_3_x0, i512 %fifo_A_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="empty_1246"/></StgValue>
</operation>

<operation id="790" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:92 %specmemcore_ln17676 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17676"/></StgValue>
</operation>

<operation id="791" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:93 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="792" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:95 %empty_1247 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_4_x0, i512 %fifo_A_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="empty_1247"/></StgValue>
</operation>

<operation id="793" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:96 %specmemcore_ln17679 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17679"/></StgValue>
</operation>

<operation id="794" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:97 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="795" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:99 %empty_1248 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_5_x0, i512 %fifo_A_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="empty_1248"/></StgValue>
</operation>

<operation id="796" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:100 %specmemcore_ln17682 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17682"/></StgValue>
</operation>

<operation id="797" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:101 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="798" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:103 %empty_1249 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_6_x0, i512 %fifo_A_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="empty_1249"/></StgValue>
</operation>

<operation id="799" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:104 %specmemcore_ln17685 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17685"/></StgValue>
</operation>

<operation id="800" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:105 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="801" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:107 %empty_1250 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_7_x0, i512 %fifo_A_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="empty_1250"/></StgValue>
</operation>

<operation id="802" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:108 %specmemcore_ln17688 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17688"/></StgValue>
</operation>

<operation id="803" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:109 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="804" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:111 %empty_1251 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_8_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_8_x0, i512 %fifo_A_PE_0_8_x0

]]></Node>
<StgValue><ssdm name="empty_1251"/></StgValue>
</operation>

<operation id="805" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:112 %specmemcore_ln17691 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_8_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17691"/></StgValue>
</operation>

<operation id="806" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:113 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_8_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="807" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:115 %empty_1252 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_0_x0, i512 %fifo_A_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="empty_1252"/></StgValue>
</operation>

<operation id="808" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:116 %specmemcore_ln17694 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17694"/></StgValue>
</operation>

<operation id="809" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:117 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="810" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:119 %empty_1253 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_1_x0, i512 %fifo_A_PE_1_1_x0

]]></Node>
<StgValue><ssdm name="empty_1253"/></StgValue>
</operation>

<operation id="811" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:120 %specmemcore_ln17697 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17697"/></StgValue>
</operation>

<operation id="812" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:121 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="813" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:123 %empty_1254 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_2_x0, i512 %fifo_A_PE_1_2_x0

]]></Node>
<StgValue><ssdm name="empty_1254"/></StgValue>
</operation>

<operation id="814" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:124 %specmemcore_ln17700 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17700"/></StgValue>
</operation>

<operation id="815" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:125 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="816" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:127 %empty_1255 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_3_x0, i512 %fifo_A_PE_1_3_x0

]]></Node>
<StgValue><ssdm name="empty_1255"/></StgValue>
</operation>

<operation id="817" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:128 %specmemcore_ln17703 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17703"/></StgValue>
</operation>

<operation id="818" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:129 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="819" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:131 %empty_1256 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_4_x0, i512 %fifo_A_PE_1_4_x0

]]></Node>
<StgValue><ssdm name="empty_1256"/></StgValue>
</operation>

<operation id="820" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:132 %specmemcore_ln17706 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17706"/></StgValue>
</operation>

<operation id="821" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:133 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="822" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:135 %empty_1257 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_5_x0, i512 %fifo_A_PE_1_5_x0

]]></Node>
<StgValue><ssdm name="empty_1257"/></StgValue>
</operation>

<operation id="823" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:136 %specmemcore_ln17709 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17709"/></StgValue>
</operation>

<operation id="824" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:137 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="825" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:139 %empty_1258 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_6_x0, i512 %fifo_A_PE_1_6_x0

]]></Node>
<StgValue><ssdm name="empty_1258"/></StgValue>
</operation>

<operation id="826" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:140 %specmemcore_ln17712 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17712"/></StgValue>
</operation>

<operation id="827" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:141 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="828" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:143 %empty_1259 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_7_x0, i512 %fifo_A_PE_1_7_x0

]]></Node>
<StgValue><ssdm name="empty_1259"/></StgValue>
</operation>

<operation id="829" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:144 %specmemcore_ln17715 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17715"/></StgValue>
</operation>

<operation id="830" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:145 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="831" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:147 %empty_1260 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_8_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_8_x0, i512 %fifo_A_PE_1_8_x0

]]></Node>
<StgValue><ssdm name="empty_1260"/></StgValue>
</operation>

<operation id="832" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:148 %specmemcore_ln17718 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_8_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17718"/></StgValue>
</operation>

<operation id="833" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:149 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_8_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="834" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:151 %empty_1261 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_0_x0, i512 %fifo_A_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="empty_1261"/></StgValue>
</operation>

<operation id="835" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:152 %specmemcore_ln17721 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17721"/></StgValue>
</operation>

<operation id="836" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:153 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="837" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:155 %empty_1262 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_1_x0, i512 %fifo_A_PE_2_1_x0

]]></Node>
<StgValue><ssdm name="empty_1262"/></StgValue>
</operation>

<operation id="838" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:156 %specmemcore_ln17724 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17724"/></StgValue>
</operation>

<operation id="839" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:157 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="840" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:159 %empty_1263 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_2_x0, i512 %fifo_A_PE_2_2_x0

]]></Node>
<StgValue><ssdm name="empty_1263"/></StgValue>
</operation>

<operation id="841" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:160 %specmemcore_ln17727 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17727"/></StgValue>
</operation>

<operation id="842" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:161 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="843" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:163 %empty_1264 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_3_x0, i512 %fifo_A_PE_2_3_x0

]]></Node>
<StgValue><ssdm name="empty_1264"/></StgValue>
</operation>

<operation id="844" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:164 %specmemcore_ln17730 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17730"/></StgValue>
</operation>

<operation id="845" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:165 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="846" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:167 %empty_1265 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_4_x0, i512 %fifo_A_PE_2_4_x0

]]></Node>
<StgValue><ssdm name="empty_1265"/></StgValue>
</operation>

<operation id="847" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:168 %specmemcore_ln17733 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17733"/></StgValue>
</operation>

<operation id="848" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:169 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="849" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:171 %empty_1266 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_5_x0, i512 %fifo_A_PE_2_5_x0

]]></Node>
<StgValue><ssdm name="empty_1266"/></StgValue>
</operation>

<operation id="850" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:172 %specmemcore_ln17736 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17736"/></StgValue>
</operation>

<operation id="851" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:173 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="852" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:175 %empty_1267 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_6_x0, i512 %fifo_A_PE_2_6_x0

]]></Node>
<StgValue><ssdm name="empty_1267"/></StgValue>
</operation>

<operation id="853" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:176 %specmemcore_ln17739 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17739"/></StgValue>
</operation>

<operation id="854" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:177 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="855" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:179 %empty_1268 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_7_x0, i512 %fifo_A_PE_2_7_x0

]]></Node>
<StgValue><ssdm name="empty_1268"/></StgValue>
</operation>

<operation id="856" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:180 %specmemcore_ln17742 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17742"/></StgValue>
</operation>

<operation id="857" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:181 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="858" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:183 %empty_1269 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_8_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_8_x0, i512 %fifo_A_PE_2_8_x0

]]></Node>
<StgValue><ssdm name="empty_1269"/></StgValue>
</operation>

<operation id="859" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:184 %specmemcore_ln17745 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_8_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17745"/></StgValue>
</operation>

<operation id="860" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:185 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_8_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="861" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:187 %empty_1270 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_0_x0, i512 %fifo_A_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="empty_1270"/></StgValue>
</operation>

<operation id="862" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:188 %specmemcore_ln17748 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17748"/></StgValue>
</operation>

<operation id="863" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:189 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="864" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:191 %empty_1271 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_1_x0, i512 %fifo_A_PE_3_1_x0

]]></Node>
<StgValue><ssdm name="empty_1271"/></StgValue>
</operation>

<operation id="865" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:192 %specmemcore_ln17751 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17751"/></StgValue>
</operation>

<operation id="866" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:193 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="867" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:195 %empty_1272 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_2_x0, i512 %fifo_A_PE_3_2_x0

]]></Node>
<StgValue><ssdm name="empty_1272"/></StgValue>
</operation>

<operation id="868" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:196 %specmemcore_ln17754 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17754"/></StgValue>
</operation>

<operation id="869" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:197 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="870" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:199 %empty_1273 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_3_x0, i512 %fifo_A_PE_3_3_x0

]]></Node>
<StgValue><ssdm name="empty_1273"/></StgValue>
</operation>

<operation id="871" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:200 %specmemcore_ln17757 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17757"/></StgValue>
</operation>

<operation id="872" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:201 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="873" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:203 %empty_1274 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_4_x0, i512 %fifo_A_PE_3_4_x0

]]></Node>
<StgValue><ssdm name="empty_1274"/></StgValue>
</operation>

<operation id="874" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:204 %specmemcore_ln17760 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17760"/></StgValue>
</operation>

<operation id="875" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:205 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="876" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:207 %empty_1275 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_5_x0, i512 %fifo_A_PE_3_5_x0

]]></Node>
<StgValue><ssdm name="empty_1275"/></StgValue>
</operation>

<operation id="877" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:208 %specmemcore_ln17763 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17763"/></StgValue>
</operation>

<operation id="878" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:209 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="879" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:211 %empty_1276 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_6_x0, i512 %fifo_A_PE_3_6_x0

]]></Node>
<StgValue><ssdm name="empty_1276"/></StgValue>
</operation>

<operation id="880" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:212 %specmemcore_ln17766 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17766"/></StgValue>
</operation>

<operation id="881" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:213 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="882" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:215 %empty_1277 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_7_x0, i512 %fifo_A_PE_3_7_x0

]]></Node>
<StgValue><ssdm name="empty_1277"/></StgValue>
</operation>

<operation id="883" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:216 %specmemcore_ln17769 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17769"/></StgValue>
</operation>

<operation id="884" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:217 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="885" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:219 %empty_1278 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_8_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_8_x0, i512 %fifo_A_PE_3_8_x0

]]></Node>
<StgValue><ssdm name="empty_1278"/></StgValue>
</operation>

<operation id="886" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:220 %specmemcore_ln17772 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_8_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17772"/></StgValue>
</operation>

<operation id="887" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:221 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_8_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="888" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:223 %empty_1279 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_0_x0, i512 %fifo_A_PE_4_0_x0

]]></Node>
<StgValue><ssdm name="empty_1279"/></StgValue>
</operation>

<operation id="889" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:224 %specmemcore_ln17775 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17775"/></StgValue>
</operation>

<operation id="890" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:225 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="891" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:227 %empty_1280 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_1_x0, i512 %fifo_A_PE_4_1_x0

]]></Node>
<StgValue><ssdm name="empty_1280"/></StgValue>
</operation>

<operation id="892" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:228 %specmemcore_ln17778 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17778"/></StgValue>
</operation>

<operation id="893" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:229 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="894" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:231 %empty_1281 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_2_x0, i512 %fifo_A_PE_4_2_x0

]]></Node>
<StgValue><ssdm name="empty_1281"/></StgValue>
</operation>

<operation id="895" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:232 %specmemcore_ln17781 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17781"/></StgValue>
</operation>

<operation id="896" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:233 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="897" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:235 %empty_1282 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_3_x0, i512 %fifo_A_PE_4_3_x0

]]></Node>
<StgValue><ssdm name="empty_1282"/></StgValue>
</operation>

<operation id="898" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:236 %specmemcore_ln17784 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17784"/></StgValue>
</operation>

<operation id="899" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:237 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="900" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:239 %empty_1283 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_4_x0, i512 %fifo_A_PE_4_4_x0

]]></Node>
<StgValue><ssdm name="empty_1283"/></StgValue>
</operation>

<operation id="901" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:240 %specmemcore_ln17787 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17787"/></StgValue>
</operation>

<operation id="902" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:241 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="903" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:243 %empty_1284 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_5_x0, i512 %fifo_A_PE_4_5_x0

]]></Node>
<StgValue><ssdm name="empty_1284"/></StgValue>
</operation>

<operation id="904" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:244 %specmemcore_ln17790 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17790"/></StgValue>
</operation>

<operation id="905" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:245 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="906" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:247 %empty_1285 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_6_x0, i512 %fifo_A_PE_4_6_x0

]]></Node>
<StgValue><ssdm name="empty_1285"/></StgValue>
</operation>

<operation id="907" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:248 %specmemcore_ln17793 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17793"/></StgValue>
</operation>

<operation id="908" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:249 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="909" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:251 %empty_1286 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_7_x0, i512 %fifo_A_PE_4_7_x0

]]></Node>
<StgValue><ssdm name="empty_1286"/></StgValue>
</operation>

<operation id="910" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:252 %specmemcore_ln17796 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17796"/></StgValue>
</operation>

<operation id="911" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:253 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="912" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:255 %empty_1287 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_8_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_8_x0, i512 %fifo_A_PE_4_8_x0

]]></Node>
<StgValue><ssdm name="empty_1287"/></StgValue>
</operation>

<operation id="913" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:256 %specmemcore_ln17799 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_8_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17799"/></StgValue>
</operation>

<operation id="914" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:257 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_8_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="915" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:259 %empty_1288 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_0_x0, i512 %fifo_A_PE_5_0_x0

]]></Node>
<StgValue><ssdm name="empty_1288"/></StgValue>
</operation>

<operation id="916" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:260 %specmemcore_ln17802 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17802"/></StgValue>
</operation>

<operation id="917" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:261 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="918" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:263 %empty_1289 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_1_x0, i512 %fifo_A_PE_5_1_x0

]]></Node>
<StgValue><ssdm name="empty_1289"/></StgValue>
</operation>

<operation id="919" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:264 %specmemcore_ln17805 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17805"/></StgValue>
</operation>

<operation id="920" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:265 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="921" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:267 %empty_1290 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_2_x0, i512 %fifo_A_PE_5_2_x0

]]></Node>
<StgValue><ssdm name="empty_1290"/></StgValue>
</operation>

<operation id="922" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:268 %specmemcore_ln17808 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17808"/></StgValue>
</operation>

<operation id="923" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:269 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="924" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:271 %empty_1291 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_3_x0, i512 %fifo_A_PE_5_3_x0

]]></Node>
<StgValue><ssdm name="empty_1291"/></StgValue>
</operation>

<operation id="925" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:272 %specmemcore_ln17811 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17811"/></StgValue>
</operation>

<operation id="926" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:273 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="927" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:275 %empty_1292 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_4_x0, i512 %fifo_A_PE_5_4_x0

]]></Node>
<StgValue><ssdm name="empty_1292"/></StgValue>
</operation>

<operation id="928" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:276 %specmemcore_ln17814 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17814"/></StgValue>
</operation>

<operation id="929" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:277 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="930" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:279 %empty_1293 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_5_x0, i512 %fifo_A_PE_5_5_x0

]]></Node>
<StgValue><ssdm name="empty_1293"/></StgValue>
</operation>

<operation id="931" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:280 %specmemcore_ln17817 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17817"/></StgValue>
</operation>

<operation id="932" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:281 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="933" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:283 %empty_1294 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_6_x0, i512 %fifo_A_PE_5_6_x0

]]></Node>
<StgValue><ssdm name="empty_1294"/></StgValue>
</operation>

<operation id="934" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:284 %specmemcore_ln17820 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17820"/></StgValue>
</operation>

<operation id="935" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:285 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="936" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:287 %empty_1295 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_7_x0, i512 %fifo_A_PE_5_7_x0

]]></Node>
<StgValue><ssdm name="empty_1295"/></StgValue>
</operation>

<operation id="937" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:288 %specmemcore_ln17823 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17823"/></StgValue>
</operation>

<operation id="938" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:289 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="939" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:291 %empty_1296 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_8_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_8_x0, i512 %fifo_A_PE_5_8_x0

]]></Node>
<StgValue><ssdm name="empty_1296"/></StgValue>
</operation>

<operation id="940" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:292 %specmemcore_ln17826 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_8_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17826"/></StgValue>
</operation>

<operation id="941" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:293 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_8_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="942" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:295 %empty_1297 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_0_x0, i512 %fifo_A_PE_6_0_x0

]]></Node>
<StgValue><ssdm name="empty_1297"/></StgValue>
</operation>

<operation id="943" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:296 %specmemcore_ln17829 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17829"/></StgValue>
</operation>

<operation id="944" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:297 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="945" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:299 %empty_1298 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_1_x0, i512 %fifo_A_PE_6_1_x0

]]></Node>
<StgValue><ssdm name="empty_1298"/></StgValue>
</operation>

<operation id="946" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:300 %specmemcore_ln17832 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17832"/></StgValue>
</operation>

<operation id="947" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:301 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="948" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:303 %empty_1299 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_2_x0, i512 %fifo_A_PE_6_2_x0

]]></Node>
<StgValue><ssdm name="empty_1299"/></StgValue>
</operation>

<operation id="949" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:304 %specmemcore_ln17835 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17835"/></StgValue>
</operation>

<operation id="950" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:305 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="951" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:307 %empty_1300 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_3_x0, i512 %fifo_A_PE_6_3_x0

]]></Node>
<StgValue><ssdm name="empty_1300"/></StgValue>
</operation>

<operation id="952" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:308 %specmemcore_ln17838 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17838"/></StgValue>
</operation>

<operation id="953" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:309 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="954" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:311 %empty_1301 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_4_x0, i512 %fifo_A_PE_6_4_x0

]]></Node>
<StgValue><ssdm name="empty_1301"/></StgValue>
</operation>

<operation id="955" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:312 %specmemcore_ln17841 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17841"/></StgValue>
</operation>

<operation id="956" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:313 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="957" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:315 %empty_1302 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_5_x0, i512 %fifo_A_PE_6_5_x0

]]></Node>
<StgValue><ssdm name="empty_1302"/></StgValue>
</operation>

<operation id="958" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:316 %specmemcore_ln17844 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17844"/></StgValue>
</operation>

<operation id="959" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:317 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="960" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:319 %empty_1303 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_6_x0, i512 %fifo_A_PE_6_6_x0

]]></Node>
<StgValue><ssdm name="empty_1303"/></StgValue>
</operation>

<operation id="961" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:320 %specmemcore_ln17847 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17847"/></StgValue>
</operation>

<operation id="962" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:321 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="963" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:323 %empty_1304 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_7_x0, i512 %fifo_A_PE_6_7_x0

]]></Node>
<StgValue><ssdm name="empty_1304"/></StgValue>
</operation>

<operation id="964" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:324 %specmemcore_ln17850 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17850"/></StgValue>
</operation>

<operation id="965" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:325 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="966" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:327 %empty_1305 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_8_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_8_x0, i512 %fifo_A_PE_6_8_x0

]]></Node>
<StgValue><ssdm name="empty_1305"/></StgValue>
</operation>

<operation id="967" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:328 %specmemcore_ln17853 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_8_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17853"/></StgValue>
</operation>

<operation id="968" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:329 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_8_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="969" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:331 %empty_1306 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_0_x0, i512 %fifo_A_PE_7_0_x0

]]></Node>
<StgValue><ssdm name="empty_1306"/></StgValue>
</operation>

<operation id="970" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:332 %specmemcore_ln17856 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17856"/></StgValue>
</operation>

<operation id="971" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:333 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="972" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:335 %empty_1307 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_1_x0, i512 %fifo_A_PE_7_1_x0

]]></Node>
<StgValue><ssdm name="empty_1307"/></StgValue>
</operation>

<operation id="973" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:336 %specmemcore_ln17859 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17859"/></StgValue>
</operation>

<operation id="974" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:337 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="975" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:339 %empty_1308 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_2_x0, i512 %fifo_A_PE_7_2_x0

]]></Node>
<StgValue><ssdm name="empty_1308"/></StgValue>
</operation>

<operation id="976" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:340 %specmemcore_ln17862 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17862"/></StgValue>
</operation>

<operation id="977" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:341 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="978" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:343 %empty_1309 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_3_x0, i512 %fifo_A_PE_7_3_x0

]]></Node>
<StgValue><ssdm name="empty_1309"/></StgValue>
</operation>

<operation id="979" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:344 %specmemcore_ln17865 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17865"/></StgValue>
</operation>

<operation id="980" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:345 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="981" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:347 %empty_1310 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_4_x0, i512 %fifo_A_PE_7_4_x0

]]></Node>
<StgValue><ssdm name="empty_1310"/></StgValue>
</operation>

<operation id="982" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:348 %specmemcore_ln17868 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17868"/></StgValue>
</operation>

<operation id="983" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:349 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="984" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:351 %empty_1311 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_5_x0, i512 %fifo_A_PE_7_5_x0

]]></Node>
<StgValue><ssdm name="empty_1311"/></StgValue>
</operation>

<operation id="985" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:352 %specmemcore_ln17871 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17871"/></StgValue>
</operation>

<operation id="986" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:353 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="987" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:355 %empty_1312 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_6_x0, i512 %fifo_A_PE_7_6_x0

]]></Node>
<StgValue><ssdm name="empty_1312"/></StgValue>
</operation>

<operation id="988" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:356 %specmemcore_ln17874 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17874"/></StgValue>
</operation>

<operation id="989" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:357 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="990" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:359 %empty_1313 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_7_x0, i512 %fifo_A_PE_7_7_x0

]]></Node>
<StgValue><ssdm name="empty_1313"/></StgValue>
</operation>

<operation id="991" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:360 %specmemcore_ln17877 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17877"/></StgValue>
</operation>

<operation id="992" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:361 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="993" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:363 %empty_1314 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_8_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_8_x0, i512 %fifo_A_PE_7_8_x0

]]></Node>
<StgValue><ssdm name="empty_1314"/></StgValue>
</operation>

<operation id="994" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:364 %specmemcore_ln17880 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_8_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17880"/></StgValue>
</operation>

<operation id="995" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:365 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_8_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="996" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:367 %empty_1315 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_0_x0, i512 %fifo_B_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="empty_1315"/></StgValue>
</operation>

<operation id="997" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:368 %specmemcore_ln17883 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17883"/></StgValue>
</operation>

<operation id="998" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:369 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="999" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:371 %empty_1316 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_0_x0, i512 %fifo_B_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="empty_1316"/></StgValue>
</operation>

<operation id="1000" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:372 %specmemcore_ln17886 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17886"/></StgValue>
</operation>

<operation id="1001" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:373 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1002" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:375 %empty_1317 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_0_x0, i512 %fifo_B_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="empty_1317"/></StgValue>
</operation>

<operation id="1003" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:376 %specmemcore_ln17889 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17889"/></StgValue>
</operation>

<operation id="1004" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:377 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1005" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:379 %empty_1318 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_0_x0, i512 %fifo_B_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="empty_1318"/></StgValue>
</operation>

<operation id="1006" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:380 %specmemcore_ln17892 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17892"/></StgValue>
</operation>

<operation id="1007" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:381 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1008" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:383 %empty_1319 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_0_x0, i512 %fifo_B_PE_4_0_x0

]]></Node>
<StgValue><ssdm name="empty_1319"/></StgValue>
</operation>

<operation id="1009" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:384 %specmemcore_ln17895 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17895"/></StgValue>
</operation>

<operation id="1010" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:385 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1011" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:387 %empty_1320 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_0_x0, i512 %fifo_B_PE_5_0_x0

]]></Node>
<StgValue><ssdm name="empty_1320"/></StgValue>
</operation>

<operation id="1012" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:388 %specmemcore_ln17898 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17898"/></StgValue>
</operation>

<operation id="1013" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:389 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1014" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:391 %empty_1321 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_0_x0, i512 %fifo_B_PE_6_0_x0

]]></Node>
<StgValue><ssdm name="empty_1321"/></StgValue>
</operation>

<operation id="1015" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:392 %specmemcore_ln17901 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17901"/></StgValue>
</operation>

<operation id="1016" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:393 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1017" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:395 %empty_1322 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_0_x0, i512 %fifo_B_PE_7_0_x0

]]></Node>
<StgValue><ssdm name="empty_1322"/></StgValue>
</operation>

<operation id="1018" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:396 %specmemcore_ln17904 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17904"/></StgValue>
</operation>

<operation id="1019" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:397 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1020" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:399 %empty_1323 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_0_x0, i512 %fifo_B_PE_8_0_x0

]]></Node>
<StgValue><ssdm name="empty_1323"/></StgValue>
</operation>

<operation id="1021" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:400 %specmemcore_ln17907 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17907"/></StgValue>
</operation>

<operation id="1022" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:401 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1023" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:403 %empty_1324 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_1_x0, i512 %fifo_B_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="empty_1324"/></StgValue>
</operation>

<operation id="1024" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:404 %specmemcore_ln17910 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17910"/></StgValue>
</operation>

<operation id="1025" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:405 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1026" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:407 %empty_1325 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_1_x0, i512 %fifo_B_PE_1_1_x0

]]></Node>
<StgValue><ssdm name="empty_1325"/></StgValue>
</operation>

<operation id="1027" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:408 %specmemcore_ln17913 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17913"/></StgValue>
</operation>

<operation id="1028" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:409 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1029" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:411 %empty_1326 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_1_x0, i512 %fifo_B_PE_2_1_x0

]]></Node>
<StgValue><ssdm name="empty_1326"/></StgValue>
</operation>

<operation id="1030" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:412 %specmemcore_ln17916 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17916"/></StgValue>
</operation>

<operation id="1031" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:413 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1032" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:415 %empty_1327 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_1_x0, i512 %fifo_B_PE_3_1_x0

]]></Node>
<StgValue><ssdm name="empty_1327"/></StgValue>
</operation>

<operation id="1033" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:416 %specmemcore_ln17919 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17919"/></StgValue>
</operation>

<operation id="1034" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:417 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1035" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:419 %empty_1328 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_1_x0, i512 %fifo_B_PE_4_1_x0

]]></Node>
<StgValue><ssdm name="empty_1328"/></StgValue>
</operation>

<operation id="1036" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:420 %specmemcore_ln17922 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17922"/></StgValue>
</operation>

<operation id="1037" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:421 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1038" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:423 %empty_1329 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_1_x0, i512 %fifo_B_PE_5_1_x0

]]></Node>
<StgValue><ssdm name="empty_1329"/></StgValue>
</operation>

<operation id="1039" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:424 %specmemcore_ln17925 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17925"/></StgValue>
</operation>

<operation id="1040" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:425 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1041" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:427 %empty_1330 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_1_x0, i512 %fifo_B_PE_6_1_x0

]]></Node>
<StgValue><ssdm name="empty_1330"/></StgValue>
</operation>

<operation id="1042" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:428 %specmemcore_ln17928 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17928"/></StgValue>
</operation>

<operation id="1043" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:429 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1044" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:431 %empty_1331 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_1_x0, i512 %fifo_B_PE_7_1_x0

]]></Node>
<StgValue><ssdm name="empty_1331"/></StgValue>
</operation>

<operation id="1045" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:432 %specmemcore_ln17931 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17931"/></StgValue>
</operation>

<operation id="1046" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:433 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1047" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:435 %empty_1332 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_1_x0, i512 %fifo_B_PE_8_1_x0

]]></Node>
<StgValue><ssdm name="empty_1332"/></StgValue>
</operation>

<operation id="1048" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:436 %specmemcore_ln17934 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17934"/></StgValue>
</operation>

<operation id="1049" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:437 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1050" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:439 %empty_1333 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_2_x0, i512 %fifo_B_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="empty_1333"/></StgValue>
</operation>

<operation id="1051" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:440 %specmemcore_ln17937 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17937"/></StgValue>
</operation>

<operation id="1052" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:441 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1053" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:443 %empty_1334 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_2_x0, i512 %fifo_B_PE_1_2_x0

]]></Node>
<StgValue><ssdm name="empty_1334"/></StgValue>
</operation>

<operation id="1054" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:444 %specmemcore_ln17940 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17940"/></StgValue>
</operation>

<operation id="1055" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:445 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1056" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:447 %empty_1335 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_2_x0, i512 %fifo_B_PE_2_2_x0

]]></Node>
<StgValue><ssdm name="empty_1335"/></StgValue>
</operation>

<operation id="1057" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:448 %specmemcore_ln17943 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17943"/></StgValue>
</operation>

<operation id="1058" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:449 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1059" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:451 %empty_1336 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_2_x0, i512 %fifo_B_PE_3_2_x0

]]></Node>
<StgValue><ssdm name="empty_1336"/></StgValue>
</operation>

<operation id="1060" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:452 %specmemcore_ln17946 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17946"/></StgValue>
</operation>

<operation id="1061" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:453 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1062" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:455 %empty_1337 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_2_x0, i512 %fifo_B_PE_4_2_x0

]]></Node>
<StgValue><ssdm name="empty_1337"/></StgValue>
</operation>

<operation id="1063" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:456 %specmemcore_ln17949 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17949"/></StgValue>
</operation>

<operation id="1064" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:457 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1065" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:459 %empty_1338 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_2_x0, i512 %fifo_B_PE_5_2_x0

]]></Node>
<StgValue><ssdm name="empty_1338"/></StgValue>
</operation>

<operation id="1066" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:460 %specmemcore_ln17952 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17952"/></StgValue>
</operation>

<operation id="1067" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:461 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1068" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:463 %empty_1339 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_2_x0, i512 %fifo_B_PE_6_2_x0

]]></Node>
<StgValue><ssdm name="empty_1339"/></StgValue>
</operation>

<operation id="1069" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:464 %specmemcore_ln17955 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17955"/></StgValue>
</operation>

<operation id="1070" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:465 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1071" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:467 %empty_1340 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_2_x0, i512 %fifo_B_PE_7_2_x0

]]></Node>
<StgValue><ssdm name="empty_1340"/></StgValue>
</operation>

<operation id="1072" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:468 %specmemcore_ln17958 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17958"/></StgValue>
</operation>

<operation id="1073" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:469 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1074" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:471 %empty_1341 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_2_x0, i512 %fifo_B_PE_8_2_x0

]]></Node>
<StgValue><ssdm name="empty_1341"/></StgValue>
</operation>

<operation id="1075" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:472 %specmemcore_ln17961 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17961"/></StgValue>
</operation>

<operation id="1076" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:473 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1077" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:475 %empty_1342 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_3_x0, i512 %fifo_B_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="empty_1342"/></StgValue>
</operation>

<operation id="1078" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:476 %specmemcore_ln17964 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17964"/></StgValue>
</operation>

<operation id="1079" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:477 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1080" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:479 %empty_1343 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_3_x0, i512 %fifo_B_PE_1_3_x0

]]></Node>
<StgValue><ssdm name="empty_1343"/></StgValue>
</operation>

<operation id="1081" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:480 %specmemcore_ln17967 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17967"/></StgValue>
</operation>

<operation id="1082" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:481 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1083" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:483 %empty_1344 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_3_x0, i512 %fifo_B_PE_2_3_x0

]]></Node>
<StgValue><ssdm name="empty_1344"/></StgValue>
</operation>

<operation id="1084" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:484 %specmemcore_ln17970 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17970"/></StgValue>
</operation>

<operation id="1085" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:485 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1086" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:487 %empty_1345 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_3_x0, i512 %fifo_B_PE_3_3_x0

]]></Node>
<StgValue><ssdm name="empty_1345"/></StgValue>
</operation>

<operation id="1087" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:488 %specmemcore_ln17973 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17973"/></StgValue>
</operation>

<operation id="1088" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:489 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1089" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:491 %empty_1346 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_3_x0, i512 %fifo_B_PE_4_3_x0

]]></Node>
<StgValue><ssdm name="empty_1346"/></StgValue>
</operation>

<operation id="1090" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:492 %specmemcore_ln17976 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17976"/></StgValue>
</operation>

<operation id="1091" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:493 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1092" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:495 %empty_1347 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_3_x0, i512 %fifo_B_PE_5_3_x0

]]></Node>
<StgValue><ssdm name="empty_1347"/></StgValue>
</operation>

<operation id="1093" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:496 %specmemcore_ln17979 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17979"/></StgValue>
</operation>

<operation id="1094" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:497 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1095" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:499 %empty_1348 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_3_x0, i512 %fifo_B_PE_6_3_x0

]]></Node>
<StgValue><ssdm name="empty_1348"/></StgValue>
</operation>

<operation id="1096" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:500 %specmemcore_ln17982 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17982"/></StgValue>
</operation>

<operation id="1097" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:501 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1098" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:503 %empty_1349 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_3_x0, i512 %fifo_B_PE_7_3_x0

]]></Node>
<StgValue><ssdm name="empty_1349"/></StgValue>
</operation>

<operation id="1099" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:504 %specmemcore_ln17985 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17985"/></StgValue>
</operation>

<operation id="1100" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:505 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1101" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:507 %empty_1350 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_3_x0, i512 %fifo_B_PE_8_3_x0

]]></Node>
<StgValue><ssdm name="empty_1350"/></StgValue>
</operation>

<operation id="1102" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:508 %specmemcore_ln17988 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17988"/></StgValue>
</operation>

<operation id="1103" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:509 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1104" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:511 %empty_1351 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_4_x0, i512 %fifo_B_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="empty_1351"/></StgValue>
</operation>

<operation id="1105" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:512 %specmemcore_ln17991 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17991"/></StgValue>
</operation>

<operation id="1106" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:513 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1107" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:515 %empty_1352 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_4_x0, i512 %fifo_B_PE_1_4_x0

]]></Node>
<StgValue><ssdm name="empty_1352"/></StgValue>
</operation>

<operation id="1108" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:516 %specmemcore_ln17994 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17994"/></StgValue>
</operation>

<operation id="1109" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:517 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1110" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:519 %empty_1353 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_4_x0, i512 %fifo_B_PE_2_4_x0

]]></Node>
<StgValue><ssdm name="empty_1353"/></StgValue>
</operation>

<operation id="1111" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:520 %specmemcore_ln17997 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17997"/></StgValue>
</operation>

<operation id="1112" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:521 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1113" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:523 %empty_1354 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_4_x0, i512 %fifo_B_PE_3_4_x0

]]></Node>
<StgValue><ssdm name="empty_1354"/></StgValue>
</operation>

<operation id="1114" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:524 %specmemcore_ln18000 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18000"/></StgValue>
</operation>

<operation id="1115" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:525 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1116" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:527 %empty_1355 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_4_x0, i512 %fifo_B_PE_4_4_x0

]]></Node>
<StgValue><ssdm name="empty_1355"/></StgValue>
</operation>

<operation id="1117" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:528 %specmemcore_ln18003 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18003"/></StgValue>
</operation>

<operation id="1118" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:529 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1119" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:531 %empty_1356 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_4_x0, i512 %fifo_B_PE_5_4_x0

]]></Node>
<StgValue><ssdm name="empty_1356"/></StgValue>
</operation>

<operation id="1120" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:532 %specmemcore_ln18006 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18006"/></StgValue>
</operation>

<operation id="1121" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:533 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1122" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:535 %empty_1357 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_4_x0, i512 %fifo_B_PE_6_4_x0

]]></Node>
<StgValue><ssdm name="empty_1357"/></StgValue>
</operation>

<operation id="1123" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:536 %specmemcore_ln18009 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18009"/></StgValue>
</operation>

<operation id="1124" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:537 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1125" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:539 %empty_1358 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_4_x0, i512 %fifo_B_PE_7_4_x0

]]></Node>
<StgValue><ssdm name="empty_1358"/></StgValue>
</operation>

<operation id="1126" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:540 %specmemcore_ln18012 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18012"/></StgValue>
</operation>

<operation id="1127" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:541 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1128" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:543 %empty_1359 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_4_x0, i512 %fifo_B_PE_8_4_x0

]]></Node>
<StgValue><ssdm name="empty_1359"/></StgValue>
</operation>

<operation id="1129" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:544 %specmemcore_ln18015 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18015"/></StgValue>
</operation>

<operation id="1130" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:545 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1131" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:547 %empty_1360 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_5_x0, i512 %fifo_B_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="empty_1360"/></StgValue>
</operation>

<operation id="1132" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:548 %specmemcore_ln18018 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18018"/></StgValue>
</operation>

<operation id="1133" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:549 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1134" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:551 %empty_1361 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_5_x0, i512 %fifo_B_PE_1_5_x0

]]></Node>
<StgValue><ssdm name="empty_1361"/></StgValue>
</operation>

<operation id="1135" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:552 %specmemcore_ln18021 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18021"/></StgValue>
</operation>

<operation id="1136" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:553 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1137" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:555 %empty_1362 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_5_x0, i512 %fifo_B_PE_2_5_x0

]]></Node>
<StgValue><ssdm name="empty_1362"/></StgValue>
</operation>

<operation id="1138" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:556 %specmemcore_ln18024 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18024"/></StgValue>
</operation>

<operation id="1139" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:557 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1140" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:559 %empty_1363 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_5_x0, i512 %fifo_B_PE_3_5_x0

]]></Node>
<StgValue><ssdm name="empty_1363"/></StgValue>
</operation>

<operation id="1141" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:560 %specmemcore_ln18027 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18027"/></StgValue>
</operation>

<operation id="1142" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:561 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1143" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:563 %empty_1364 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_5_x0, i512 %fifo_B_PE_4_5_x0

]]></Node>
<StgValue><ssdm name="empty_1364"/></StgValue>
</operation>

<operation id="1144" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:564 %specmemcore_ln18030 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18030"/></StgValue>
</operation>

<operation id="1145" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:565 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1146" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:567 %empty_1365 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_5_x0, i512 %fifo_B_PE_5_5_x0

]]></Node>
<StgValue><ssdm name="empty_1365"/></StgValue>
</operation>

<operation id="1147" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:568 %specmemcore_ln18033 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18033"/></StgValue>
</operation>

<operation id="1148" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:569 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1149" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:571 %empty_1366 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_5_x0, i512 %fifo_B_PE_6_5_x0

]]></Node>
<StgValue><ssdm name="empty_1366"/></StgValue>
</operation>

<operation id="1150" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:572 %specmemcore_ln18036 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18036"/></StgValue>
</operation>

<operation id="1151" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:573 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1152" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:575 %empty_1367 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_5_x0, i512 %fifo_B_PE_7_5_x0

]]></Node>
<StgValue><ssdm name="empty_1367"/></StgValue>
</operation>

<operation id="1153" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:576 %specmemcore_ln18039 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18039"/></StgValue>
</operation>

<operation id="1154" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:577 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1155" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:579 %empty_1368 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_5_x0, i512 %fifo_B_PE_8_5_x0

]]></Node>
<StgValue><ssdm name="empty_1368"/></StgValue>
</operation>

<operation id="1156" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:580 %specmemcore_ln18042 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18042"/></StgValue>
</operation>

<operation id="1157" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:581 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1158" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:583 %empty_1369 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_6_x0, i512 %fifo_B_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="empty_1369"/></StgValue>
</operation>

<operation id="1159" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:584 %specmemcore_ln18045 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18045"/></StgValue>
</operation>

<operation id="1160" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:585 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1161" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:587 %empty_1370 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_6_x0, i512 %fifo_B_PE_1_6_x0

]]></Node>
<StgValue><ssdm name="empty_1370"/></StgValue>
</operation>

<operation id="1162" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:588 %specmemcore_ln18048 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18048"/></StgValue>
</operation>

<operation id="1163" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:589 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1164" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:591 %empty_1371 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_6_x0, i512 %fifo_B_PE_2_6_x0

]]></Node>
<StgValue><ssdm name="empty_1371"/></StgValue>
</operation>

<operation id="1165" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:592 %specmemcore_ln18051 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18051"/></StgValue>
</operation>

<operation id="1166" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:593 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1167" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:595 %empty_1372 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_6_x0, i512 %fifo_B_PE_3_6_x0

]]></Node>
<StgValue><ssdm name="empty_1372"/></StgValue>
</operation>

<operation id="1168" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:596 %specmemcore_ln18054 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18054"/></StgValue>
</operation>

<operation id="1169" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:597 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1170" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:599 %empty_1373 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_6_x0, i512 %fifo_B_PE_4_6_x0

]]></Node>
<StgValue><ssdm name="empty_1373"/></StgValue>
</operation>

<operation id="1171" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:600 %specmemcore_ln18057 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18057"/></StgValue>
</operation>

<operation id="1172" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:601 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1173" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:603 %empty_1374 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_6_x0, i512 %fifo_B_PE_5_6_x0

]]></Node>
<StgValue><ssdm name="empty_1374"/></StgValue>
</operation>

<operation id="1174" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:604 %specmemcore_ln18060 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18060"/></StgValue>
</operation>

<operation id="1175" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:605 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1176" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:607 %empty_1375 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_6_x0, i512 %fifo_B_PE_6_6_x0

]]></Node>
<StgValue><ssdm name="empty_1375"/></StgValue>
</operation>

<operation id="1177" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:608 %specmemcore_ln18063 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18063"/></StgValue>
</operation>

<operation id="1178" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:609 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1179" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:611 %empty_1376 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_6_x0, i512 %fifo_B_PE_7_6_x0

]]></Node>
<StgValue><ssdm name="empty_1376"/></StgValue>
</operation>

<operation id="1180" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:612 %specmemcore_ln18066 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18066"/></StgValue>
</operation>

<operation id="1181" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:613 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1182" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:615 %empty_1377 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_6_x0, i512 %fifo_B_PE_8_6_x0

]]></Node>
<StgValue><ssdm name="empty_1377"/></StgValue>
</operation>

<operation id="1183" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:616 %specmemcore_ln18069 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18069"/></StgValue>
</operation>

<operation id="1184" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:617 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1185" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:619 %empty_1378 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_7_x0, i512 %fifo_B_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="empty_1378"/></StgValue>
</operation>

<operation id="1186" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:620 %specmemcore_ln18072 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18072"/></StgValue>
</operation>

<operation id="1187" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:621 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1188" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:623 %empty_1379 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_7_x0, i512 %fifo_B_PE_1_7_x0

]]></Node>
<StgValue><ssdm name="empty_1379"/></StgValue>
</operation>

<operation id="1189" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:624 %specmemcore_ln18075 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18075"/></StgValue>
</operation>

<operation id="1190" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:625 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1191" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:627 %empty_1380 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_7_x0, i512 %fifo_B_PE_2_7_x0

]]></Node>
<StgValue><ssdm name="empty_1380"/></StgValue>
</operation>

<operation id="1192" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:628 %specmemcore_ln18078 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18078"/></StgValue>
</operation>

<operation id="1193" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:629 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1194" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:631 %empty_1381 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_7_x0, i512 %fifo_B_PE_3_7_x0

]]></Node>
<StgValue><ssdm name="empty_1381"/></StgValue>
</operation>

<operation id="1195" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:632 %specmemcore_ln18081 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18081"/></StgValue>
</operation>

<operation id="1196" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:633 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1197" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:635 %empty_1382 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_7_x0, i512 %fifo_B_PE_4_7_x0

]]></Node>
<StgValue><ssdm name="empty_1382"/></StgValue>
</operation>

<operation id="1198" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:636 %specmemcore_ln18084 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18084"/></StgValue>
</operation>

<operation id="1199" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:637 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1200" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:639 %empty_1383 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_7_x0, i512 %fifo_B_PE_5_7_x0

]]></Node>
<StgValue><ssdm name="empty_1383"/></StgValue>
</operation>

<operation id="1201" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:640 %specmemcore_ln18087 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18087"/></StgValue>
</operation>

<operation id="1202" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:641 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1203" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:643 %empty_1384 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_7_x0, i512 %fifo_B_PE_6_7_x0

]]></Node>
<StgValue><ssdm name="empty_1384"/></StgValue>
</operation>

<operation id="1204" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:644 %specmemcore_ln18090 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18090"/></StgValue>
</operation>

<operation id="1205" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:645 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1206" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:647 %empty_1385 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_7_x0, i512 %fifo_B_PE_7_7_x0

]]></Node>
<StgValue><ssdm name="empty_1385"/></StgValue>
</operation>

<operation id="1207" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:648 %specmemcore_ln18093 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18093"/></StgValue>
</operation>

<operation id="1208" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:649 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1209" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:651 %empty_1386 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_7_x0, i512 %fifo_B_PE_8_7_x0

]]></Node>
<StgValue><ssdm name="empty_1386"/></StgValue>
</operation>

<operation id="1210" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:652 %specmemcore_ln18096 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18096"/></StgValue>
</operation>

<operation id="1211" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:653 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1212" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:655 %empty_1387 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_0_x0, i16 %fifo_C_drain_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="empty_1387"/></StgValue>
</operation>

<operation id="1213" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:656 %specmemcore_ln18099 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18099"/></StgValue>
</operation>

<operation id="1214" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:657 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1215" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:659 %empty_1388 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_0_x0, i16 %fifo_C_drain_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="empty_1388"/></StgValue>
</operation>

<operation id="1216" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:660 %specmemcore_ln18102 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18102"/></StgValue>
</operation>

<operation id="1217" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:661 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1218" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:663 %empty_1389 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_0_x0, i16 %fifo_C_drain_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="empty_1389"/></StgValue>
</operation>

<operation id="1219" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:664 %specmemcore_ln18105 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18105"/></StgValue>
</operation>

<operation id="1220" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:665 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1221" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:667 %empty_1390 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_0_x0, i16 %fifo_C_drain_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="empty_1390"/></StgValue>
</operation>

<operation id="1222" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:668 %specmemcore_ln18108 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18108"/></StgValue>
</operation>

<operation id="1223" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:669 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1224" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:671 %empty_1391 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_0_x0, i16 %fifo_C_drain_PE_4_0_x0

]]></Node>
<StgValue><ssdm name="empty_1391"/></StgValue>
</operation>

<operation id="1225" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:672 %specmemcore_ln18111 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18111"/></StgValue>
</operation>

<operation id="1226" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:673 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1227" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:675 %empty_1392 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_0_x0, i16 %fifo_C_drain_PE_5_0_x0

]]></Node>
<StgValue><ssdm name="empty_1392"/></StgValue>
</operation>

<operation id="1228" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:676 %specmemcore_ln18114 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18114"/></StgValue>
</operation>

<operation id="1229" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:677 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1230" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:679 %empty_1393 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_0_x0, i16 %fifo_C_drain_PE_6_0_x0

]]></Node>
<StgValue><ssdm name="empty_1393"/></StgValue>
</operation>

<operation id="1231" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:680 %specmemcore_ln18117 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18117"/></StgValue>
</operation>

<operation id="1232" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:681 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1233" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:683 %empty_1394 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_0_x0, i16 %fifo_C_drain_PE_7_0_x0

]]></Node>
<StgValue><ssdm name="empty_1394"/></StgValue>
</operation>

<operation id="1234" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:684 %specmemcore_ln18120 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18120"/></StgValue>
</operation>

<operation id="1235" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:685 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1236" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:687 %empty_1395 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_1_x0, i16 %fifo_C_drain_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="empty_1395"/></StgValue>
</operation>

<operation id="1237" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:688 %specmemcore_ln18123 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18123"/></StgValue>
</operation>

<operation id="1238" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:689 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1239" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:691 %empty_1396 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_1_x0, i16 %fifo_C_drain_PE_1_1_x0

]]></Node>
<StgValue><ssdm name="empty_1396"/></StgValue>
</operation>

<operation id="1240" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:692 %specmemcore_ln18126 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18126"/></StgValue>
</operation>

<operation id="1241" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:693 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1242" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:695 %empty_1397 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_1_x0, i16 %fifo_C_drain_PE_2_1_x0

]]></Node>
<StgValue><ssdm name="empty_1397"/></StgValue>
</operation>

<operation id="1243" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:696 %specmemcore_ln18129 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18129"/></StgValue>
</operation>

<operation id="1244" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:697 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1245" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:699 %empty_1398 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_1_x0, i16 %fifo_C_drain_PE_3_1_x0

]]></Node>
<StgValue><ssdm name="empty_1398"/></StgValue>
</operation>

<operation id="1246" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:700 %specmemcore_ln18132 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18132"/></StgValue>
</operation>

<operation id="1247" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:701 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1248" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:703 %empty_1399 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_1_x0, i16 %fifo_C_drain_PE_4_1_x0

]]></Node>
<StgValue><ssdm name="empty_1399"/></StgValue>
</operation>

<operation id="1249" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:704 %specmemcore_ln18135 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18135"/></StgValue>
</operation>

<operation id="1250" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:705 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1251" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:707 %empty_1400 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_1_x0, i16 %fifo_C_drain_PE_5_1_x0

]]></Node>
<StgValue><ssdm name="empty_1400"/></StgValue>
</operation>

<operation id="1252" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:708 %specmemcore_ln18138 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18138"/></StgValue>
</operation>

<operation id="1253" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:709 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1254" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:711 %empty_1401 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_1_x0, i16 %fifo_C_drain_PE_6_1_x0

]]></Node>
<StgValue><ssdm name="empty_1401"/></StgValue>
</operation>

<operation id="1255" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:712 %specmemcore_ln18141 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18141"/></StgValue>
</operation>

<operation id="1256" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:713 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1257" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:715 %empty_1402 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_1_x0, i16 %fifo_C_drain_PE_7_1_x0

]]></Node>
<StgValue><ssdm name="empty_1402"/></StgValue>
</operation>

<operation id="1258" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:716 %specmemcore_ln18144 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18144"/></StgValue>
</operation>

<operation id="1259" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:717 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1260" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:719 %empty_1403 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_2_x0, i16 %fifo_C_drain_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="empty_1403"/></StgValue>
</operation>

<operation id="1261" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:720 %specmemcore_ln18147 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18147"/></StgValue>
</operation>

<operation id="1262" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:721 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1263" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:723 %empty_1404 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_2_x0, i16 %fifo_C_drain_PE_1_2_x0

]]></Node>
<StgValue><ssdm name="empty_1404"/></StgValue>
</operation>

<operation id="1264" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:724 %specmemcore_ln18150 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18150"/></StgValue>
</operation>

<operation id="1265" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:725 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1266" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:727 %empty_1405 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_2_x0, i16 %fifo_C_drain_PE_2_2_x0

]]></Node>
<StgValue><ssdm name="empty_1405"/></StgValue>
</operation>

<operation id="1267" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:728 %specmemcore_ln18153 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18153"/></StgValue>
</operation>

<operation id="1268" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:729 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1269" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:731 %empty_1406 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_2_x0, i16 %fifo_C_drain_PE_3_2_x0

]]></Node>
<StgValue><ssdm name="empty_1406"/></StgValue>
</operation>

<operation id="1270" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:732 %specmemcore_ln18156 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18156"/></StgValue>
</operation>

<operation id="1271" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:733 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1272" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:735 %empty_1407 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_2_x0, i16 %fifo_C_drain_PE_4_2_x0

]]></Node>
<StgValue><ssdm name="empty_1407"/></StgValue>
</operation>

<operation id="1273" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:736 %specmemcore_ln18159 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18159"/></StgValue>
</operation>

<operation id="1274" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:737 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1275" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:739 %empty_1408 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_2_x0, i16 %fifo_C_drain_PE_5_2_x0

]]></Node>
<StgValue><ssdm name="empty_1408"/></StgValue>
</operation>

<operation id="1276" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:740 %specmemcore_ln18162 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18162"/></StgValue>
</operation>

<operation id="1277" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:741 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1278" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:743 %empty_1409 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_2_x0, i16 %fifo_C_drain_PE_6_2_x0

]]></Node>
<StgValue><ssdm name="empty_1409"/></StgValue>
</operation>

<operation id="1279" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:744 %specmemcore_ln18165 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18165"/></StgValue>
</operation>

<operation id="1280" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:745 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1281" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:747 %empty_1410 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_2_x0, i16 %fifo_C_drain_PE_7_2_x0

]]></Node>
<StgValue><ssdm name="empty_1410"/></StgValue>
</operation>

<operation id="1282" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:748 %specmemcore_ln18168 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18168"/></StgValue>
</operation>

<operation id="1283" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:749 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1284" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:751 %empty_1411 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_3_x0, i16 %fifo_C_drain_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="empty_1411"/></StgValue>
</operation>

<operation id="1285" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:752 %specmemcore_ln18171 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18171"/></StgValue>
</operation>

<operation id="1286" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:753 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1287" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:755 %empty_1412 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_3_x0, i16 %fifo_C_drain_PE_1_3_x0

]]></Node>
<StgValue><ssdm name="empty_1412"/></StgValue>
</operation>

<operation id="1288" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:756 %specmemcore_ln18174 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18174"/></StgValue>
</operation>

<operation id="1289" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:757 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1290" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:759 %empty_1413 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_3_x0, i16 %fifo_C_drain_PE_2_3_x0

]]></Node>
<StgValue><ssdm name="empty_1413"/></StgValue>
</operation>

<operation id="1291" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:760 %specmemcore_ln18177 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18177"/></StgValue>
</operation>

<operation id="1292" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:761 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1293" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:763 %empty_1414 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_3_x0, i16 %fifo_C_drain_PE_3_3_x0

]]></Node>
<StgValue><ssdm name="empty_1414"/></StgValue>
</operation>

<operation id="1294" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:764 %specmemcore_ln18180 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18180"/></StgValue>
</operation>

<operation id="1295" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:765 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1296" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:767 %empty_1415 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_3_x0, i16 %fifo_C_drain_PE_4_3_x0

]]></Node>
<StgValue><ssdm name="empty_1415"/></StgValue>
</operation>

<operation id="1297" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:768 %specmemcore_ln18183 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18183"/></StgValue>
</operation>

<operation id="1298" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:769 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1299" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:771 %empty_1416 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_3_x0, i16 %fifo_C_drain_PE_5_3_x0

]]></Node>
<StgValue><ssdm name="empty_1416"/></StgValue>
</operation>

<operation id="1300" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:772 %specmemcore_ln18186 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18186"/></StgValue>
</operation>

<operation id="1301" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:773 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1302" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:775 %empty_1417 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_3_x0, i16 %fifo_C_drain_PE_6_3_x0

]]></Node>
<StgValue><ssdm name="empty_1417"/></StgValue>
</operation>

<operation id="1303" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:776 %specmemcore_ln18189 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18189"/></StgValue>
</operation>

<operation id="1304" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:777 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1305" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:779 %empty_1418 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_3_x0, i16 %fifo_C_drain_PE_7_3_x0

]]></Node>
<StgValue><ssdm name="empty_1418"/></StgValue>
</operation>

<operation id="1306" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:780 %specmemcore_ln18192 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18192"/></StgValue>
</operation>

<operation id="1307" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:781 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1308" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:783 %empty_1419 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_4_x0, i16 %fifo_C_drain_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="empty_1419"/></StgValue>
</operation>

<operation id="1309" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:784 %specmemcore_ln18195 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18195"/></StgValue>
</operation>

<operation id="1310" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:785 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1311" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:787 %empty_1420 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_4_x0, i16 %fifo_C_drain_PE_1_4_x0

]]></Node>
<StgValue><ssdm name="empty_1420"/></StgValue>
</operation>

<operation id="1312" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:788 %specmemcore_ln18198 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18198"/></StgValue>
</operation>

<operation id="1313" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:789 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1314" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:791 %empty_1421 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_4_x0, i16 %fifo_C_drain_PE_2_4_x0

]]></Node>
<StgValue><ssdm name="empty_1421"/></StgValue>
</operation>

<operation id="1315" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:792 %specmemcore_ln18201 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18201"/></StgValue>
</operation>

<operation id="1316" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:793 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1317" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:795 %empty_1422 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_4_x0, i16 %fifo_C_drain_PE_3_4_x0

]]></Node>
<StgValue><ssdm name="empty_1422"/></StgValue>
</operation>

<operation id="1318" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:796 %specmemcore_ln18204 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18204"/></StgValue>
</operation>

<operation id="1319" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:797 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1320" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:799 %empty_1423 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_4_x0, i16 %fifo_C_drain_PE_4_4_x0

]]></Node>
<StgValue><ssdm name="empty_1423"/></StgValue>
</operation>

<operation id="1321" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:800 %specmemcore_ln18207 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18207"/></StgValue>
</operation>

<operation id="1322" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:801 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1323" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:803 %empty_1424 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_4_x0, i16 %fifo_C_drain_PE_5_4_x0

]]></Node>
<StgValue><ssdm name="empty_1424"/></StgValue>
</operation>

<operation id="1324" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:804 %specmemcore_ln18210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18210"/></StgValue>
</operation>

<operation id="1325" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:805 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1326" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:807 %empty_1425 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_4_x0, i16 %fifo_C_drain_PE_6_4_x0

]]></Node>
<StgValue><ssdm name="empty_1425"/></StgValue>
</operation>

<operation id="1327" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:808 %specmemcore_ln18213 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18213"/></StgValue>
</operation>

<operation id="1328" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:809 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1329" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:811 %empty_1426 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_4_x0, i16 %fifo_C_drain_PE_7_4_x0

]]></Node>
<StgValue><ssdm name="empty_1426"/></StgValue>
</operation>

<operation id="1330" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:812 %specmemcore_ln18216 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18216"/></StgValue>
</operation>

<operation id="1331" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:813 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1332" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:815 %empty_1427 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_5_x0, i16 %fifo_C_drain_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="empty_1427"/></StgValue>
</operation>

<operation id="1333" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:816 %specmemcore_ln18219 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18219"/></StgValue>
</operation>

<operation id="1334" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:817 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1335" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:819 %empty_1428 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_5_x0, i16 %fifo_C_drain_PE_1_5_x0

]]></Node>
<StgValue><ssdm name="empty_1428"/></StgValue>
</operation>

<operation id="1336" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:820 %specmemcore_ln18222 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18222"/></StgValue>
</operation>

<operation id="1337" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:821 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1338" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:823 %empty_1429 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_5_x0, i16 %fifo_C_drain_PE_2_5_x0

]]></Node>
<StgValue><ssdm name="empty_1429"/></StgValue>
</operation>

<operation id="1339" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:824 %specmemcore_ln18225 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18225"/></StgValue>
</operation>

<operation id="1340" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:825 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1341" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:827 %empty_1430 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_5_x0, i16 %fifo_C_drain_PE_3_5_x0

]]></Node>
<StgValue><ssdm name="empty_1430"/></StgValue>
</operation>

<operation id="1342" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:828 %specmemcore_ln18228 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18228"/></StgValue>
</operation>

<operation id="1343" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:829 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1344" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:831 %empty_1431 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_5_x0, i16 %fifo_C_drain_PE_4_5_x0

]]></Node>
<StgValue><ssdm name="empty_1431"/></StgValue>
</operation>

<operation id="1345" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:832 %specmemcore_ln18231 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18231"/></StgValue>
</operation>

<operation id="1346" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:833 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1347" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:835 %empty_1432 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_5_x0, i16 %fifo_C_drain_PE_5_5_x0

]]></Node>
<StgValue><ssdm name="empty_1432"/></StgValue>
</operation>

<operation id="1348" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:836 %specmemcore_ln18234 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18234"/></StgValue>
</operation>

<operation id="1349" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:837 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1350" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:839 %empty_1433 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_5_x0, i16 %fifo_C_drain_PE_6_5_x0

]]></Node>
<StgValue><ssdm name="empty_1433"/></StgValue>
</operation>

<operation id="1351" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:840 %specmemcore_ln18237 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18237"/></StgValue>
</operation>

<operation id="1352" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:841 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1353" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:843 %empty_1434 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_5_x0, i16 %fifo_C_drain_PE_7_5_x0

]]></Node>
<StgValue><ssdm name="empty_1434"/></StgValue>
</operation>

<operation id="1354" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:844 %specmemcore_ln18240 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18240"/></StgValue>
</operation>

<operation id="1355" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:845 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1356" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:847 %empty_1435 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_6_x0, i16 %fifo_C_drain_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="empty_1435"/></StgValue>
</operation>

<operation id="1357" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:848 %specmemcore_ln18243 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18243"/></StgValue>
</operation>

<operation id="1358" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:849 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1359" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:851 %empty_1436 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_6_x0, i16 %fifo_C_drain_PE_1_6_x0

]]></Node>
<StgValue><ssdm name="empty_1436"/></StgValue>
</operation>

<operation id="1360" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:852 %specmemcore_ln18246 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18246"/></StgValue>
</operation>

<operation id="1361" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:853 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1362" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:855 %empty_1437 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_6_x0, i16 %fifo_C_drain_PE_2_6_x0

]]></Node>
<StgValue><ssdm name="empty_1437"/></StgValue>
</operation>

<operation id="1363" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:856 %specmemcore_ln18249 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18249"/></StgValue>
</operation>

<operation id="1364" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:857 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1365" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:859 %empty_1438 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_6_x0, i16 %fifo_C_drain_PE_3_6_x0

]]></Node>
<StgValue><ssdm name="empty_1438"/></StgValue>
</operation>

<operation id="1366" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:860 %specmemcore_ln18252 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18252"/></StgValue>
</operation>

<operation id="1367" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:861 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1368" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:863 %empty_1439 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_6_x0, i16 %fifo_C_drain_PE_4_6_x0

]]></Node>
<StgValue><ssdm name="empty_1439"/></StgValue>
</operation>

<operation id="1369" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:864 %specmemcore_ln18255 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18255"/></StgValue>
</operation>

<operation id="1370" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:865 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1371" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:867 %empty_1440 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_6_x0, i16 %fifo_C_drain_PE_5_6_x0

]]></Node>
<StgValue><ssdm name="empty_1440"/></StgValue>
</operation>

<operation id="1372" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:868 %specmemcore_ln18258 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18258"/></StgValue>
</operation>

<operation id="1373" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:869 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1374" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:871 %empty_1441 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_6_x0, i16 %fifo_C_drain_PE_6_6_x0

]]></Node>
<StgValue><ssdm name="empty_1441"/></StgValue>
</operation>

<operation id="1375" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:872 %specmemcore_ln18261 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18261"/></StgValue>
</operation>

<operation id="1376" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:873 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1377" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:875 %empty_1442 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_6_x0, i16 %fifo_C_drain_PE_7_6_x0

]]></Node>
<StgValue><ssdm name="empty_1442"/></StgValue>
</operation>

<operation id="1378" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:876 %specmemcore_ln18264 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18264"/></StgValue>
</operation>

<operation id="1379" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:877 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1380" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:879 %empty_1443 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_7_x0, i16 %fifo_C_drain_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="empty_1443"/></StgValue>
</operation>

<operation id="1381" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:880 %specmemcore_ln18267 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18267"/></StgValue>
</operation>

<operation id="1382" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:881 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1383" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:883 %empty_1444 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_7_x0, i16 %fifo_C_drain_PE_1_7_x0

]]></Node>
<StgValue><ssdm name="empty_1444"/></StgValue>
</operation>

<operation id="1384" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:884 %specmemcore_ln18270 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18270"/></StgValue>
</operation>

<operation id="1385" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:885 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1386" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:887 %empty_1445 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_7_x0, i16 %fifo_C_drain_PE_2_7_x0

]]></Node>
<StgValue><ssdm name="empty_1445"/></StgValue>
</operation>

<operation id="1387" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:888 %specmemcore_ln18273 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18273"/></StgValue>
</operation>

<operation id="1388" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:889 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1389" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:891 %empty_1446 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_7_x0, i16 %fifo_C_drain_PE_3_7_x0

]]></Node>
<StgValue><ssdm name="empty_1446"/></StgValue>
</operation>

<operation id="1390" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:892 %specmemcore_ln18276 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18276"/></StgValue>
</operation>

<operation id="1391" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:893 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1392" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:895 %empty_1447 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_7_x0, i16 %fifo_C_drain_PE_4_7_x0

]]></Node>
<StgValue><ssdm name="empty_1447"/></StgValue>
</operation>

<operation id="1393" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:896 %specmemcore_ln18279 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18279"/></StgValue>
</operation>

<operation id="1394" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:897 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1395" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:899 %empty_1448 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_7_x0, i16 %fifo_C_drain_PE_5_7_x0

]]></Node>
<StgValue><ssdm name="empty_1448"/></StgValue>
</operation>

<operation id="1396" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:900 %specmemcore_ln18282 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18282"/></StgValue>
</operation>

<operation id="1397" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:901 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1398" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:903 %empty_1449 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_7_x0, i16 %fifo_C_drain_PE_6_7_x0

]]></Node>
<StgValue><ssdm name="empty_1449"/></StgValue>
</operation>

<operation id="1399" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:904 %specmemcore_ln18285 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18285"/></StgValue>
</operation>

<operation id="1400" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:905 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1401" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:907 %empty_1450 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_7_x0, i16 %fifo_C_drain_PE_7_7_x0

]]></Node>
<StgValue><ssdm name="empty_1450"/></StgValue>
</operation>

<operation id="1402" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:908 %specmemcore_ln18288 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18288"/></StgValue>
</operation>

<operation id="1403" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:909 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1404" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:911 %empty_1451 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x0

]]></Node>
<StgValue><ssdm name="empty_1451"/></StgValue>
</operation>

<operation id="1405" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:912 %specmemcore_ln18291 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18291"/></StgValue>
</operation>

<operation id="1406" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:913 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1407" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:915 %empty_1452 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1_x0

]]></Node>
<StgValue><ssdm name="empty_1452"/></StgValue>
</operation>

<operation id="1408" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:916 %specmemcore_ln18294 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18294"/></StgValue>
</operation>

<operation id="1409" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:917 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1410" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:919 %empty_1453 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_2_x0

]]></Node>
<StgValue><ssdm name="empty_1453"/></StgValue>
</operation>

<operation id="1411" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:920 %specmemcore_ln18297 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18297"/></StgValue>
</operation>

<operation id="1412" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:921 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1413" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:923 %empty_1454 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_3_x0

]]></Node>
<StgValue><ssdm name="empty_1454"/></StgValue>
</operation>

<operation id="1414" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:924 %specmemcore_ln18300 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18300"/></StgValue>
</operation>

<operation id="1415" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:925 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1416" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:927 %empty_1455 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_4_x0

]]></Node>
<StgValue><ssdm name="empty_1455"/></StgValue>
</operation>

<operation id="1417" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:928 %specmemcore_ln18303 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18303"/></StgValue>
</operation>

<operation id="1418" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:929 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1419" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:931 %empty_1456 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_5_x0

]]></Node>
<StgValue><ssdm name="empty_1456"/></StgValue>
</operation>

<operation id="1420" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:932 %specmemcore_ln18306 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18306"/></StgValue>
</operation>

<operation id="1421" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:933 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1422" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:935 %empty_1457 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_6_x0

]]></Node>
<StgValue><ssdm name="empty_1457"/></StgValue>
</operation>

<operation id="1423" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:936 %specmemcore_ln18309 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18309"/></StgValue>
</operation>

<operation id="1424" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:937 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1425" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:939 %empty_1458 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_7_x0

]]></Node>
<StgValue><ssdm name="empty_1458"/></StgValue>
</operation>

<operation id="1426" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:940 %specmemcore_ln18312 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18312"/></StgValue>
</operation>

<operation id="1427" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:941 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1428" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:943 %empty_1459 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x0

]]></Node>
<StgValue><ssdm name="empty_1459"/></StgValue>
</operation>

<operation id="1429" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:944 %specmemcore_ln18318 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18318"/></StgValue>
</operation>

<operation id="1430" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:945 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1431" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:947 %empty_1460 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1_x0

]]></Node>
<StgValue><ssdm name="empty_1460"/></StgValue>
</operation>

<operation id="1432" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:948 %specmemcore_ln18321 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18321"/></StgValue>
</operation>

<operation id="1433" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:949 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1434" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:951 %empty_1461 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_2_x0

]]></Node>
<StgValue><ssdm name="empty_1461"/></StgValue>
</operation>

<operation id="1435" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:952 %specmemcore_ln18324 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18324"/></StgValue>
</operation>

<operation id="1436" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:953 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1437" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:955 %empty_1462 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_3_x0

]]></Node>
<StgValue><ssdm name="empty_1462"/></StgValue>
</operation>

<operation id="1438" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:956 %specmemcore_ln18327 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18327"/></StgValue>
</operation>

<operation id="1439" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:957 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1440" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:959 %empty_1463 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_4_x0

]]></Node>
<StgValue><ssdm name="empty_1463"/></StgValue>
</operation>

<operation id="1441" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:960 %specmemcore_ln18330 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18330"/></StgValue>
</operation>

<operation id="1442" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:961 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1443" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:963 %empty_1464 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_5_x0

]]></Node>
<StgValue><ssdm name="empty_1464"/></StgValue>
</operation>

<operation id="1444" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:964 %specmemcore_ln18333 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18333"/></StgValue>
</operation>

<operation id="1445" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:965 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1446" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:967 %empty_1465 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_6_x0

]]></Node>
<StgValue><ssdm name="empty_1465"/></StgValue>
</operation>

<operation id="1447" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:968 %specmemcore_ln18336 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18336"/></StgValue>
</operation>

<operation id="1448" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:969 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1449" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:971 %empty_1466 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_7_x0

]]></Node>
<StgValue><ssdm name="empty_1466"/></StgValue>
</operation>

<operation id="1450" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:972 %specmemcore_ln18339 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18339"/></StgValue>
</operation>

<operation id="1451" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:973 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1452" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:975 %empty_1467 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_2_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_0_x0

]]></Node>
<StgValue><ssdm name="empty_1467"/></StgValue>
</operation>

<operation id="1453" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:976 %specmemcore_ln18345 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_2_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18345"/></StgValue>
</operation>

<operation id="1454" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:977 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_2_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1455" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:979 %empty_1468 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x0

]]></Node>
<StgValue><ssdm name="empty_1468"/></StgValue>
</operation>

<operation id="1456" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:980 %specmemcore_ln18348 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18348"/></StgValue>
</operation>

<operation id="1457" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:981 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1458" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:983 %empty_1469 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x0

]]></Node>
<StgValue><ssdm name="empty_1469"/></StgValue>
</operation>

<operation id="1459" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:984 %specmemcore_ln18351 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18351"/></StgValue>
</operation>

<operation id="1460" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:985 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1461" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:987 %empty_1470 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_2_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_3_x0

]]></Node>
<StgValue><ssdm name="empty_1470"/></StgValue>
</operation>

<operation id="1462" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:988 %specmemcore_ln18354 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_2_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18354"/></StgValue>
</operation>

<operation id="1463" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:989 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_2_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1464" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:991 %empty_1471 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_2_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_4_x0

]]></Node>
<StgValue><ssdm name="empty_1471"/></StgValue>
</operation>

<operation id="1465" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:992 %specmemcore_ln18357 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_2_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18357"/></StgValue>
</operation>

<operation id="1466" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:993 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_2_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1467" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:995 %empty_1472 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_2_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_5_x0

]]></Node>
<StgValue><ssdm name="empty_1472"/></StgValue>
</operation>

<operation id="1468" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:996 %specmemcore_ln18360 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_2_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18360"/></StgValue>
</operation>

<operation id="1469" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:997 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_2_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1470" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:999 %empty_1473 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_2_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_6_x0

]]></Node>
<StgValue><ssdm name="empty_1473"/></StgValue>
</operation>

<operation id="1471" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1000 %specmemcore_ln18363 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_2_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18363"/></StgValue>
</operation>

<operation id="1472" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1001 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_2_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1473" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1003 %empty_1474 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_2_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_2_7_x0

]]></Node>
<StgValue><ssdm name="empty_1474"/></StgValue>
</operation>

<operation id="1474" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1004 %specmemcore_ln18366 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_2_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18366"/></StgValue>
</operation>

<operation id="1475" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1005 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_2_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1476" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1007 %empty_1475 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x0

]]></Node>
<StgValue><ssdm name="empty_1475"/></StgValue>
</operation>

<operation id="1477" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1008 %specmemcore_ln18372 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18372"/></StgValue>
</operation>

<operation id="1478" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1009 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1479" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1011 %empty_1476 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_3_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_1_x0

]]></Node>
<StgValue><ssdm name="empty_1476"/></StgValue>
</operation>

<operation id="1480" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1012 %specmemcore_ln18375 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_3_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18375"/></StgValue>
</operation>

<operation id="1481" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1013 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_3_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1482" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1015 %empty_1477 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_3_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_2_x0

]]></Node>
<StgValue><ssdm name="empty_1477"/></StgValue>
</operation>

<operation id="1483" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1016 %specmemcore_ln18378 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_3_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18378"/></StgValue>
</operation>

<operation id="1484" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1017 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_3_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1485" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1019 %empty_1478 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_3_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_3_x0

]]></Node>
<StgValue><ssdm name="empty_1478"/></StgValue>
</operation>

<operation id="1486" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1020 %specmemcore_ln18381 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_3_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18381"/></StgValue>
</operation>

<operation id="1487" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1021 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_3_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1488" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1023 %empty_1479 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_3_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_4_x0

]]></Node>
<StgValue><ssdm name="empty_1479"/></StgValue>
</operation>

<operation id="1489" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1024 %specmemcore_ln18384 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_3_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18384"/></StgValue>
</operation>

<operation id="1490" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1025 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_3_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1491" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1027 %empty_1480 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_3_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_5_x0

]]></Node>
<StgValue><ssdm name="empty_1480"/></StgValue>
</operation>

<operation id="1492" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1028 %specmemcore_ln18387 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_3_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18387"/></StgValue>
</operation>

<operation id="1493" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1029 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_3_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1494" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1031 %empty_1481 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_3_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_6_x0

]]></Node>
<StgValue><ssdm name="empty_1481"/></StgValue>
</operation>

<operation id="1495" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1032 %specmemcore_ln18390 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_3_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18390"/></StgValue>
</operation>

<operation id="1496" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1033 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_3_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1497" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1035 %empty_1482 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_3_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_3_7_x0

]]></Node>
<StgValue><ssdm name="empty_1482"/></StgValue>
</operation>

<operation id="1498" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1036 %specmemcore_ln18393 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_3_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18393"/></StgValue>
</operation>

<operation id="1499" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1037 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_3_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1500" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1039 %empty_1483 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x0

]]></Node>
<StgValue><ssdm name="empty_1483"/></StgValue>
</operation>

<operation id="1501" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1040 %specmemcore_ln18399 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18399"/></StgValue>
</operation>

<operation id="1502" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1041 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1503" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1043 %empty_1484 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x0

]]></Node>
<StgValue><ssdm name="empty_1484"/></StgValue>
</operation>

<operation id="1504" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1044 %specmemcore_ln18402 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18402"/></StgValue>
</operation>

<operation id="1505" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1045 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1506" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1047 %empty_1485 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_4_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_2_x0

]]></Node>
<StgValue><ssdm name="empty_1485"/></StgValue>
</operation>

<operation id="1507" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1048 %specmemcore_ln18405 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18405"/></StgValue>
</operation>

<operation id="1508" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1049 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1509" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1051 %empty_1486 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_4_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_3_x0

]]></Node>
<StgValue><ssdm name="empty_1486"/></StgValue>
</operation>

<operation id="1510" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1052 %specmemcore_ln18408 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18408"/></StgValue>
</operation>

<operation id="1511" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1053 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1512" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1055 %empty_1487 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_4_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_4_x0

]]></Node>
<StgValue><ssdm name="empty_1487"/></StgValue>
</operation>

<operation id="1513" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1056 %specmemcore_ln18411 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18411"/></StgValue>
</operation>

<operation id="1514" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1057 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1515" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1059 %empty_1488 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_4_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_5_x0

]]></Node>
<StgValue><ssdm name="empty_1488"/></StgValue>
</operation>

<operation id="1516" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1060 %specmemcore_ln18414 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18414"/></StgValue>
</operation>

<operation id="1517" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1061 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1518" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1063 %empty_1489 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_4_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_6_x0

]]></Node>
<StgValue><ssdm name="empty_1489"/></StgValue>
</operation>

<operation id="1519" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1064 %specmemcore_ln18417 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18417"/></StgValue>
</operation>

<operation id="1520" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1065 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1521" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1067 %empty_1490 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0

]]></Node>
<StgValue><ssdm name="empty_1490"/></StgValue>
</operation>

<operation id="1522" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1068 %specmemcore_ln18420 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18420"/></StgValue>
</operation>

<operation id="1523" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1069 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1524" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1071 %empty_1491 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x0

]]></Node>
<StgValue><ssdm name="empty_1491"/></StgValue>
</operation>

<operation id="1525" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1072 %specmemcore_ln18426 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18426"/></StgValue>
</operation>

<operation id="1526" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1073 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1527" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1075 %empty_1492 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_5_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_1_x0

]]></Node>
<StgValue><ssdm name="empty_1492"/></StgValue>
</operation>

<operation id="1528" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1076 %specmemcore_ln18429 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18429"/></StgValue>
</operation>

<operation id="1529" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1077 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1530" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1079 %empty_1493 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x0

]]></Node>
<StgValue><ssdm name="empty_1493"/></StgValue>
</operation>

<operation id="1531" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1080 %specmemcore_ln18432 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18432"/></StgValue>
</operation>

<operation id="1532" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1081 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1533" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1083 %empty_1494 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x0

]]></Node>
<StgValue><ssdm name="empty_1494"/></StgValue>
</operation>

<operation id="1534" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1084 %specmemcore_ln18435 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18435"/></StgValue>
</operation>

<operation id="1535" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1085 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1536" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1087 %empty_1495 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_5_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_4_x0

]]></Node>
<StgValue><ssdm name="empty_1495"/></StgValue>
</operation>

<operation id="1537" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1088 %specmemcore_ln18438 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18438"/></StgValue>
</operation>

<operation id="1538" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1089 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1539" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1091 %empty_1496 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_5_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_5_x0

]]></Node>
<StgValue><ssdm name="empty_1496"/></StgValue>
</operation>

<operation id="1540" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1092 %specmemcore_ln18441 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18441"/></StgValue>
</operation>

<operation id="1541" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1093 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1542" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1095 %empty_1497 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_5_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_6_x0

]]></Node>
<StgValue><ssdm name="empty_1497"/></StgValue>
</operation>

<operation id="1543" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1096 %specmemcore_ln18444 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18444"/></StgValue>
</operation>

<operation id="1544" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1097 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1545" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1099 %empty_1498 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_5_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_5_7_x0

]]></Node>
<StgValue><ssdm name="empty_1498"/></StgValue>
</operation>

<operation id="1546" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1100 %specmemcore_ln18447 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18447"/></StgValue>
</operation>

<operation id="1547" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1101 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1548" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1103 %empty_1499 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_6_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_0_x0

]]></Node>
<StgValue><ssdm name="empty_1499"/></StgValue>
</operation>

<operation id="1549" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1104 %specmemcore_ln18453 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_6_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18453"/></StgValue>
</operation>

<operation id="1550" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1105 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_6_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1551" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1107 %empty_1500 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_6_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_1_x0

]]></Node>
<StgValue><ssdm name="empty_1500"/></StgValue>
</operation>

<operation id="1552" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1108 %specmemcore_ln18456 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_6_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18456"/></StgValue>
</operation>

<operation id="1553" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1109 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_6_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1554" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1111 %empty_1501 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_6_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_2_x0

]]></Node>
<StgValue><ssdm name="empty_1501"/></StgValue>
</operation>

<operation id="1555" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1112 %specmemcore_ln18459 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_6_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18459"/></StgValue>
</operation>

<operation id="1556" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1113 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_6_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1557" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1115 %empty_1502 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_6_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_3_x0

]]></Node>
<StgValue><ssdm name="empty_1502"/></StgValue>
</operation>

<operation id="1558" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1116 %specmemcore_ln18462 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_6_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18462"/></StgValue>
</operation>

<operation id="1559" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1117 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_6_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1560" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1119 %empty_1503 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_6_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_4_x0

]]></Node>
<StgValue><ssdm name="empty_1503"/></StgValue>
</operation>

<operation id="1561" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1120 %specmemcore_ln18465 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_6_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18465"/></StgValue>
</operation>

<operation id="1562" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1121 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_6_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1563" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1123 %empty_1504 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_6_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_5_x0

]]></Node>
<StgValue><ssdm name="empty_1504"/></StgValue>
</operation>

<operation id="1564" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1124 %specmemcore_ln18468 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_6_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18468"/></StgValue>
</operation>

<operation id="1565" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1125 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_6_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1566" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1127 %empty_1505 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_6_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_6_x0

]]></Node>
<StgValue><ssdm name="empty_1505"/></StgValue>
</operation>

<operation id="1567" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1128 %specmemcore_ln18471 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_6_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18471"/></StgValue>
</operation>

<operation id="1568" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1129 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_6_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1569" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1131 %empty_1506 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_6_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_6_7_x0

]]></Node>
<StgValue><ssdm name="empty_1506"/></StgValue>
</operation>

<operation id="1570" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1132 %specmemcore_ln18474 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_6_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18474"/></StgValue>
</operation>

<operation id="1571" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1133 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_6_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1572" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1135 %empty_1507 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x0

]]></Node>
<StgValue><ssdm name="empty_1507"/></StgValue>
</operation>

<operation id="1573" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1136 %specmemcore_ln18480 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18480"/></StgValue>
</operation>

<operation id="1574" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1137 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1575" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1139 %empty_1508 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_7_1_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_1_x0

]]></Node>
<StgValue><ssdm name="empty_1508"/></StgValue>
</operation>

<operation id="1576" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1140 %specmemcore_ln18483 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_7_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18483"/></StgValue>
</operation>

<operation id="1577" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1141 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_7_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1578" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1143 %empty_1509 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_7_2_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_2_x0

]]></Node>
<StgValue><ssdm name="empty_1509"/></StgValue>
</operation>

<operation id="1579" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1144 %specmemcore_ln18486 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_7_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18486"/></StgValue>
</operation>

<operation id="1580" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1145 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_7_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1581" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1147 %empty_1510 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_7_3_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_3_x0

]]></Node>
<StgValue><ssdm name="empty_1510"/></StgValue>
</operation>

<operation id="1582" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1148 %specmemcore_ln18489 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_7_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18489"/></StgValue>
</operation>

<operation id="1583" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1149 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_7_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1584" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1151 %empty_1511 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_7_4_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_4_x0

]]></Node>
<StgValue><ssdm name="empty_1511"/></StgValue>
</operation>

<operation id="1585" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1152 %specmemcore_ln18492 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_7_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18492"/></StgValue>
</operation>

<operation id="1586" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1153 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_7_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1587" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1155 %empty_1512 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_7_5_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_5_x0

]]></Node>
<StgValue><ssdm name="empty_1512"/></StgValue>
</operation>

<operation id="1588" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1156 %specmemcore_ln18495 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_7_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18495"/></StgValue>
</operation>

<operation id="1589" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1157 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_7_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1590" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1159 %empty_1513 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_7_6_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_6_x0

]]></Node>
<StgValue><ssdm name="empty_1513"/></StgValue>
</operation>

<operation id="1591" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1160 %specmemcore_ln18498 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_7_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18498"/></StgValue>
</operation>

<operation id="1592" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1161 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_7_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1593" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1163 %empty_1514 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_7_7_x0, i128 %fifo_C_drain_C_drain_IO_L1_out_7_7_x0

]]></Node>
<StgValue><ssdm name="empty_1514"/></StgValue>
</operation>

<operation id="1594" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1164 %specmemcore_ln18501 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_7_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18501"/></StgValue>
</operation>

<operation id="1595" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1165 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_7_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1596" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1167 %empty_1515 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x0

]]></Node>
<StgValue><ssdm name="empty_1515"/></StgValue>
</operation>

<operation id="1597" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1168 %specmemcore_ln18507 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18507"/></StgValue>
</operation>

<operation id="1598" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1169 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1599" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1171 %empty_1516 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x0

]]></Node>
<StgValue><ssdm name="empty_1516"/></StgValue>
</operation>

<operation id="1600" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1172 %specmemcore_ln18510 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18510"/></StgValue>
</operation>

<operation id="1601" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1173 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1602" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1175 %empty_1517 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x0

]]></Node>
<StgValue><ssdm name="empty_1517"/></StgValue>
</operation>

<operation id="1603" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1176 %specmemcore_ln18513 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18513"/></StgValue>
</operation>

<operation id="1604" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1177 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1605" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1179 %empty_1518 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x0

]]></Node>
<StgValue><ssdm name="empty_1518"/></StgValue>
</operation>

<operation id="1606" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1180 %specmemcore_ln18516 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18516"/></StgValue>
</operation>

<operation id="1607" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1181 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1608" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1183 %empty_1519 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x0

]]></Node>
<StgValue><ssdm name="empty_1519"/></StgValue>
</operation>

<operation id="1609" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1184 %specmemcore_ln18519 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18519"/></StgValue>
</operation>

<operation id="1610" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1185 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1611" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1187 %empty_1520 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x0

]]></Node>
<StgValue><ssdm name="empty_1520"/></StgValue>
</operation>

<operation id="1612" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1188 %specmemcore_ln18522 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18522"/></StgValue>
</operation>

<operation id="1613" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1189 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1614" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1191 %empty_1521 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x0

]]></Node>
<StgValue><ssdm name="empty_1521"/></StgValue>
</operation>

<operation id="1615" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1192 %specmemcore_ln18525 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18525"/></StgValue>
</operation>

<operation id="1616" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1193 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1617" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1195 %empty_1522 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x0, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x0

]]></Node>
<StgValue><ssdm name="empty_1522"/></StgValue>
</operation>

<operation id="1618" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1196 %specmemcore_ln18528 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18528"/></StgValue>
</operation>

<operation id="1619" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1197 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x0, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1620" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:1198 %empty_1523 = specchannel i32 @_ssdm_op_SpecChannel, void @C_c_str, i32 1, void @p_str, void @p_str, i32 37, i32 0, i64 %C_c, i64 %C_c

]]></Node>
<StgValue><ssdm name="empty_1523"/></StgValue>
</operation>

<operation id="1621" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1199 %specinterface_ln17601 = specinterface void @_ssdm_op_SpecInterface, i64 %C_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln17601"/></StgValue>
</operation>

<operation id="1622" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:1200 %empty_1524 = specchannel i32 @_ssdm_op_SpecChannel, void @C_c1_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %C_c1, i64 %C_c1

]]></Node>
<StgValue><ssdm name="empty_1524"/></StgValue>
</operation>

<operation id="1623" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1201 %specinterface_ln17601 = specinterface void @_ssdm_op_SpecInterface, i64 %C_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln17601"/></StgValue>
</operation>

<operation id="1624" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="128" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split:1377 %call_ln20312 = call void @C_drain_IO_L3_out_serialize_x0, i512 %gmem_C, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_x0, i64 %C_c

]]></Node>
<StgValue><ssdm name="call_ln20312"/></StgValue>
</operation>

<operation id="1625" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="0">
<![CDATA[
.split:1378 %ret_ln20317 = ret

]]></Node>
<StgValue><ssdm name="ret_ln20317"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
