category: sci-electronics
conflicts: []
description: A Verilog simulation and synthesis tool
id: 0
license: LGPL-2.1
name: iverilog
requires:
- 
  category: sys-libs
  description: ""
  id: 0
  license: ""
  name: readline
  
  version: ""
- 
  category: sys-libs
  description: ""
  id: 0
  license: ""
  name: zlib
  
  version: ""
uri: []
use_flags:
- examples
version: "9999"
