<profile>

<section name = "Vitis HLS Report for 'v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3'" level="0">
<item name = "Date">Mon Sep  5 13:09:04 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 8.469 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_271_3">?, ?, 6, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 3, -, -, -</column>
<column name="Expression">-, -, 0, 147, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 51, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 171, -</column>
<column name="Register">-, -, 144, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_9ns_9ns_17_1_1_U201">mul_9ns_9ns_17_1_1, 0, 0, 0, 51, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_9ns_9s_16ns_16_4_1_U202">mac_muladd_9ns_9s_16ns_16_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_9ns_9s_16ns_16_4_1_U203">mac_muladd_9ns_9s_16ns_16_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_9ns_9s_16ns_16_4_1_U204">mac_muladd_9ns_9s_16ns_16_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="x_12_fu_256_p2">+, 0, 0, 17, 10, 1</column>
<column name="ret_V_6_fu_422_p2">-, 0, 0, 16, 9, 9</column>
<column name="ret_V_7_fu_454_p2">-, 0, 0, 16, 9, 9</column>
<column name="ret_V_8_fu_472_p2">-, 0, 0, 16, 9, 9</column>
<column name="and_ln285_1_fu_286_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_2_fu_280_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_219">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_221">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op45_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op50_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln271_fu_250_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="icmp_ln286_fu_262_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln287_fu_274_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="icmp_ln300_fu_387_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln285_fu_298_p2">or, 0, 0, 2, 1, 1</column>
<column name="ppalpha_V_fu_397_p3">select, 0, 0, 10, 1, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln285_fu_292_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln286_fu_268_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_empty_reg_219">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter1_rhs_3_reg_199">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter1_rhs_6_reg_189">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter1_rhs_reg_209">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter2_empty_reg_219">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter2_rhs_3_reg_199">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter2_rhs_6_reg_189">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter2_rhs_reg_209">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_x_11">9, 2, 10, 20</column>
<column name="outLayer0_blk_n">9, 2, 1, 2</column>
<column name="outLayer1_blk_n">9, 2, 1, 2</column>
<column name="p_0_0_0_0_022_out_o">9, 2, 8, 16</column>
<column name="p_0_1_0_0_024_out_o">9, 2, 8, 16</column>
<column name="p_0_2_0_0_026_out_o">9, 2, 8, 16</column>
<column name="srcLayer1Alphax_blk_n">9, 2, 1, 2</column>
<column name="srcLayer1x_blk_n">9, 2, 1, 2</column>
<column name="x_fu_100">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_reg_219">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_rhs_3_reg_199">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_rhs_6_reg_189">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_rhs_reg_209">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter2_empty_reg_219">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter2_rhs_3_reg_199">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter2_rhs_6_reg_189">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter2_rhs_reg_209">8, 0, 8, 0</column>
<column name="icmp_ln271_reg_602">1, 0, 1, 0</column>
<column name="or_ln285_reg_606">1, 0, 1, 0</column>
<column name="rhs_3_reg_199">8, 0, 8, 0</column>
<column name="rhs_3_reg_199_pp0_iter3_reg">8, 0, 8, 0</column>
<column name="rhs_6_reg_189">8, 0, 8, 0</column>
<column name="rhs_6_reg_189_pp0_iter3_reg">8, 0, 8, 0</column>
<column name="rhs_reg_209">8, 0, 8, 0</column>
<column name="rhs_reg_209_pp0_iter3_reg">8, 0, 8, 0</column>
<column name="x_fu_100">10, 0, 10, 0</column>
<column name="zext_ln301_cast_reg_597">9, 0, 17, 8</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, v_mix_core_alpha&lt;true, true&gt;_Pipeline_VITIS_LOOP_271_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, v_mix_core_alpha&lt;true, true&gt;_Pipeline_VITIS_LOOP_271_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, v_mix_core_alpha&lt;true, true&gt;_Pipeline_VITIS_LOOP_271_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, v_mix_core_alpha&lt;true, true&gt;_Pipeline_VITIS_LOOP_271_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, v_mix_core_alpha&lt;true, true&gt;_Pipeline_VITIS_LOOP_271_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, v_mix_core_alpha&lt;true, true&gt;_Pipeline_VITIS_LOOP_271_3, return value</column>
<column name="outLayer0_dout">in, 24, ap_fifo, outLayer0, pointer</column>
<column name="outLayer0_num_data_valid">in, 2, ap_fifo, outLayer0, pointer</column>
<column name="outLayer0_fifo_cap">in, 2, ap_fifo, outLayer0, pointer</column>
<column name="outLayer0_empty_n">in, 1, ap_fifo, outLayer0, pointer</column>
<column name="outLayer0_read">out, 1, ap_fifo, outLayer0, pointer</column>
<column name="srcLayer1x_dout">in, 24, ap_fifo, srcLayer1x, pointer</column>
<column name="srcLayer1x_num_data_valid">in, 2, ap_fifo, srcLayer1x, pointer</column>
<column name="srcLayer1x_fifo_cap">in, 2, ap_fifo, srcLayer1x, pointer</column>
<column name="srcLayer1x_empty_n">in, 1, ap_fifo, srcLayer1x, pointer</column>
<column name="srcLayer1x_read">out, 1, ap_fifo, srcLayer1x, pointer</column>
<column name="srcLayer1Alphax_dout">in, 8, ap_fifo, srcLayer1Alphax, pointer</column>
<column name="srcLayer1Alphax_num_data_valid">in, 5, ap_fifo, srcLayer1Alphax, pointer</column>
<column name="srcLayer1Alphax_fifo_cap">in, 5, ap_fifo, srcLayer1Alphax, pointer</column>
<column name="srcLayer1Alphax_empty_n">in, 1, ap_fifo, srcLayer1Alphax, pointer</column>
<column name="srcLayer1Alphax_read">out, 1, ap_fifo, srcLayer1Alphax, pointer</column>
<column name="outLayer1_din">out, 24, ap_fifo, outLayer1, pointer</column>
<column name="outLayer1_num_data_valid">in, 2, ap_fifo, outLayer1, pointer</column>
<column name="outLayer1_fifo_cap">in, 2, ap_fifo, outLayer1, pointer</column>
<column name="outLayer1_full_n">in, 1, ap_fifo, outLayer1, pointer</column>
<column name="outLayer1_write">out, 1, ap_fifo, outLayer1, pointer</column>
<column name="width">in, 10, ap_none, width, scalar</column>
<column name="zext_ln301">in, 9, ap_none, zext_ln301, scalar</column>
<column name="bkgpix_val_V_2">in, 8, ap_none, bkgpix_val_V_2, scalar</column>
<column name="bkgpix_val_V_1">in, 8, ap_none, bkgpix_val_V_1, scalar</column>
<column name="bkgpix_val_V">in, 8, ap_none, bkgpix_val_V, scalar</column>
<column name="layerStartX">in, 16, ap_none, layerStartX, scalar</column>
<column name="add75">in, 17, ap_none, add75, scalar</column>
<column name="and_ln285">in, 1, ap_none, and_ln285, scalar</column>
<column name="tobool83_not">in, 1, ap_none, tobool83_not, scalar</column>
<column name="hwReg_layerEnable_load_cast">in, 1, ap_none, hwReg_layerEnable_load_cast, scalar</column>
<column name="p_0_2_0_0_026_out_i">in, 8, ap_ovld, p_0_2_0_0_026_out, pointer</column>
<column name="p_0_2_0_0_026_out_o">out, 8, ap_ovld, p_0_2_0_0_026_out, pointer</column>
<column name="p_0_2_0_0_026_out_o_ap_vld">out, 1, ap_ovld, p_0_2_0_0_026_out, pointer</column>
<column name="p_0_1_0_0_024_out_i">in, 8, ap_ovld, p_0_1_0_0_024_out, pointer</column>
<column name="p_0_1_0_0_024_out_o">out, 8, ap_ovld, p_0_1_0_0_024_out, pointer</column>
<column name="p_0_1_0_0_024_out_o_ap_vld">out, 1, ap_ovld, p_0_1_0_0_024_out, pointer</column>
<column name="p_0_0_0_0_022_out_i">in, 8, ap_ovld, p_0_0_0_0_022_out, pointer</column>
<column name="p_0_0_0_0_022_out_o">out, 8, ap_ovld, p_0_0_0_0_022_out, pointer</column>
<column name="p_0_0_0_0_022_out_o_ap_vld">out, 1, ap_ovld, p_0_0_0_0_022_out, pointer</column>
</table>
</item>
</section>
</profile>
