[["Static Scheduling of Multi-Domain Memories For Functional Verification.", ["Murali Kudlugi", "Charles Selvidge", "Russell Tessier"], "https://doi.org/10.1109/ICCAD.2001.968590", 8], ["A Simulation-Based Method for the Verification of Shared Memory in Multiprocessor Systems.", ["Scott A. Taylor", "Carl Ramey", "Craig Barner", "David Asher"], "https://doi.org/10.1109/ICCAD.2001.968591", 8], ["Predicting the Performance of Synchronous Discrete Event Simulation Systems.", ["Jinsheng Xu", "Moon-Jung Chung"], "https://doi.org/10.1109/ICCAD.2001.968592", 0], ["System-Level Exploration for Pareto-Optimal Configurations in Parameterized Systems-on-a-Chip.", ["Tony Givargis", "Frank Vahid", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2001.968593", 6], ["System Level Design with Spade: an M-JPEG Case Study.", ["Paul Lieverse", "Todor Stefanov", "Pieter van der Wolf", "Ed F. Deprettere"], "https://doi.org/10.1109/ICCAD.2001.968594", 8], ["NetBench: A Benchmarking Suite for Network Processors.", ["Gokhan Memik", "William H. Mangione-Smith", "Wendong Hu"], "https://doi.org/10.1109/ICCAD.2001.968595", 0], ["Analysis of Substrate Thermal Gradient Effects on Optimal Buffer Insertion.", ["Amir H. Ajami", "Kaustav Banerjee", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2001.968596", 5], ["A New Algorithm for Routing Tree Construction with Buffer Insertion and Wire Sizing under Obstacle Constraints.", ["Xiaoping Tang", "Ruiqi Tian", "Hua Xiang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.2001.968597", 8], ["Bus Encoding to Prevent Crosstalk Delay.", ["Bret M. Victor", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.2001.968598", 0], ["Behavioral Modeling of Analog Circuits by Wavelet Collocation Method.", ["Xin Li", "Xuan Zeng", "Dian Zhou", "Xieting Ling"], "https://doi.org/10.1109/ICCAD.2001.968599", 5], ["Simulation-Based Automatic Generation of Signomial and Posynomial Performance Models for Analog Integrated Circuit Sizing.", ["Walter Daems", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.2001.968600", 5], ["Power Grid Transient Simulation in Linear Time Based on Transmission-Line-Modeling Alternating-Direction-Implicit Method.", ["Yu-Min Lee", "Charlie Chung-Ping Chen"], "https://doi.org/10.1109/ICCAD.2001.968601", 0], ["Sequential SPFDs.", ["Subarnarekha Sinha", "Andreas Kuehlmann", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2001.968602", 7], ["On the Optimization Power of Redundancy Addition and Removal Techniques for Sequential Circuits.", ["Enrique San Millan", "Luis Entrena", "Jose Alberto Espejo"], "https://doi.org/10.1109/ICCAD.2001.968603", 4], ["Placement Driven Retiming with a Coupled Edge Timing Model.", ["Ingmar Neumann", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.2001.968604", 8], ["Solution of Parallel Language Equations for Logic Synthesis.", ["Nina Yevtushenko", "Tiziano Villa", "Robert K. Brayton", "Alexandre Petrenko", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2001.968605", 0], ["CALiBeR: A Software Pipelining Algorithm for Clustered Embedded VLIW Processors.", ["Cagdas Akturan", "Margarida F. Jacome"], "https://doi.org/10.1109/ICCAD.2001.968606", 7], ["Software-Assisted Cache Replacement Mechanisms for Embedded Systems.", ["Prabhat Jain", "Srinivas Devadas", "Daniel W. Engels", "Larry Rudolph"], "https://doi.org/10.1109/ICCAD.2001.968607", 8], ["Instruction Generation for Hybrid Reconfigurable Systems.", ["Ryan Kastner", "Seda Ogrenci Memik", "Elaheh Bozorgzadeh", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2001.968608", 0], ["Interconnect Resource-Aware Placement for Hierarchical FPGAs.", ["Amit Singh", "Ganapathy Parthasarathy", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2001.968609", 5], ["A Router for Symmetrical FPGAs Based on Exact Routing Density Evaluation.", ["Nak-Woong Eum", "Taewhan Kim", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.2001.968610", 7], ["A Search-Based Bump-and-Refit Approach to Incremental Routing for ECO Applications in FPGAs.", ["Vinay Verma", "Shantanu Dutt"], "https://doi.org/10.1109/ICCAD.2001.968611", 0], ["Area Minimization of Power Distribution Network Using Efficient Nonlinear Programming Techniques.", ["Xiaohai Wu", "Xianlong Hong", "Yici Cai", "Chung-Kuan Cheng", "Jun Gu", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.2001.968612", 5], ["Coupled Analysis of Electromigration Reliability and Performance in ULSI Signal Nets.", ["Kaustav Banerjee", "Amit Mehrotra"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2001.10006", 7], ["Compact Modeling and SPICE-Based Simulation for Electrothermal Analysis of Multilevel ULSI Interconnects.", ["TingYen Chiang", "Kaustav Banerjee", "Krishna Saraswat"], "https://doi.org/10.1109/ICCAD.2001.968613", 0], ["Will Nanotechnology Change the Way We Design and Verify Systems? (Panel).", ["Andreas Kuehlmann", "Robert W. Dutton", "Paul D. Franzon", "Seth Copen Goldstein", "Philip Luekes", "Eric Parker", "Thomas N. Theis"], "http://www.sigda.org/Archives/ProceedingArchives/Iccad/Iccad2001/papers/2001/iccad01/htmfiles/sun_sgi/iccadabs.htm#panel1", 0], ["Min-Area Retiming on Dynamic Circuit Structures.", ["Jason Baumgartner", "Andreas Kuehlmann"], "https://doi.org/10.1109/ICCAD.2001.968615", 7], ["Verification of Integer Multipliers on the Arithmetic Bit Level.", ["Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.2001.968616", 7], ["Induction-Based Gate-Level Verification of Multipliers.", ["Ying-Tsai Chang", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2001.968617", 0], ["An Assembly-Level Execution-Time Model for Pipelined Architectures.", ["Giovanni Beltrame", "Carlo Brandolese", "William Fornaciari", "Fabio Salice", "Donatella Sciuto", "Vito Trianni"], "https://doi.org/10.1109/ICCAD.2001.968618", 6], ["Improving Memory Energy Using Access Pattern Classification.", ["Mahmut T. Kandemir", "Ugur Sezer", "Victor Delaluz"], "https://doi.org/10.1109/ICCAD.2001.968619", 6], ["System-Level Power/Performance Analysis of Portable Multimedia Systems Communicating over Wireless Channels.", ["Radu Marculescu", "Amit Nandi", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2001.968620", 0], ["Congestion Aware Layout Driven Logic Synthesis.", ["Thomas Kutzschebauch", "Leon Stok"], "https://doi.org/10.1109/ICCAD.2001.968621", 8], ["Addressing the Timing Closure Problem by Integrating Logic Optimization and Placement.", ["Wilsin Gosti", "Sunil P. Khatri", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2001.968622", 8], ["An Algorithm for Simultaneous Pin Assignment and Routing.", ["Hua Xiang", "Xiaoping Tang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.2001.968623", 0], ["Techniques for Including Dielectrics when Extracting Passive Low-Order Models of High Speed Interconnect.", ["Luca Daniel", "Alberto L. Sangiovanni-Vincentelli", "Jacob White"], "https://doi.org/10.1109/ICCAD.2001.968625", 5], ["A Convex Programming Approach to Positive Real Rational Approximation.", ["Carlos P. Coelho", "Joel R. Phillips", "Luis Miguel Silveira"], "https://doi.org/10.1109/ICCAD.2001.968626", 7], ["A Trajectory Piecewise-Linear Approach to Model Order Reduction and Fast Simulation of Nonlinear Circuits and Micromachined Devices.", ["Michal Rewienski", "Jacob White"], "https://doi.org/10.1109/ICCAD.2001.968627", 0], ["Low Power System Scheduling and Synthesis.", ["Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.2001.968629", 5], ["Integral Design Representations for Embedded Systems.", ["Lothar Thiele"], "https://doi.org/10.1109/ICCAD.2001.968631", 0], ["Optimisation Problems for Dynamic Concurrent Task-Based Systems.", ["Diederik Verkest", "Peng Yang", "Chun Wong", "Paul Marchal"], "https://doi.org/10.1109/ICCAD.2001.968632", 0], ["Embedded Tutorial: CAD Solutions and Outstanding Challenges for Mixed-Signal and RF IC Design.", ["Domine Leenaerts", "Rob A. Rutenbar", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.2001.968633", 0], ["Efficient Conflict Driven Learning in Boolean Satisfiability Solver.", ["Lintao Zhang", "Conor F. Madigan", "Matthew W. Moskewicz", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.2001.968634", 7], ["Partition-Based Decision Heuristics for Image Computation Using SAT and BDDs.", ["Aarti Gupta", "Zijiang Yang", "Pranav Ashar", "Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.2001.968635", 7], ["Non-linear Quantification Scheduling in Image Computation.", ["Pankaj Chauhan", "Edmund M. Clarke", "Somesh Jha", "James H. Kukula", "Thomas R. Shiple", "Helmut Veith", "Dong Wang"], "https://doi.org/10.1109/ICCAD.2001.968636", 0], ["Symbolic Algebra and Timing Driven Data-flow Synthesis.", ["Armita Peymandoust", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2001.968637", 6], ["Application-Driven Processor Design Exploration for Power-Performance Trade-off Analysis.", ["Diana Marculescu", "Anoop Iyer"], "https://doi.org/10.1109/ICCAD.2001.968638", 8], ["A System for Synthesizing Optimized FPGA Hardware from MATLAB.", ["Malay Haldar", "Anshuman Nayak", "Alok N. Choudhary", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.2001.968639", 6], ["Behavior-to-Placed RTL Synthesis with Performance-Driven Placement.", ["Daehong Kim", "Jinyong Jung", "Sunghyun Lee", "Jinhwan Jeon", "Kiyoung Choi"], "https://doi.org/10.1109/ICCAD.2001.968640", 0], ["Formulae and Applications of Interconnect Estimation Considering Shield Insertion and Net Ordering.", ["James D. Z. Ma", "Lei He"], "https://doi.org/10.1109/ICCAD.2001.968641", 6], ["Hybrid Structured Clock Network Construction.", ["Haihua Su", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2001.968643", 4], ["CASh: A Novel \"Clock as Shield\" Design Methodology for Noise Immune Precharge-Evaluate Logic.", ["Yonghee Im", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2001.968644", 0], ["The Sizing Rules Method for Analog Integrated Circuit Design.", ["Helmut E. Graeb", "Stephan Zizala", "Josef Eckmueller", "Kurt Antreich"], "https://doi.org/10.1109/ICCAD.2001.968645", 7], ["ASF: A Practical Simulation-Based Methodology for the Synthesis of Custom Analog Circuits.", ["Michael Krasnicki", "Rodney Phelps", "James R. Hellums", "Mark McClung", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.2001.968646", 8], ["A Layout-Aware Synthesis Methodology for RF Circuits.", ["Peter J. Vancorenland", "Geert Van der Plas", "Michiel Steyaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.2001.968647", 0], ["On Identifying Don't Care Inputs of Test Patterns for Combinational Circuits.", ["Seiji Kajihara", "Kohei Miyase"], "https://doi.org/10.1109/ICCAD.2001.968648", 6], ["REDI: An Efficient Fault Oriented Procedure to Identify Redundant Faults in Combinational Logic Circuits.", ["Chen Wang", "Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.2001.968649", 5], ["Crosstalk Fault Detection by Dynamic Idd.", ["Xiaoyun Sun", "Seonki Kim", "Bapiraju Vinnakota"], "https://doi.org/10.1109/ICCAD.2001.968650", 0], ["Color Permutation: An Iterative Algorithm for Memory Packing.", ["Jianwen Zhu", "Edward S. Rogers Sr."], "https://doi.org/10.1109/ICCAD.2001.968651", 4], ["Constraint Satisfaction for Relative Location Assignment and Scheduling.", ["Carlos A. Alba Pinto", "Bart Mesman", "Jochen A. G. Jess"], "https://doi.org/10.1109/ICCAD.2001.968652", 7], ["A Super-Scheduler for Embedded Reconfigurable Systems.", ["Seda Ogrenci Memik", "Elaheh Bozorgzadeh", "Ryan Kastner", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2001.968653", 0], ["Multilevel Approach to Full-Chip Gridless Routing.", ["Jason Cong", "Jie Fang", "Yan Zhang VI"], "https://doi.org/10.1109/ICCAD.2001.968655", 8], ["A Force-Directed Maze Router.", ["Fan Mo", "Abdallah Tabbara", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2001.968658", 4], ["Minimum-Buffered Routing of Non-Critical Nets for Slew Rate and Reliability Control.", ["Charles J. Alpert", "Andrew B. Kahng", "Bao Liu", "Ion I. Mandoiu", "Alexander Zelikovsky"], "https://doi.org/10.1109/ICCAD.2001.968659", 0], ["Highly Accurate Fast Methods for Extraction and Sparsification of Substrate Coupling Based on Low-Rank Approximation.", ["Joe Kanapka", "Jacob White"], "https://doi.org/10.1109/ICCAD.2001.968661", 7], ["Fast 3-D Inductance Extraction in Lossy Multi-Layer Substrate.", ["Minqing Liu", "Tiejun Yu", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.2001.968663", 6], ["Simulation Approaches for Strongly Coupled Interconnect Systems.", ["Joel R. Phillips", "Luis Miguel Silveira"], "https://doi.org/10.1109/ICCAD.2001.968665", 0], ["BOOM - A Heuristic Boolean Minimizer.", ["Jan Hlavicka", "Petr Fiser"], "https://doi.org/10.1109/ICCAD.2001.968667", 4], ["Faster SAT and Smaller BDDs via Common Function Structure.", ["Fadi A. Aloul", "Igor L. Markov", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.2001.968669", 6], ["Recursive Bipartitioning of BDDs for Performance Driven Synthesis of Pass Transistor Logic Circuits.", ["Rupesh S. Shelar", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2001.968674", 4], ["A Probabilistic Constructive Approach to Optimization Problems.", ["Jennifer L. Wong", "Farinaz Koushanfar", "Seapahn Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2001.968676", 0], ["Energy Efficient Real-Time Scheduling.", ["Amit Sinha", "Anantha Chandrakasan"], "https://doi.org/10.1109/ICCAD.2001.968679", 13], ["Efficient Performance Estimation for General Real-Time Task Systems.", ["Hongchao Stephanie Liu", "Xiaobo Sharon Hu"], "https://doi.org/10.1109/ICCAD.2001.968681", 7], ["Stars in VCC: Complementing Simulation with Worst-Case Analysis.", ["Felice Balarin"], "https://doi.org/10.1109/ICCAD.2001.968683", 0], ["Multigrid-Like Technique for Power Grid Analysis.", ["Joseph N. Kozhaya", "Sani R. Nassif", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2001.968685", 8], ["An Analytical High-Level Battery Model for Use in Energy Management of Portable Electronic Systems.", ["Daler N. Rakhmatov", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2001.968687", 6], ["Power-Delay Modeling of Dynamic CMOS Gates for Circuit Optimization.", ["Jose Luis Rossello", "Jaume Segura"], "https://doi.org/10.1109/ICCAD.2001.968689", 0], ["A Symbolic Simulation-Based Methodology for Generating Black-Box Timing Models of Custom Macrocells.", ["Clayton B. McDonald", "Randal E. Bryant"], "https://doi.org/10.1109/ICCAD.2001.968691", 6], ["On the Signal Bounding Problem in Timing Analysis.", ["Jin-fuw Lee", "Daniel L. Ostapko", "Jeffery Soreff", "C. K. Wong"], "https://doi.org/10.1109/ICCAD.2001.968693", 8], ["False-Noise Analysis using Logic Implications.", ["Alexey Glebov", "Sergey Gavrilov", "David T. Blaauw", "Supamas Sirichotiyakul", "Chanhee Oh", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2001.968695", 0], ["The Design and Optimization of SOC Test Solutions.", ["Erik Larsson", "Zebo Peng", "Gunnar Carlsson"], "https://doi.org/10.1109/ICCAD.2001.968697", 8], ["Accurate CMOS Bridge Fault Modeling with Neural Network-Based VHDL Saboteurs.", ["Donald B. Shaw", "Dhamin Al-Khalili", "Come Rozon"], "https://doi.org/10.1109/ICCAD.2001.968700", 6], ["Algorithm Level Re-Computing - A Register Transfer Level Concurrent Error Detection Technique.", ["Kaijie Wu", "Ramesh Karri"], "https://doi.org/10.1109/ICCAD.2001.968702", 0], ["Transient Power Management Through High Level Synthesis.", ["Vijay Raghunathan", "Srivaths Ravi", "Anand Raghunathan", "Ganesh Lakshminarayana"], "https://doi.org/10.1109/ICCAD.2001.968703", 8], ["An Integrated Data Path Optimization for Low Power Based on Network Flow Method.", ["Chun-Gi Lyuh", "Taewhan Kim", "Chien-Liang Liu"], "https://doi.org/10.1109/ICCAD.2001.968704", 7], ["What is the Limit of Energy Saving by Dynamic Voltage Scaling?", ["Gang Qu"], "https://doi.org/10.1109/ICCAD.2001.968707", 0], ["Local Search for Final Placement in VLSI Design.", ["Oluf Faroe", "David Pisinger", "Martin Zachariasen"], "https://doi.org/10.1109/ICCAD.2001.968708", 8], ["Congestion Reduction During Placement Based on Integer Programming.", ["Xiaojian Yang", "Ryan Kastner", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2001.968712", 4], ["Direct Transistor-Level Layout for Digital Blocks.", ["Prakash Gopalakrishnan", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2001.968713", 0], ["Model Reduction of Variable-Geometry Interconnects using Variational Spectrally-Weighted Balanced Truncation.", ["Payam Heydari", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2001.968716", 6], ["Improving the Robustness of a Surface Integral Formulation for Wideband Impendance Extraction of 3D Structures.", ["Zhenhai Zhu", "Jingfang Huang", "Ben Song", "Jacob White"], "https://doi.org/10.1109/ICCAD.2001.968718", 6], ["Practical Considerations in RLCK Crosstalk Analysis for Digital Integrated Circuits.", ["Steven C. Chan", "Kenneth L. Shepard"], "https://doi.org/10.1109/ICCAD.2001.968721", 0], ["Single-Pass Redundancy Addition and Removal.", ["Chih-Wei Jim Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2001.968723", 4], ["Efficient Canonical Form for Boolean Matching of Complex Functions in Large Libraries.", ["Jovanka Ciric", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.2001.968724", 8], ["Compatible Observability Don't Cares Revisited.", ["Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2001.968725", 0], ["A Methodology for the Design of Application Specific Instruction Set Processors (ASIP) using the Machine Description Language LISA.", ["Andreas Hoffmann", "Oliver Schliebusch", "Achim Nohl", "Gunnar Braun", "Oliver Wahlen", "Heinrich Meyr"], "https://doi.org/10.1109/ICCAD.2001.968726", 6], ["Area and Power Reduction of Embedded DSP Systems using Instruction Compression and Re-Configurable Encoding.", ["Subash G. Chandar", "Mahesh Mehendale", "R. Govindarajan"], "https://doi.org/10.1109/ICCAD.2001.968727", 4], ["I-CoPES: Fast Instruction Code Placement for Embedded Systems to Improve Performance and Energy Efficiency.", ["Sri Parameswaran", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2001.968728", 0], ["IC Power Distribution Challenges.", ["Sudhakar Bobba", "Tyler Thorp", "Kathirgamar Aingaran", "Dean Liu"], "https://doi.org/10.1109/ICCAD.2001.968729", 8], ["Challenges in Power-Ground Integrity.", ["Shen Lin", "Norman Chang"], "https://doi.org/10.1109/ICCAD.2001.968730", 0], ["Automatic Hierarchical Design: Fantasy or Reality? (Panel).", ["Rob A. Rutenbar", "Olivier Coudert", "Patrick Groeneveld", "Jurgen Koehl", "Scott Peterson", "Vivek Raghavan", "Naresh Soni"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2001.10010", 0]]