/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [2:0] celloutsig_0_12z;
  reg [3:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [37:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [2:0] celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [17:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [20:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[86] ? in_data[83] : in_data[1];
  assign celloutsig_0_75z = celloutsig_0_6z ? celloutsig_0_14z[2] : celloutsig_0_6z;
  assign celloutsig_0_6z = in_data[84] | ~(celloutsig_0_3z[19]);
  assign celloutsig_1_19z = celloutsig_1_14z[3] ^ celloutsig_1_8z[5];
  assign celloutsig_1_8z = { in_data[112:96], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z } & { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_5z = { in_data[125:110], celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, in_data[168:167], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_9z = celloutsig_0_3z[34:27] % { 1'h1, celloutsig_0_3z[23:19], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[44:7] % { 1'h1, in_data[39:5], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[112:109] != in_data[191:188];
  assign celloutsig_1_3z = in_data[185:181] != celloutsig_1_1z[5:1];
  assign celloutsig_0_8z = in_data[37:34] != celloutsig_0_2z;
  assign celloutsig_1_18z = { celloutsig_1_11z[3:0], celloutsig_1_7z } != celloutsig_1_1z[5:1];
  assign celloutsig_0_10z = in_data[59:53] != { celloutsig_0_9z[6:1], celloutsig_0_8z };
  assign celloutsig_1_11z = - { celloutsig_1_8z[19:16], celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_2z[3] & celloutsig_1_3z;
  assign celloutsig_1_2z = in_data[129:126] >> { celloutsig_1_1z[1:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[4:2], celloutsig_0_0z } >> { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[88:87], celloutsig_0_0z } >> in_data[44:42];
  assign celloutsig_1_14z = { celloutsig_1_8z[0], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z } <<< { celloutsig_1_11z[3:0], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_4z = celloutsig_0_3z[21:16] >>> celloutsig_0_3z[18:13];
  assign celloutsig_1_1z = in_data[135:130] >>> { in_data[111:108], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_5z = ~((in_data[44] & celloutsig_0_0z) | celloutsig_0_4z[3]);
  assign celloutsig_1_7z = ~((celloutsig_1_5z[17] & in_data[162]) | celloutsig_1_0z);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_74z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_74z = in_data[49:47];
  always_latch
    if (!clkin_data[32]) celloutsig_0_12z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_12z = { celloutsig_0_9z[7:6], celloutsig_0_6z };
  always_latch
    if (clkin_data[32]) celloutsig_0_14z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_14z = { celloutsig_0_10z, celloutsig_0_12z };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
