

================================================================
== Vivado HLS Report for 'linear_forward_no_mu'
================================================================
* Date:           Wed Nov 27 18:08:50 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.303 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  6518788|  34830340| 65.188 ms | 0.348 sec |  6518788|  34830340|   none  |
    +---------+----------+-----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+----------+--------------+-----------+-----------+------+----------+
        |                |  Latency (cycles)  |   Iteration  |  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |    max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +----------------+---------+----------+--------------+-----------+-----------+------+----------+
        |- l_S_j_0_j2    |  6518784|  34830336| 4244 ~ 22676 |          -|          -|  1536|    no    |
        | + l_S_k_0_k    |     4224|     22656|    11 ~ 59   |          -|          -|   384|    no    |
        |  ++ l_S_l_0_l  |        8|        56|    2 ~ 14    |          -|          -|     4|    no    |
        +----------------+---------+----------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 34 
7 --> 8 
8 --> 22 9 21 6 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 8 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 21 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.70>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%v80_read = call float @_ssdm_op_Read.ap_auto.float(float %v80)" [kernel.cpp:125]   --->   Operation 52 'read' 'v80_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %p_read)" [kernel.cpp:125]   --->   Operation 53 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [4/4] (5.70ns)   --->   "%v = fmul float %p_read_1, %v80_read" [kernel.cpp:215]   --->   Operation 54 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 55 [3/4] (5.70ns)   --->   "%v = fmul float %p_read_1, %v80_read" [kernel.cpp:215]   --->   Operation 55 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 56 [2/4] (5.70ns)   --->   "%v = fmul float %p_read_1, %v80_read" [kernel.cpp:215]   --->   Operation 56 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str6)" [kernel.cpp:131]   --->   Operation 57 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/4] (5.70ns)   --->   "%v = fmul float %p_read_1, %v80_read" [kernel.cpp:215]   --->   Operation 58 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.76ns)   --->   "br label %0" [kernel.cpp:132]   --->   Operation 59 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 1.88>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%j2_0_0 = phi i11 [ 0, %l_S_i_0_i3_begin ], [ %add_ln132, %l_S_j_0_j2_end ]" [kernel.cpp:132]   --->   Operation 60 'phi' 'j2_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.88ns)   --->   "%icmp_ln132 = icmp eq i11 %j2_0_0, -512" [kernel.cpp:132]   --->   Operation 61 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 62 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.63ns)   --->   "%add_ln132 = add i11 %j2_0_0, 1" [kernel.cpp:132]   --->   Operation 63 'add' 'add_ln132' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln132, label %l_S_i_0_i3_end, label %l_S_j_0_j2_begin" [kernel.cpp:132]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [kernel.cpp:132]   --->   Operation 65 'specloopname' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7)" [kernel.cpp:132]   --->   Operation 66 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i11 %j2_0_0 to i64" [kernel.cpp:134]   --->   Operation 67 'zext' 'zext_ln134' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i11 %j2_0_0 to i21" [kernel.cpp:192]   --->   Operation 68 'zext' 'zext_ln192' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%v81_addr = getelementptr [1536 x float]* %v81, i64 0, i64 %zext_ln134" [kernel.cpp:192]   --->   Operation 69 'getelementptr' 'v81_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:133]   --->   Operation 70 'br' <Predicate = (!icmp_ln132)> <Delay = 1.76>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str6, i32 %tmp)" [kernel.cpp:219]   --->   Operation 71 'specregionend' 'empty' <Predicate = (icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:220]   --->   Operation 72 'ret' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%k_0_0 = phi i9 [ 0, %l_S_j_0_j2_begin ], [ %add_ln133, %l_S_k_0_k_end ]" [kernel.cpp:133]   --->   Operation 73 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (1.66ns)   --->   "%icmp_ln133 = icmp eq i9 %k_0_0, -128" [kernel.cpp:133]   --->   Operation 74 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 384, i64 384, i64 384)"   --->   Operation 75 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.82ns)   --->   "%add_ln133 = add i9 %k_0_0, 1" [kernel.cpp:133]   --->   Operation 76 'add' 'add_ln133' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %l_S_j_0_j2_end, label %l_S_k_0_k_begin" [kernel.cpp:133]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_15 = call i20 @_ssdm_op_BitConcatenate.i20.i9.i11(i9 %k_0_0, i11 0)" [kernel.cpp:134]   --->   Operation 78 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i20 %tmp_15 to i21" [kernel.cpp:134]   --->   Operation 79 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_16 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %k_0_0, i9 0)" [kernel.cpp:134]   --->   Operation 80 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i18 %tmp_16 to i21" [kernel.cpp:134]   --->   Operation 81 'zext' 'zext_ln134_2' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln134 = sub i21 %zext_ln134_1, %zext_ln134_2" [kernel.cpp:134]   --->   Operation 82 'sub' 'sub_ln134' <Predicate = (!icmp_ln133)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/1] (4.04ns) (root node of TernaryAdder)   --->   "%add_ln134 = add i21 %sub_ln134, %zext_ln192" [kernel.cpp:134]   --->   Operation 83 'add' 'add_ln134' <Predicate = (!icmp_ln133)> <Delay = 4.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln134 = sext i21 %add_ln134 to i64" [kernel.cpp:134]   --->   Operation 84 'sext' 'sext_ln134' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%v79_addr = getelementptr [589824 x i8]* %v79, i64 0, i64 %sext_ln134" [kernel.cpp:134]   --->   Operation 85 'getelementptr' 'v79_addr' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (3.25ns)   --->   "%v79_load = load i8* %v79_addr, align 1" [kernel.cpp:134]   --->   Operation 86 'load' 'v79_load' <Predicate = (!icmp_ln133)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_6 : Operation 87 [2/2] (3.25ns)   --->   "%v81_load = load float* %v81_addr, align 4" [kernel.cpp:213]   --->   Operation 87 'load' 'v81_load' <Predicate = (icmp_ln133)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str8) nounwind" [kernel.cpp:133]   --->   Operation 88 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)" [kernel.cpp:133]   --->   Operation 89 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/2] (3.25ns)   --->   "%v79_load = load i8* %v79_addr, align 1" [kernel.cpp:134]   --->   Operation 90 'load' 'v79_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %k_0_0, i2 0)" [kernel.cpp:143]   --->   Operation 91 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:137]   --->   Operation 92 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 4.89>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%val_assign_0 = phi i3 [ 0, %l_S_k_0_k_begin ], [ %add_ln137, %._crit_edge.0 ]" [kernel.cpp:137]   --->   Operation 93 'phi' 'val_assign_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i3 %val_assign_0 to i11" [kernel.cpp:137]   --->   Operation 94 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (1.13ns)   --->   "%icmp_ln137 = icmp eq i3 %val_assign_0, -4" [kernel.cpp:137]   --->   Operation 95 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 96 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (1.65ns)   --->   "%add_ln137 = add i3 %val_assign_0, 1" [kernel.cpp:137]   --->   Operation 97 'add' 'add_ln137' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln137, label %l_S_k_0_k_end, label %_ifconv" [kernel.cpp:137]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str9) nounwind" [kernel.cpp:137]   --->   Operation 99 'specloopname' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.63ns)   --->   "%add_ln143 = add i11 %shl_ln, %zext_ln137" [kernel.cpp:143]   --->   Operation 100 'add' 'add_ln143' <Predicate = (!icmp_ln137)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node ashr_ln157)   --->   "%shl_ln155 = shl i3 %val_assign_0, 1" [kernel.cpp:155]   --->   Operation 101 'shl' 'shl_ln155' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node ashr_ln157)   --->   "%zext_ln155 = zext i3 %shl_ln155 to i8" [kernel.cpp:155]   --->   Operation 102 'zext' 'zext_ln155' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (3.14ns) (out node of the LUT)   --->   "%ashr_ln157 = ashr i8 %v79_load, %zext_ln155" [kernel.cpp:157]   --->   Operation 103 'ashr' 'ashr_ln157' <Predicate = (!icmp_ln137)> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i8 %ashr_ln157 to i2" [kernel.cpp:160]   --->   Operation 104 'trunc' 'trunc_ln160' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.95ns)   --->   "%icmp_ln173 = icmp eq i2 %trunc_ln160, 1" [kernel.cpp:173]   --->   Operation 105 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln137)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.95ns)   --->   "%icmp_ln179 = icmp eq i2 %trunc_ln160, -2" [kernel.cpp:179]   --->   Operation 106 'icmp' 'icmp_ln179' <Predicate = (!icmp_ln137)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln173, label %3, label %4" [kernel.cpp:188]   --->   Operation 107 'br' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln179, label %switch.early.test, label %._crit_edge62.0" [kernel.cpp:179]   --->   Operation 108 'br' <Predicate = (!icmp_ln137 & !icmp_ln173)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i11 %add_ln143 to i64" [kernel.cpp:203]   --->   Operation 109 'zext' 'zext_ln203' <Predicate = (!icmp_ln137 & !icmp_ln173 & icmp_ln179)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%v77_0_addr_1 = getelementptr [1536 x i8]* %v77_0, i64 0, i64 %zext_ln203" [kernel.cpp:203]   --->   Operation 110 'getelementptr' 'v77_0_addr_1' <Predicate = (!icmp_ln137 & !icmp_ln173 & icmp_ln179)> <Delay = 0.00>
ST_8 : Operation 111 [2/2] (3.25ns)   --->   "%v77_0_load_1 = load i8* %v77_0_addr_1, align 1" [kernel.cpp:203]   --->   Operation 111 'load' 'v77_0_load_1' <Predicate = (!icmp_ln137 & !icmp_ln173 & icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i11 %add_ln143 to i64" [kernel.cpp:191]   --->   Operation 112 'zext' 'zext_ln191' <Predicate = (!icmp_ln137 & icmp_ln173)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%v77_0_addr = getelementptr [1536 x i8]* %v77_0, i64 0, i64 %zext_ln191" [kernel.cpp:191]   --->   Operation 113 'getelementptr' 'v77_0_addr' <Predicate = (!icmp_ln137 & icmp_ln173)> <Delay = 0.00>
ST_8 : Operation 114 [2/2] (3.25ns)   --->   "%v77_0_load = load i8* %v77_0_addr, align 1" [kernel.cpp:191]   --->   Operation 114 'load' 'v77_0_load' <Predicate = (!icmp_ln137 & icmp_ln173)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_4)" [kernel.cpp:212]   --->   Operation 115 'specregionend' 'empty_50' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:133]   --->   Operation 116 'br' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 117 [1/2] (3.25ns)   --->   "%v77_0_load_1 = load i8* %v77_0_addr_1, align 1" [kernel.cpp:203]   --->   Operation 117 'load' 'v77_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln205 = sext i8 %v77_0_load_1 to i32" [kernel.cpp:205]   --->   Operation 118 'sext' 'sext_ln205' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [6/6] (6.41ns)   --->   "%v5 = sitofp i32 %sext_ln205 to float" [kernel.cpp:205]   --->   Operation 119 'sitofp' 'v5' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 120 [5/6] (6.41ns)   --->   "%v5 = sitofp i32 %sext_ln205 to float" [kernel.cpp:205]   --->   Operation 120 'sitofp' 'v5' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 121 [4/6] (6.41ns)   --->   "%v5 = sitofp i32 %sext_ln205 to float" [kernel.cpp:205]   --->   Operation 121 'sitofp' 'v5' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 122 [3/6] (6.41ns)   --->   "%v5 = sitofp i32 %sext_ln205 to float" [kernel.cpp:205]   --->   Operation 122 'sitofp' 'v5' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.41>
ST_14 : Operation 123 [2/2] (3.25ns)   --->   "%v81_load_2 = load float* %v81_addr, align 4" [kernel.cpp:204]   --->   Operation 123 'load' 'v81_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_14 : Operation 124 [2/6] (6.41ns)   --->   "%v5 = sitofp i32 %sext_ln205 to float" [kernel.cpp:205]   --->   Operation 124 'sitofp' 'v5' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.41>
ST_15 : Operation 125 [1/2] (3.25ns)   --->   "%v81_load_2 = load float* %v81_addr, align 4" [kernel.cpp:204]   --->   Operation 125 'load' 'v81_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_15 : Operation 126 [1/6] (6.41ns)   --->   "%v5 = sitofp i32 %sext_ln205 to float" [kernel.cpp:205]   --->   Operation 126 'sitofp' 'v5' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 127 [5/5] (7.25ns)   --->   "%v6 = fsub float %v81_load_2, %v5" [kernel.cpp:206]   --->   Operation 127 'fsub' 'v6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 128 [4/5] (7.25ns)   --->   "%v6 = fsub float %v81_load_2, %v5" [kernel.cpp:206]   --->   Operation 128 'fsub' 'v6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 129 [3/5] (7.25ns)   --->   "%v6 = fsub float %v81_load_2, %v5" [kernel.cpp:206]   --->   Operation 129 'fsub' 'v6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 130 [2/5] (7.25ns)   --->   "%v6 = fsub float %v81_load_2, %v5" [kernel.cpp:206]   --->   Operation 130 'fsub' 'v6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 131 [1/5] (7.25ns)   --->   "%v6 = fsub float %v81_load_2, %v5" [kernel.cpp:206]   --->   Operation 131 'fsub' 'v6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 132 [1/1] (3.25ns)   --->   "store float %v6, float* %v81_addr, align 4" [kernel.cpp:207]   --->   Operation 132 'store' <Predicate = (!icmp_ln173 & icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge62.0" [kernel.cpp:208]   --->   Operation 133 'br' <Predicate = (!icmp_ln173 & icmp_ln179)> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "br label %._crit_edge.0"   --->   Operation 134 'br' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (3.25ns)   --->   "store float %v4, float* %v81_addr, align 4" [kernel.cpp:195]   --->   Operation 135 'store' <Predicate = (icmp_ln173)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [kernel.cpp:196]   --->   Operation 136 'br' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:137]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 8> <Delay = 3.25>
ST_22 : Operation 138 [1/2] (3.25ns)   --->   "%v77_0_load = load i8* %v77_0_addr, align 1" [kernel.cpp:191]   --->   Operation 138 'load' 'v77_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 23 <SV = 9> <Delay = 6.41>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln193 = sext i8 %v77_0_load to i32" [kernel.cpp:193]   --->   Operation 139 'sext' 'sext_ln193' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 140 [6/6] (6.41ns)   --->   "%v3 = sitofp i32 %sext_ln193 to float" [kernel.cpp:193]   --->   Operation 140 'sitofp' 'v3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 10> <Delay = 6.41>
ST_24 : Operation 141 [5/6] (6.41ns)   --->   "%v3 = sitofp i32 %sext_ln193 to float" [kernel.cpp:193]   --->   Operation 141 'sitofp' 'v3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 11> <Delay = 6.41>
ST_25 : Operation 142 [4/6] (6.41ns)   --->   "%v3 = sitofp i32 %sext_ln193 to float" [kernel.cpp:193]   --->   Operation 142 'sitofp' 'v3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 12> <Delay = 6.41>
ST_26 : Operation 143 [3/6] (6.41ns)   --->   "%v3 = sitofp i32 %sext_ln193 to float" [kernel.cpp:193]   --->   Operation 143 'sitofp' 'v3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 13> <Delay = 6.41>
ST_27 : Operation 144 [2/2] (3.25ns)   --->   "%v81_load_1 = load float* %v81_addr, align 4" [kernel.cpp:192]   --->   Operation 144 'load' 'v81_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_27 : Operation 145 [2/6] (6.41ns)   --->   "%v3 = sitofp i32 %sext_ln193 to float" [kernel.cpp:193]   --->   Operation 145 'sitofp' 'v3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 14> <Delay = 6.41>
ST_28 : Operation 146 [1/2] (3.25ns)   --->   "%v81_load_1 = load float* %v81_addr, align 4" [kernel.cpp:192]   --->   Operation 146 'load' 'v81_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_28 : Operation 147 [1/6] (6.41ns)   --->   "%v3 = sitofp i32 %sext_ln193 to float" [kernel.cpp:193]   --->   Operation 147 'sitofp' 'v3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 15> <Delay = 7.25>
ST_29 : Operation 148 [5/5] (7.25ns)   --->   "%v4 = fadd float %v81_load_1, %v3" [kernel.cpp:194]   --->   Operation 148 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 16> <Delay = 7.25>
ST_30 : Operation 149 [4/5] (7.25ns)   --->   "%v4 = fadd float %v81_load_1, %v3" [kernel.cpp:194]   --->   Operation 149 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 17> <Delay = 7.25>
ST_31 : Operation 150 [3/5] (7.25ns)   --->   "%v4 = fadd float %v81_load_1, %v3" [kernel.cpp:194]   --->   Operation 150 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 18> <Delay = 7.25>
ST_32 : Operation 151 [2/5] (7.25ns)   --->   "%v4 = fadd float %v81_load_1, %v3" [kernel.cpp:194]   --->   Operation 151 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 19> <Delay = 7.25>
ST_33 : Operation 152 [1/5] (7.25ns)   --->   "%v4 = fadd float %v81_load_1, %v3" [kernel.cpp:194]   --->   Operation 152 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 6> <Delay = 3.25>
ST_34 : Operation 153 [1/2] (3.25ns)   --->   "%v81_load = load float* %v81_addr, align 4" [kernel.cpp:213]   --->   Operation 153 'load' 'v81_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 35 <SV = 7> <Delay = 6.07>
ST_35 : Operation 154 [16/16] (6.07ns)   --->   "%v2 = fdiv float %v81_load, %v" [kernel.cpp:216]   --->   Operation 154 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 8> <Delay = 6.07>
ST_36 : Operation 155 [15/16] (6.07ns)   --->   "%v2 = fdiv float %v81_load, %v" [kernel.cpp:216]   --->   Operation 155 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 9> <Delay = 6.07>
ST_37 : Operation 156 [14/16] (6.07ns)   --->   "%v2 = fdiv float %v81_load, %v" [kernel.cpp:216]   --->   Operation 156 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 10> <Delay = 6.07>
ST_38 : Operation 157 [13/16] (6.07ns)   --->   "%v2 = fdiv float %v81_load, %v" [kernel.cpp:216]   --->   Operation 157 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 11> <Delay = 6.07>
ST_39 : Operation 158 [12/16] (6.07ns)   --->   "%v2 = fdiv float %v81_load, %v" [kernel.cpp:216]   --->   Operation 158 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 12> <Delay = 6.07>
ST_40 : Operation 159 [11/16] (6.07ns)   --->   "%v2 = fdiv float %v81_load, %v" [kernel.cpp:216]   --->   Operation 159 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 13> <Delay = 6.07>
ST_41 : Operation 160 [10/16] (6.07ns)   --->   "%v2 = fdiv float %v81_load, %v" [kernel.cpp:216]   --->   Operation 160 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 14> <Delay = 6.07>
ST_42 : Operation 161 [9/16] (6.07ns)   --->   "%v2 = fdiv float %v81_load, %v" [kernel.cpp:216]   --->   Operation 161 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 15> <Delay = 6.07>
ST_43 : Operation 162 [8/16] (6.07ns)   --->   "%v2 = fdiv float %v81_load, %v" [kernel.cpp:216]   --->   Operation 162 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 16> <Delay = 6.07>
ST_44 : Operation 163 [7/16] (6.07ns)   --->   "%v2 = fdiv float %v81_load, %v" [kernel.cpp:216]   --->   Operation 163 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 17> <Delay = 6.07>
ST_45 : Operation 164 [6/16] (6.07ns)   --->   "%v2 = fdiv float %v81_load, %v" [kernel.cpp:216]   --->   Operation 164 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 18> <Delay = 6.07>
ST_46 : Operation 165 [5/16] (6.07ns)   --->   "%v2 = fdiv float %v81_load, %v" [kernel.cpp:216]   --->   Operation 165 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 19> <Delay = 6.07>
ST_47 : Operation 166 [4/16] (6.07ns)   --->   "%v2 = fdiv float %v81_load, %v" [kernel.cpp:216]   --->   Operation 166 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 20> <Delay = 6.07>
ST_48 : Operation 167 [3/16] (6.07ns)   --->   "%v2 = fdiv float %v81_load, %v" [kernel.cpp:216]   --->   Operation 167 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 21> <Delay = 6.07>
ST_49 : Operation 168 [2/16] (6.07ns)   --->   "%v2 = fdiv float %v81_load, %v" [kernel.cpp:216]   --->   Operation 168 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 22> <Delay = 6.07>
ST_50 : Operation 169 [1/16] (6.07ns)   --->   "%v2 = fdiv float %v81_load, %v" [kernel.cpp:216]   --->   Operation 169 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 23> <Delay = 3.25>
ST_51 : Operation 170 [1/1] (3.25ns)   --->   "store float %v2, float* %v81_addr, align 4" [kernel.cpp:217]   --->   Operation 170 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_51 : Operation 171 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_s)" [kernel.cpp:218]   --->   Operation 171 'specregionend' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 172 [1/1] (0.00ns)   --->   "br label %0" [kernel.cpp:132]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.7ns
The critical path consists of the following:
	wire read on port 'v80' (kernel.cpp:125) [6]  (0 ns)
	'fmul' operation ('v', kernel.cpp:215) [9]  (5.7 ns)

 <State 2>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:215) [9]  (5.7 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:215) [9]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:215) [9]  (5.7 ns)

 <State 5>: 1.88ns
The critical path consists of the following:
	'phi' operation ('j2_0_0', kernel.cpp:132) with incoming values : ('add_ln132', kernel.cpp:132) [12]  (0 ns)
	'icmp' operation ('icmp_ln132', kernel.cpp:132) [13]  (1.88 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'phi' operation ('k_0_0', kernel.cpp:133) with incoming values : ('add_ln133', kernel.cpp:133) [25]  (0 ns)
	'sub' operation ('sub_ln134', kernel.cpp:134) [37]  (0 ns)
	'add' operation ('add_ln134', kernel.cpp:134) [38]  (4.05 ns)
	'getelementptr' operation ('v79_addr', kernel.cpp:134) [40]  (0 ns)
	'load' operation ('v79_load', kernel.cpp:134) on array 'v79' [41]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('v79_load', kernel.cpp:134) on array 'v79' [41]  (3.25 ns)

 <State 8>: 4.89ns
The critical path consists of the following:
	'phi' operation ('val_assign_0', kernel.cpp:137) with incoming values : ('add_ln137', kernel.cpp:137) [45]  (0 ns)
	'add' operation ('add_ln143', kernel.cpp:143) [53]  (1.64 ns)
	'getelementptr' operation ('v77_0_addr_1', kernel.cpp:203) [65]  (0 ns)
	'load' operation ('v77_0_load_1', kernel.cpp:203) on array 'v77_0' [66]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('v77_0_load_1', kernel.cpp:203) on array 'v77_0' [66]  (3.25 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v5', kernel.cpp:205) [69]  (6.41 ns)

 <State 11>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v5', kernel.cpp:205) [69]  (6.41 ns)

 <State 12>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v5', kernel.cpp:205) [69]  (6.41 ns)

 <State 13>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v5', kernel.cpp:205) [69]  (6.41 ns)

 <State 14>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v5', kernel.cpp:205) [69]  (6.41 ns)

 <State 15>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v5', kernel.cpp:205) [69]  (6.41 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v6', kernel.cpp:206) [70]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v6', kernel.cpp:206) [70]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v6', kernel.cpp:206) [70]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v6', kernel.cpp:206) [70]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v6', kernel.cpp:206) [70]  (7.26 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln207', kernel.cpp:207) of variable 'v6', kernel.cpp:206 on array 'v81' [71]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'load' operation ('v77_0_load', kernel.cpp:191) on array 'v77_0' [78]  (3.25 ns)

 <State 23>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v3', kernel.cpp:193) [81]  (6.41 ns)

 <State 24>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v3', kernel.cpp:193) [81]  (6.41 ns)

 <State 25>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v3', kernel.cpp:193) [81]  (6.41 ns)

 <State 26>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v3', kernel.cpp:193) [81]  (6.41 ns)

 <State 27>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v3', kernel.cpp:193) [81]  (6.41 ns)

 <State 28>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v3', kernel.cpp:193) [81]  (6.41 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v4', kernel.cpp:194) [82]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v4', kernel.cpp:194) [82]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v4', kernel.cpp:194) [82]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v4', kernel.cpp:194) [82]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v4', kernel.cpp:194) [82]  (7.26 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'load' operation ('v81_load', kernel.cpp:213) on array 'v81' [91]  (3.25 ns)

 <State 35>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:216) [92]  (6.08 ns)

 <State 36>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:216) [92]  (6.08 ns)

 <State 37>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:216) [92]  (6.08 ns)

 <State 38>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:216) [92]  (6.08 ns)

 <State 39>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:216) [92]  (6.08 ns)

 <State 40>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:216) [92]  (6.08 ns)

 <State 41>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:216) [92]  (6.08 ns)

 <State 42>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:216) [92]  (6.08 ns)

 <State 43>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:216) [92]  (6.08 ns)

 <State 44>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:216) [92]  (6.08 ns)

 <State 45>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:216) [92]  (6.08 ns)

 <State 46>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:216) [92]  (6.08 ns)

 <State 47>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:216) [92]  (6.08 ns)

 <State 48>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:216) [92]  (6.08 ns)

 <State 49>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:216) [92]  (6.08 ns)

 <State 50>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:216) [92]  (6.08 ns)

 <State 51>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln217', kernel.cpp:217) of variable 'v2', kernel.cpp:216 on array 'v81' [93]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
