{
  "module_name": "gpucc-sm6115.c",
  "hash_id": "28410d06a1c0e2173fa413f0ba7beb959773e57fbdf06bb6f4a6005a61ff5439",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gpucc-sm6115.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,sm6115-gpucc.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"clk-regmap-mux.h\"\n#include \"clk-regmap-phy-mux.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tDT_BI_TCXO,\n\tDT_GCC_GPU_GPLL0_CLK_SRC,\n\tDT_GCC_GPU_GPLL0_DIV_CLK_SRC,\n};\n\nenum {\n\tP_BI_TCXO,\n\tP_GPLL0_OUT_MAIN,\n\tP_GPLL0_OUT_MAIN_DIV,\n\tP_GPU_CC_PLL0_OUT_AUX2,\n\tP_GPU_CC_PLL0_OUT_MAIN,\n\tP_GPU_CC_PLL1_OUT_AUX,\n\tP_GPU_CC_PLL1_OUT_MAIN,\n};\n\nstatic struct pll_vco default_vco[] = {\n\t{ 1000000000, 2000000000, 0 },\n};\n\nstatic struct pll_vco pll1_vco[] = {\n\t{ 500000000, 1000000000, 2 },\n};\n\nstatic const struct alpha_pll_config gpu_cc_pll0_config = {\n\t.l = 0x3e,\n\t.alpha = 0,\n\t.alpha_hi = 0x80,\n\t.vco_val = 0x0 << 20,\n\t.vco_mask = GENMASK(21, 20),\n\t.alpha_en_mask = BIT(24),\n\t.main_output_mask = BIT(0),\n\t.aux_output_mask = BIT(1),\n\t.aux2_output_mask = BIT(2),\n\t.config_ctl_val = 0x4001055b,\n\t.test_ctl_hi1_val = 0x1,\n};\n\n \nstatic struct clk_alpha_pll gpu_cc_pll0 = {\n\t.offset = 0x0,\n\t.vco_table = default_vco,\n\t.num_vco = ARRAY_SIZE(default_vco),\n\t.flags = SUPPORTS_DYNAMIC_UPDATE,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_pll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_gpu_cc_pll0_out_aux2[] = {\n\t{ 0x0, 1 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv gpu_cc_pll0_out_aux2 = {\n\t.offset = 0x0,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_gpu_cc_pll0_out_aux2,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gpu_cc_pll0_out_aux2),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpu_cc_pll0_out_aux2\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpu_cc_pll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t},\n};\n\n \nstatic const struct alpha_pll_config gpu_cc_pll1_config = {\n\t.l = 0x21,\n\t.alpha = 0x55555555,\n\t.alpha_hi = 0x55,\n\t.alpha_en_mask = BIT(24),\n\t.vco_val = 0x2 << 20,\n\t.vco_mask = GENMASK(21, 20),\n\t.main_output_mask = BIT(0),\n\t.aux_output_mask = BIT(1),\n\t.config_ctl_val = 0x4001055b,\n\t.test_ctl_hi1_val = 0x1,\n};\n\nstatic struct clk_alpha_pll gpu_cc_pll1 = {\n\t.offset = 0x100,\n\t.vco_table = pll1_vco,\n\t.num_vco = ARRAY_SIZE(pll1_vco),\n\t.flags = SUPPORTS_DYNAMIC_UPDATE,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_pll1\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_gpu_cc_pll1_out_aux[] = {\n\t{ 0x0, 1 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv gpu_cc_pll1_out_aux = {\n\t.offset = 0x100,\n\t.post_div_shift = 15,\n\t.post_div_table = post_div_table_gpu_cc_pll1_out_aux,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gpu_cc_pll1_out_aux),\n\t.width = 3,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpu_cc_pll1_out_aux\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpu_cc_pll1.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t},\n};\n\nstatic const struct parent_map gpu_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPU_CC_PLL0_OUT_MAIN, 1 },\n\t{ P_GPU_CC_PLL1_OUT_MAIN, 3 },\n\t{ P_GPLL0_OUT_MAIN, 5 },\n\t{ P_GPLL0_OUT_MAIN_DIV, 6 },\n};\n\nstatic const struct clk_parent_data gpu_cc_parent_data_0[] = {\n\t{ .index = P_BI_TCXO },\n\t{ .hw = &gpu_cc_pll0.clkr.hw },\n\t{ .hw = &gpu_cc_pll1.clkr.hw },\n\t{ .index = DT_GCC_GPU_GPLL0_CLK_SRC },\n\t{ .index = DT_GCC_GPU_GPLL0_DIV_CLK_SRC },\n};\n\nstatic const struct parent_map gpu_cc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPU_CC_PLL0_OUT_AUX2, 2 },\n\t{ P_GPU_CC_PLL1_OUT_AUX, 3 },\n\t{ P_GPLL0_OUT_MAIN, 5 },\n};\n\nstatic const struct clk_parent_data gpu_cc_parent_data_1[] = {\n\t{ .index = P_BI_TCXO },\n\t{ .hw = &gpu_cc_pll0_out_aux2.clkr.hw },\n\t{ .hw = &gpu_cc_pll1_out_aux.clkr.hw },\n\t{ .index = DT_GCC_GPU_GPLL0_CLK_SRC },\n};\n\nstatic const struct freq_tbl ftbl_gpu_cc_gmu_clk_src[] = {\n\tF(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gpu_cc_gmu_clk_src = {\n\t.cmd_rcgr = 0x1120,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gpu_cc_parent_map_0,\n\t.freq_tbl = ftbl_gpu_cc_gmu_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpu_cc_gmu_clk_src\",\n\t\t.parent_data = gpu_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gpu_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gpu_cc_gx_gfx3d_clk_src[] = {\n\tF(320000000, P_GPU_CC_PLL1_OUT_AUX, 2, 0, 0),\n\tF(465000000, P_GPU_CC_PLL1_OUT_AUX, 2, 0, 0),\n\tF(600000000, P_GPU_CC_PLL0_OUT_AUX2, 2, 0, 0),\n\tF(745000000, P_GPU_CC_PLL0_OUT_AUX2, 2, 0, 0),\n\tF(820000000, P_GPU_CC_PLL0_OUT_AUX2, 2, 0, 0),\n\tF(900000000, P_GPU_CC_PLL0_OUT_AUX2, 2, 0, 0),\n\tF(950000000, P_GPU_CC_PLL0_OUT_AUX2, 2, 0, 0),\n\tF(980000000, P_GPU_CC_PLL0_OUT_AUX2, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gpu_cc_gx_gfx3d_clk_src = {\n\t.cmd_rcgr = 0x101c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gpu_cc_parent_map_1,\n\t.freq_tbl = ftbl_gpu_cc_gx_gfx3d_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpu_cc_gx_gfx3d_clk_src\",\n\t\t.parent_data = gpu_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gpu_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gpu_cc_ahb_clk = {\n\t.halt_reg = 0x1078,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1078,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_ahb_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_crc_ahb_clk = {\n\t.halt_reg = 0x107c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x107c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_crc_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cx_gfx3d_clk = {\n\t.halt_reg = 0x10a4,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x10a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cx_gfx3d_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.hw = &gpu_cc_gx_gfx3d_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cx_gmu_clk = {\n\t.halt_reg = 0x1098,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1098,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cx_gmu_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.hw = &gpu_cc_gmu_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cx_snoc_dvm_clk = {\n\t.halt_reg = 0x108c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x108c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cx_snoc_dvm_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cxo_aon_clk = {\n\t.halt_reg = 0x1004,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cxo_aon_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cxo_clk = {\n\t.halt_reg = 0x109c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x109c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cxo_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_gx_cxo_clk = {\n\t.halt_reg = 0x1060,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1060,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_gx_cxo_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_gx_gfx3d_clk = {\n\t.halt_reg = 0x1054,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x1054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_gx_gfx3d_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.hw = &gpu_cc_gx_gfx3d_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_sleep_clk = {\n\t.halt_reg = 0x1090,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_hlos1_vote_gpu_smmu_clk = {\n\t.halt_reg = 0x5000,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t .name = \"gpu_cc_hlos1_vote_gpu_smmu_clk\",\n\t\t\t .ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc gpu_cx_gdsc = {\n\t.gdscr = 0x106c,\n\t.gds_hw_ctrl = 0x1540,\n\t.pd = {\n\t\t.name = \"gpu_cx_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc gpu_gx_gdsc = {\n\t.gdscr = 0x100c,\n\t.clamp_io_ctrl = 0x1508,\n\t.resets = (unsigned int []){ GPU_GX_BCR },\n\t.reset_count = 1,\n\t.pd = {\n\t\t.name = \"gpu_gx_gdsc\",\n\t},\n\t.parent = &gpu_cx_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = CLAMP_IO | SW_RESET | VOTABLE,\n};\n\nstatic struct clk_regmap *gpu_cc_sm6115_clocks[] = {\n\t[GPU_CC_AHB_CLK] = &gpu_cc_ahb_clk.clkr,\n\t[GPU_CC_CRC_AHB_CLK] = &gpu_cc_crc_ahb_clk.clkr,\n\t[GPU_CC_CX_GFX3D_CLK] = &gpu_cc_cx_gfx3d_clk.clkr,\n\t[GPU_CC_CX_GMU_CLK] = &gpu_cc_cx_gmu_clk.clkr,\n\t[GPU_CC_CX_SNOC_DVM_CLK] = &gpu_cc_cx_snoc_dvm_clk.clkr,\n\t[GPU_CC_CXO_AON_CLK] = &gpu_cc_cxo_aon_clk.clkr,\n\t[GPU_CC_CXO_CLK] = &gpu_cc_cxo_clk.clkr,\n\t[GPU_CC_GMU_CLK_SRC] = &gpu_cc_gmu_clk_src.clkr,\n\t[GPU_CC_GX_CXO_CLK] = &gpu_cc_gx_cxo_clk.clkr,\n\t[GPU_CC_GX_GFX3D_CLK] = &gpu_cc_gx_gfx3d_clk.clkr,\n\t[GPU_CC_GX_GFX3D_CLK_SRC] = &gpu_cc_gx_gfx3d_clk_src.clkr,\n\t[GPU_CC_PLL0] = &gpu_cc_pll0.clkr,\n\t[GPU_CC_PLL0_OUT_AUX2] = &gpu_cc_pll0_out_aux2.clkr,\n\t[GPU_CC_PLL1] = &gpu_cc_pll1.clkr,\n\t[GPU_CC_PLL1_OUT_AUX] = &gpu_cc_pll1_out_aux.clkr,\n\t[GPU_CC_SLEEP_CLK] = &gpu_cc_sleep_clk.clkr,\n\t[GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK] = &gpu_cc_hlos1_vote_gpu_smmu_clk.clkr,\n};\n\nstatic const struct qcom_reset_map gpu_cc_sm6115_resets[] = {\n\t[GPU_GX_BCR] = { 0x1008 },\n};\n\nstatic struct gdsc *gpu_cc_sm6115_gdscs[] = {\n\t[GPU_CX_GDSC] = &gpu_cx_gdsc,\n\t[GPU_GX_GDSC] = &gpu_gx_gdsc,\n};\n\nstatic const struct regmap_config gpu_cc_sm6115_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0x9000,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc gpu_cc_sm6115_desc = {\n\t.config = &gpu_cc_sm6115_regmap_config,\n\t.clks = gpu_cc_sm6115_clocks,\n\t.num_clks = ARRAY_SIZE(gpu_cc_sm6115_clocks),\n\t.resets = gpu_cc_sm6115_resets,\n\t.num_resets = ARRAY_SIZE(gpu_cc_sm6115_resets),\n\t.gdscs = gpu_cc_sm6115_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gpu_cc_sm6115_gdscs),\n};\n\nstatic const struct of_device_id gpu_cc_sm6115_match_table[] = {\n\t{ .compatible = \"qcom,sm6115-gpucc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gpu_cc_sm6115_match_table);\n\nstatic int gpu_cc_sm6115_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &gpu_cc_sm6115_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tclk_alpha_pll_configure(&gpu_cc_pll0, regmap, &gpu_cc_pll0_config);\n\tclk_alpha_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config);\n\n\t \n\tqcom_branch_set_wakeup(regmap, gpu_cc_cx_gmu_clk, 0xf);\n\tqcom_branch_set_sleep(regmap, gpu_cc_cx_gmu_clk, 0xf);\n\n\tqcom_branch_set_force_mem_core(regmap, gpu_cc_gx_gfx3d_clk, true);\n\tqcom_branch_set_force_periph_on(regmap, gpu_cc_gx_gfx3d_clk, true);\n\n\treturn qcom_cc_really_probe(pdev, &gpu_cc_sm6115_desc, regmap);\n}\n\nstatic struct platform_driver gpu_cc_sm6115_driver = {\n\t.probe = gpu_cc_sm6115_probe,\n\t.driver = {\n\t\t.name = \"sm6115-gpucc\",\n\t\t.of_match_table = gpu_cc_sm6115_match_table,\n\t},\n};\nmodule_platform_driver(gpu_cc_sm6115_driver);\n\nMODULE_DESCRIPTION(\"QTI GPU_CC SM6115 Driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}