Version 4
SHEET 1 3184 1252
WIRE 464 -336 416 -336
WIRE 592 -336 464 -336
WIRE 416 -272 416 -336
WIRE -512 -256 -704 -256
WIRE 416 -160 416 -192
WIRE -608 -128 -608 -160
WIRE -704 -112 -704 -256
WIRE -624 -112 -704 -112
WIRE -512 -96 -512 -256
WIRE -512 -96 -560 -96
WIRE -304 -96 -512 -96
WIRE -144 -96 -224 -96
WIRE 16 -96 -144 -96
WIRE 592 -96 592 -336
WIRE -784 -80 -976 -80
WIRE -624 -80 -784 -80
WIRE -976 -48 -976 -80
WIRE -144 -48 -144 -96
WIRE 880 -48 880 -144
WIRE 880 -48 720 -48
WIRE -608 -32 -608 -64
WIRE -576 -32 -576 -64
WIRE 16 0 16 -96
WIRE 160 0 16 0
WIRE 352 0 160 0
WIRE 352 32 352 0
WIRE 368 32 352 32
WIRE 992 48 720 48
WIRE -976 64 -976 32
WIRE -976 64 -1040 64
WIRE -144 64 -144 16
WIRE -144 64 -224 64
WIRE 368 64 352 64
WIRE -976 96 -976 64
WIRE 160 96 16 96
WIRE 352 96 352 64
WIRE 352 96 160 96
WIRE -144 112 -144 64
WIRE 880 144 720 144
WIRE -608 192 -608 160
WIRE -576 192 -576 160
WIRE -976 208 -976 176
WIRE -784 208 -976 208
WIRE -624 208 -784 208
WIRE -512 224 -560 224
WIRE -304 224 -512 224
WIRE -144 224 -144 176
WIRE -144 224 -224 224
WIRE 16 224 16 96
WIRE 16 224 -144 224
WIRE -624 240 -704 240
WIRE 592 240 592 192
WIRE -608 288 -608 256
WIRE -704 384 -704 240
WIRE -512 384 -512 224
WIRE -512 384 -704 384
WIRE -2048 432 -2048 336
WIRE -1792 432 -1792 336
WIRE -1520 432 -1520 336
WIRE 880 480 880 144
WIRE -2048 608 -2048 512
WIRE -1792 608 -1792 512
WIRE -1520 608 -1520 512
WIRE 880 640 880 560
FLAG 880 -144 VDD
FLAG 160 0 ADCINP
FLAG 160 96 ADCINN
FLAG 880 640 0
FLAG 464 -336 REF
FLAG -1792 608 0
FLAG -2048 336 VCC
FLAG -1792 336 VEE
FLAG -1520 336 VDD
FLAG -1520 608 0
FLAG -2048 608 0
FLAG 992 48 VSAMPLED
IOPIN 992 48 Out
FLAG -784 -80 VINP
FLAG -784 208 VINN
FLAG -224 64 0
FLAG -1040 64 0
FLAG -608 -160 VCC
FLAG -608 -32 VEE
FLAG -576 -32 VCC
FLAG -608 288 VCC
FLAG -608 160 VEE
FLAG -576 160 VCC
FLAG 416 -160 0
FLAG 592 240 0
SYMBOL voltage 880 464 R0
WINDOW 3 58 -156 VRight 2
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR Value PULSE(0 {vdd_val} 1u 1n 1n 10n {ts})
SYMATTR InstName V4
SYMBOL voltage 416 -288 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V6
SYMATTR Value {vref_val}
SYMBOL voltage -2048 416 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V7
SYMATTR Value {vcc_val}
SYMBOL voltage -1792 416 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V8
SYMATTR Value {vee_val}
SYMBOL voltage -1520 416 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V9
SYMATTR Value {vdd_val}
SYMBOL res -208 -112 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R3
SYMATTR Value {Rval1}
SYMBOL res -208 208 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R5
SYMATTR Value {Rval2}
SYMBOL cap -160 -48 R0
SYMATTR InstName C3
SYMATTR Value {Cval1}
SYMBOL cap -128 176 R180
WINDOW 0 -22 54 Left 2
WINDOW 3 -59 -2 Left 2
SYMATTR InstName C4
SYMATTR Value {Cval2}
SYMBOL voltage -976 -64 R0
WINDOW 0 -32 56 VBottom 2
WINDOW 3 -46 -162 VTop 2
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V10
SYMATTR Value SINE({vcm} {vmag} {fin} 0 0 0)
SYMBOL voltage -976 80 R0
WINDOW 0 -32 56 VBottom 2
WINDOW 3 -38 292 VTop 2
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V11
SYMATTR Value SINE({-vcm} {vmag} {fin} 0 0 0)
SYMBOL Opamps\\ADA4807-2 -592 -96 R0
SYMATTR InstName U4
SYMBOL Opamps\\ADA4807-2 -592 224 M180
SYMATTR InstName U5
SYMBOL ADC\\AD4003 624 48 R0
SYMATTR InstName U1
TEXT -2000 256 Left 2 ;Driver Supply
TEXT -1592 256 Left 2 ;ADC Supply
TEXT -2176 -352 Left 2 !.param M=3\n.param N=4096\n.param vref_val=5\n.param vdd_val=1.8\n.param vcc_val=15\n.param vee_val=-15\n.param vcm=vref_val/{2}\n.param fs=2e6\n.param ts=1/fs\n.param fin= fs*M/N\n.param vmag=.93*vref_val/2\n.param tmax=1/(fs)\n.param END_SIM=M*(1/fin)
TEXT -2176 -456 Left 2 !.save v(vsampled)
TEXT -2176 -480 Left 2 !.option plotwinsize=0 numdgt=15
TEXT -2176 -504 Left 2 !.four {fin} 5 -1 v(vsampled)
TEXT -2176 72 Left 2 !.param Rval1=200\n.param Cval1=180p
TEXT -2176 128 Left 2 !.param Rval2=Rval1\n.param Cval2=Cval1
TEXT -2184 -560 Left 3 ;Simulation Setup
TEXT -2176 -528 Left 2 !.tran 0 {END_SIM+1/fin} {1/fin} {tmax}
TEXT -2176 -384 Left 3 ;Simulation Parameters
TEXT -2176 48 Left 2 ;Anti Aliasing Filter
TEXT -1704 -352 Left 2 ;Simulation cycles\nSample size\nADC reference voltage\nADC supply\nDriver VCC\nDriver VEE\nPre-charge voltage\nDC offset voltage\nSample frequency\nSample Period\nInput frequency\nInput amplitude\nMax time step\nSimulation end
TEXT -1704 80 Left 2 ;Rval1\nCval1\nRval2\nCval2
TEXT -2208 -840 Left 4 ;AD4001_THDD_V00
TEXT -2208 -800 Left 2 ;This circuit may be used to obtain THD results for the AD4001 series differential ADC\n using the AD4003 macro-model with an AD4807-2 driver in a non-inverting differential configuration.\n Additional driver models may be inserted via the component menu. Schematic redraw may\n be required. Simulation results produced by the .four SPICE command may be accessed by \nview->SPICE error log and are displayed at the end of the file. For all other performance \ncharacteristics and specifications refer to the AD4001 datasheet located at\nhttps://www.analog.com/en/products/ad4001.html#product-overview
TEXT -264 -328 Left 2 ;Anti-Aliasing Filter
TEXT -672 -328 Left 2 ;ADC Driver
TEXT -960 -328 Left 2 ;Input
RECTANGLE Normal -1360 640 -2208 224 4
RECTANGLE Normal -2208 -592 -1360 -432
RECTANGLE Normal -1360 208 -2208 -416 4
RECTANGLE Normal 0 448 -352 -304 4
RECTANGLE Normal -368 448 -848 -304 4
RECTANGLE Normal -864 448 -1056 -304 4
