
ert.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf3c  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800c114  0800c114  0000d114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c154  0800c154  0000e00c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c154  0800c154  0000d154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c15c  0800c15c  0000e00c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c15c  0800c15c  0000d15c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c160  0800c160  0000d160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800c164  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000061c  2000000c  0800c170  0000e00c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000628  0800c170  0000e628  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e00c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023c12  00000000  00000000  0000e03c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ae1  00000000  00000000  00031c4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e98  00000000  00000000  00035730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017e7  00000000  00000000  000375c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002df84  00000000  00000000  00038daf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002305b  00000000  00000000  00066d33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00148828  00000000  00000000  00089d8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001d25b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008728  00000000  00000000  001d25fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  001dad24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800c0fc 	.word	0x0800c0fc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	0800c0fc 	.word	0x0800c0fc

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000508:	b480      	push	{r7}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000510:	4b08      	ldr	r3, [pc, #32]	@ (8000534 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000512:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000514:	4907      	ldr	r1, [pc, #28]	@ (8000534 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	4313      	orrs	r3, r2
 800051a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800051c:	4b05      	ldr	r3, [pc, #20]	@ (8000534 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800051e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	4013      	ands	r3, r2
 8000524:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000526:	68fb      	ldr	r3, [r7, #12]
}
 8000528:	bf00      	nop
 800052a:	3714      	adds	r7, #20
 800052c:	46bd      	mov	sp, r7
 800052e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000532:	4770      	bx	lr
 8000534:	40021000 	.word	0x40021000

08000538 <LL_APB1_GRP2_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8000538:	b480      	push	{r7}
 800053a:	b085      	sub	sp, #20
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8000540:	4b08      	ldr	r3, [pc, #32]	@ (8000564 <LL_APB1_GRP2_EnableClock+0x2c>)
 8000542:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000544:	4907      	ldr	r1, [pc, #28]	@ (8000564 <LL_APB1_GRP2_EnableClock+0x2c>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	4313      	orrs	r3, r2
 800054a:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 800054c:	4b05      	ldr	r3, [pc, #20]	@ (8000564 <LL_APB1_GRP2_EnableClock+0x2c>)
 800054e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	4013      	ands	r3, r2
 8000554:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000556:	68fb      	ldr	r3, [r7, #12]
}
 8000558:	bf00      	nop
 800055a:	3714      	adds	r7, #20
 800055c:	46bd      	mov	sp, r7
 800055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000562:	4770      	bx	lr
 8000564:	40021000 	.word	0x40021000

08000568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056c:	f001 fd23 	bl	8001fb6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000570:	f000 f9d0 	bl	8000914 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000574:	f000 fec8 	bl	8001308 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000578:	f000 fa1a 	bl	80009b0 <MX_ADC1_Init>
  MX_COMP2_Init();
 800057c:	f000 faa0 	bl	8000ac0 <MX_COMP2_Init>
  MX_COMP3_Init();
 8000580:	f000 fac4 	bl	8000b0c <MX_COMP3_Init>
  MX_COMP4_Init();
 8000584:	f000 fae8 	bl	8000b58 <MX_COMP4_Init>
  MX_COMP6_Init();
 8000588:	f000 fb0c 	bl	8000ba4 <MX_COMP6_Init>
  MX_DAC1_Init();
 800058c:	f000 fb30 	bl	8000bf0 <MX_DAC1_Init>
  MX_DAC2_Init();
 8000590:	f000 fb68 	bl	8000c64 <MX_DAC2_Init>
  MX_DAC3_Init();
 8000594:	f000 fba0 	bl	8000cd8 <MX_DAC3_Init>
  MX_HRTIM1_Init();
 8000598:	f000 fbe2 	bl	8000d60 <MX_HRTIM1_Init>
  MX_UCPD1_Init();
 800059c:	f000 fe12 	bl	80011c4 <MX_UCPD1_Init>
  MX_USART3_UART_Init();
 80005a0:	f000 fe3e 	bl	8001220 <MX_USART3_UART_Init>
  MX_USB_PCD_Init();
 80005a4:	f000 fe88 	bl	80012b8 <MX_USB_PCD_Init>
  MX_TIM17_Init();
 80005a8:	f000 fd92 	bl	80010d0 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 80005ac:	2100      	movs	r1, #0
 80005ae:	48cc      	ldr	r0, [pc, #816]	@ (80008e0 <main+0x378>)
 80005b0:	f008 fc3a 	bl	8008e28 <HAL_TIM_PWM_Start>
	status= HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80005b4:	217f      	movs	r1, #127	@ 0x7f
 80005b6:	48cb      	ldr	r0, [pc, #812]	@ (80008e4 <main+0x37c>)
 80005b8:	f003 fbb0 	bl	8003d1c <HAL_ADCEx_Calibration_Start>
 80005bc:	4603      	mov	r3, r0
 80005be:	461a      	mov	r2, r3
 80005c0:	4bc9      	ldr	r3, [pc, #804]	@ (80008e8 <main+0x380>)
 80005c2:	701a      	strb	r2, [r3, #0]
	if(status!= HAL_OK)
 80005c4:	4bc8      	ldr	r3, [pc, #800]	@ (80008e8 <main+0x380>)
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d001      	beq.n	80005d0 <main+0x68>
	{
		Error_Handler();
 80005cc:	f001 f90c 	bl	80017e8 <Error_Handler>
	}
	StartADC();
 80005d0:	f000 ff90 	bl	80014f4 <StartADC>
	HAL_Delay(1);
 80005d4:	2001      	movs	r0, #1
 80005d6:	f001 fd5f 	bl	8002098 <HAL_Delay>
	CenterGlass();
 80005da:	f000 ffe9 	bl	80015b0 <CenterGlass>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //Drive motor left
	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==0 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==1 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==1&& HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1)
 80005de:	2110      	movs	r1, #16
 80005e0:	48c2      	ldr	r0, [pc, #776]	@ (80008ec <main+0x384>)
 80005e2:	f004 fd4f 	bl	8005084 <HAL_GPIO_ReadPin>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d141      	bne.n	8000670 <main+0x108>
 80005ec:	2120      	movs	r1, #32
 80005ee:	48bf      	ldr	r0, [pc, #764]	@ (80008ec <main+0x384>)
 80005f0:	f004 fd48 	bl	8005084 <HAL_GPIO_ReadPin>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b01      	cmp	r3, #1
 80005f8:	d13a      	bne.n	8000670 <main+0x108>
 80005fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005fe:	48bc      	ldr	r0, [pc, #752]	@ (80008f0 <main+0x388>)
 8000600:	f004 fd40 	bl	8005084 <HAL_GPIO_ReadPin>
 8000604:	4603      	mov	r3, r0
 8000606:	2b01      	cmp	r3, #1
 8000608:	d132      	bne.n	8000670 <main+0x108>
 800060a:	2104      	movs	r1, #4
 800060c:	48b8      	ldr	r0, [pc, #736]	@ (80008f0 <main+0x388>)
 800060e:	f004 fd39 	bl	8005084 <HAL_GPIO_ReadPin>
 8000612:	4603      	mov	r3, r0
 8000614:	2b01      	cmp	r3, #1
 8000616:	d12b      	bne.n	8000670 <main+0x108>
	  {
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 8000618:	2201      	movs	r2, #1
 800061a:	2101      	movs	r1, #1
 800061c:	48b3      	ldr	r0, [pc, #716]	@ (80008ec <main+0x384>)
 800061e:	f004 fd49 	bl	80050b4 <HAL_GPIO_WritePin>
		  //In_A
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 8000622:	2200      	movs	r2, #0
 8000624:	2102      	movs	r1, #2
 8000626:	48b1      	ldr	r0, [pc, #708]	@ (80008ec <main+0x384>)
 8000628:	f004 fd44 	bl	80050b4 <HAL_GPIO_WritePin>
		  //In_B
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 1);
 800062c:	2201      	movs	r2, #1
 800062e:	2101      	movs	r1, #1
 8000630:	48b0      	ldr	r0, [pc, #704]	@ (80008f4 <main+0x38c>)
 8000632:	f004 fd3f 	bl	80050b4 <HAL_GPIO_WritePin>
		  //PWM
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 1);
 8000636:	2201      	movs	r2, #1
 8000638:	2102      	movs	r1, #2
 800063a:	48ae      	ldr	r0, [pc, #696]	@ (80008f4 <main+0x38c>)
 800063c:	f004 fd3a 	bl	80050b4 <HAL_GPIO_WritePin>
          //Select

		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);
 8000640:	2200      	movs	r2, #0
 8000642:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000646:	48a9      	ldr	r0, [pc, #676]	@ (80008ec <main+0x384>)
 8000648:	f004 fd34 	bl	80050b4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800064c:	2200      	movs	r2, #0
 800064e:	2110      	movs	r1, #16
 8000650:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000654:	f004 fd2e 	bl	80050b4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 8000658:	2200      	movs	r2, #0
 800065a:	2120      	movs	r1, #32
 800065c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000660:	f004 fd28 	bl	80050b4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 8000664:	2200      	movs	r2, #0
 8000666:	2140      	movs	r1, #64	@ 0x40
 8000668:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800066c:	f004 fd22 	bl	80050b4 <HAL_GPIO_WritePin>

	  }
	  //Motor stop
	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==1 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==1 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==1)
 8000670:	2110      	movs	r1, #16
 8000672:	489e      	ldr	r0, [pc, #632]	@ (80008ec <main+0x384>)
 8000674:	f004 fd06 	bl	8005084 <HAL_GPIO_ReadPin>
 8000678:	4603      	mov	r3, r0
 800067a:	2b01      	cmp	r3, #1
 800067c:	d141      	bne.n	8000702 <main+0x19a>
 800067e:	2104      	movs	r1, #4
 8000680:	489b      	ldr	r0, [pc, #620]	@ (80008f0 <main+0x388>)
 8000682:	f004 fcff 	bl	8005084 <HAL_GPIO_ReadPin>
 8000686:	4603      	mov	r3, r0
 8000688:	2b01      	cmp	r3, #1
 800068a:	d13a      	bne.n	8000702 <main+0x19a>
 800068c:	2120      	movs	r1, #32
 800068e:	4897      	ldr	r0, [pc, #604]	@ (80008ec <main+0x384>)
 8000690:	f004 fcf8 	bl	8005084 <HAL_GPIO_ReadPin>
 8000694:	4603      	mov	r3, r0
 8000696:	2b01      	cmp	r3, #1
 8000698:	d133      	bne.n	8000702 <main+0x19a>
 800069a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800069e:	4894      	ldr	r0, [pc, #592]	@ (80008f0 <main+0x388>)
 80006a0:	f004 fcf0 	bl	8005084 <HAL_GPIO_ReadPin>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b01      	cmp	r3, #1
 80006a8:	d12b      	bne.n	8000702 <main+0x19a>
	  {
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 80006aa:	2200      	movs	r2, #0
 80006ac:	2101      	movs	r1, #1
 80006ae:	488f      	ldr	r0, [pc, #572]	@ (80008ec <main+0x384>)
 80006b0:	f004 fd00 	bl	80050b4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 80006b4:	2200      	movs	r2, #0
 80006b6:	2102      	movs	r1, #2
 80006b8:	488c      	ldr	r0, [pc, #560]	@ (80008ec <main+0x384>)
 80006ba:	f004 fcfb 	bl	80050b4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 80006be:	2200      	movs	r2, #0
 80006c0:	2101      	movs	r1, #1
 80006c2:	488c      	ldr	r0, [pc, #560]	@ (80008f4 <main+0x38c>)
 80006c4:	f004 fcf6 	bl	80050b4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 80006c8:	2200      	movs	r2, #0
 80006ca:	2102      	movs	r1, #2
 80006cc:	4889      	ldr	r0, [pc, #548]	@ (80008f4 <main+0x38c>)
 80006ce:	f004 fcf1 	bl	80050b4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);
 80006d2:	2200      	movs	r2, #0
 80006d4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80006d8:	4884      	ldr	r0, [pc, #528]	@ (80008ec <main+0x384>)
 80006da:	f004 fceb 	bl	80050b4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80006de:	2200      	movs	r2, #0
 80006e0:	2110      	movs	r1, #16
 80006e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006e6:	f004 fce5 	bl	80050b4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 80006ea:	2200      	movs	r2, #0
 80006ec:	2120      	movs	r1, #32
 80006ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006f2:	f004 fcdf 	bl	80050b4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 80006f6:	2200      	movs	r2, #0
 80006f8:	2140      	movs	r1, #64	@ 0x40
 80006fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006fe:	f004 fcd9 	bl	80050b4 <HAL_GPIO_WritePin>
	  }
	  //Drive motor right
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==0 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==1 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==1 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==1)
 8000702:	2104      	movs	r1, #4
 8000704:	487a      	ldr	r0, [pc, #488]	@ (80008f0 <main+0x388>)
 8000706:	f004 fcbd 	bl	8005084 <HAL_GPIO_ReadPin>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d141      	bne.n	8000794 <main+0x22c>
 8000710:	2120      	movs	r1, #32
 8000712:	4876      	ldr	r0, [pc, #472]	@ (80008ec <main+0x384>)
 8000714:	f004 fcb6 	bl	8005084 <HAL_GPIO_ReadPin>
 8000718:	4603      	mov	r3, r0
 800071a:	2b01      	cmp	r3, #1
 800071c:	d13a      	bne.n	8000794 <main+0x22c>
 800071e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000722:	4873      	ldr	r0, [pc, #460]	@ (80008f0 <main+0x388>)
 8000724:	f004 fcae 	bl	8005084 <HAL_GPIO_ReadPin>
 8000728:	4603      	mov	r3, r0
 800072a:	2b01      	cmp	r3, #1
 800072c:	d132      	bne.n	8000794 <main+0x22c>
 800072e:	2110      	movs	r1, #16
 8000730:	486e      	ldr	r0, [pc, #440]	@ (80008ec <main+0x384>)
 8000732:	f004 fca7 	bl	8005084 <HAL_GPIO_ReadPin>
 8000736:	4603      	mov	r3, r0
 8000738:	2b01      	cmp	r3, #1
 800073a:	d12b      	bne.n	8000794 <main+0x22c>
	  {
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 800073c:	2200      	movs	r2, #0
 800073e:	2101      	movs	r1, #1
 8000740:	486a      	ldr	r0, [pc, #424]	@ (80008ec <main+0x384>)
 8000742:	f004 fcb7 	bl	80050b4 <HAL_GPIO_WritePin>
		  //IN_A
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 8000746:	2201      	movs	r2, #1
 8000748:	2102      	movs	r1, #2
 800074a:	4868      	ldr	r0, [pc, #416]	@ (80008ec <main+0x384>)
 800074c:	f004 fcb2 	bl	80050b4 <HAL_GPIO_WritePin>
		  //IN_B
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 1);
 8000750:	2201      	movs	r2, #1
 8000752:	2101      	movs	r1, #1
 8000754:	4867      	ldr	r0, [pc, #412]	@ (80008f4 <main+0x38c>)
 8000756:	f004 fcad 	bl	80050b4 <HAL_GPIO_WritePin>
		  //PWM
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 800075a:	2200      	movs	r2, #0
 800075c:	2102      	movs	r1, #2
 800075e:	4865      	ldr	r0, [pc, #404]	@ (80008f4 <main+0x38c>)
 8000760:	f004 fca8 	bl	80050b4 <HAL_GPIO_WritePin>
		  //Select

		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);
 8000764:	2200      	movs	r2, #0
 8000766:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800076a:	4860      	ldr	r0, [pc, #384]	@ (80008ec <main+0x384>)
 800076c:	f004 fca2 	bl	80050b4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8000770:	2200      	movs	r2, #0
 8000772:	2110      	movs	r1, #16
 8000774:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000778:	f004 fc9c 	bl	80050b4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 800077c:	2200      	movs	r2, #0
 800077e:	2120      	movs	r1, #32
 8000780:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000784:	f004 fc96 	bl	80050b4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 8000788:	2200      	movs	r2, #0
 800078a:	2140      	movs	r1, #64	@ 0x40
 800078c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000790:	f004 fc90 	bl	80050b4 <HAL_GPIO_WritePin>
	  }
	  //Drive motor up
	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==0 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==1 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==1)
 8000794:	2120      	movs	r1, #32
 8000796:	4855      	ldr	r0, [pc, #340]	@ (80008ec <main+0x384>)
 8000798:	f004 fc74 	bl	8005084 <HAL_GPIO_ReadPin>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d141      	bne.n	8000826 <main+0x2be>
 80007a2:	2110      	movs	r1, #16
 80007a4:	4851      	ldr	r0, [pc, #324]	@ (80008ec <main+0x384>)
 80007a6:	f004 fc6d 	bl	8005084 <HAL_GPIO_ReadPin>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b01      	cmp	r3, #1
 80007ae:	d13a      	bne.n	8000826 <main+0x2be>
 80007b0:	2104      	movs	r1, #4
 80007b2:	484f      	ldr	r0, [pc, #316]	@ (80008f0 <main+0x388>)
 80007b4:	f004 fc66 	bl	8005084 <HAL_GPIO_ReadPin>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d033      	beq.n	8000826 <main+0x2be>
 80007be:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80007c2:	484b      	ldr	r0, [pc, #300]	@ (80008f0 <main+0x388>)
 80007c4:	f004 fc5e 	bl	8005084 <HAL_GPIO_ReadPin>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b01      	cmp	r3, #1
 80007cc:	d12b      	bne.n	8000826 <main+0x2be>
	 	  {
	 		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);
 80007ce:	2201      	movs	r2, #1
 80007d0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007d4:	4845      	ldr	r0, [pc, #276]	@ (80008ec <main+0x384>)
 80007d6:	f004 fc6d 	bl	80050b4 <HAL_GPIO_WritePin>
	 		  //IN_A
	 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80007da:	2200      	movs	r2, #0
 80007dc:	2110      	movs	r1, #16
 80007de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007e2:	f004 fc67 	bl	80050b4 <HAL_GPIO_WritePin>
	 		  //IN_B
	 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 80007e6:	2201      	movs	r2, #1
 80007e8:	2120      	movs	r1, #32
 80007ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007ee:	f004 fc61 	bl	80050b4 <HAL_GPIO_WritePin>
	 		  //PWM
	 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1);
 80007f2:	2201      	movs	r2, #1
 80007f4:	2140      	movs	r1, #64	@ 0x40
 80007f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007fa:	f004 fc5b 	bl	80050b4 <HAL_GPIO_WritePin>
	 		  //Select
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 80007fe:	2200      	movs	r2, #0
 8000800:	2101      	movs	r1, #1
 8000802:	483a      	ldr	r0, [pc, #232]	@ (80008ec <main+0x384>)
 8000804:	f004 fc56 	bl	80050b4 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 8000808:	2200      	movs	r2, #0
 800080a:	2102      	movs	r1, #2
 800080c:	4837      	ldr	r0, [pc, #220]	@ (80008ec <main+0x384>)
 800080e:	f004 fc51 	bl	80050b4 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 8000812:	2200      	movs	r2, #0
 8000814:	2101      	movs	r1, #1
 8000816:	4837      	ldr	r0, [pc, #220]	@ (80008f4 <main+0x38c>)
 8000818:	f004 fc4c 	bl	80050b4 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 800081c:	2200      	movs	r2, #0
 800081e:	2102      	movs	r1, #2
 8000820:	4834      	ldr	r0, [pc, #208]	@ (80008f4 <main+0x38c>)
 8000822:	f004 fc47 	bl	80050b4 <HAL_GPIO_WritePin>
	 	  }


	  //Drive motor down
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==0 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==1 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5) && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1)
 8000826:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800082a:	4831      	ldr	r0, [pc, #196]	@ (80008f0 <main+0x388>)
 800082c:	f004 fc2a 	bl	8005084 <HAL_GPIO_ReadPin>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d140      	bne.n	80008b8 <main+0x350>
 8000836:	2110      	movs	r1, #16
 8000838:	482c      	ldr	r0, [pc, #176]	@ (80008ec <main+0x384>)
 800083a:	f004 fc23 	bl	8005084 <HAL_GPIO_ReadPin>
 800083e:	4603      	mov	r3, r0
 8000840:	2b01      	cmp	r3, #1
 8000842:	d139      	bne.n	80008b8 <main+0x350>
 8000844:	2120      	movs	r1, #32
 8000846:	4829      	ldr	r0, [pc, #164]	@ (80008ec <main+0x384>)
 8000848:	f004 fc1c 	bl	8005084 <HAL_GPIO_ReadPin>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d032      	beq.n	80008b8 <main+0x350>
 8000852:	2104      	movs	r1, #4
 8000854:	4826      	ldr	r0, [pc, #152]	@ (80008f0 <main+0x388>)
 8000856:	f004 fc15 	bl	8005084 <HAL_GPIO_ReadPin>
 800085a:	4603      	mov	r3, r0
 800085c:	2b01      	cmp	r3, #1
 800085e:	d12b      	bne.n	80008b8 <main+0x350>
	 	  {
	 		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);
 8000860:	2200      	movs	r2, #0
 8000862:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000866:	4821      	ldr	r0, [pc, #132]	@ (80008ec <main+0x384>)
 8000868:	f004 fc24 	bl	80050b4 <HAL_GPIO_WritePin>
	 		  //IN_A
	 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800086c:	2201      	movs	r2, #1
 800086e:	2110      	movs	r1, #16
 8000870:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000874:	f004 fc1e 	bl	80050b4 <HAL_GPIO_WritePin>
	 		  //IN_B
	 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8000878:	2201      	movs	r2, #1
 800087a:	2120      	movs	r1, #32
 800087c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000880:	f004 fc18 	bl	80050b4 <HAL_GPIO_WritePin>
	 		  //PWM
	 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 8000884:	2200      	movs	r2, #0
 8000886:	2140      	movs	r1, #64	@ 0x40
 8000888:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800088c:	f004 fc12 	bl	80050b4 <HAL_GPIO_WritePin>
	 		  //Select
	 		 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8000890:	2200      	movs	r2, #0
 8000892:	2101      	movs	r1, #1
 8000894:	4815      	ldr	r0, [pc, #84]	@ (80008ec <main+0x384>)
 8000896:	f004 fc0d 	bl	80050b4 <HAL_GPIO_WritePin>
	 		 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 800089a:	2200      	movs	r2, #0
 800089c:	2102      	movs	r1, #2
 800089e:	4813      	ldr	r0, [pc, #76]	@ (80008ec <main+0x384>)
 80008a0:	f004 fc08 	bl	80050b4 <HAL_GPIO_WritePin>
	 		 HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 80008a4:	2200      	movs	r2, #0
 80008a6:	2101      	movs	r1, #1
 80008a8:	4812      	ldr	r0, [pc, #72]	@ (80008f4 <main+0x38c>)
 80008aa:	f004 fc03 	bl	80050b4 <HAL_GPIO_WritePin>
	 		 HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2102      	movs	r1, #2
 80008b2:	4810      	ldr	r0, [pc, #64]	@ (80008f4 <main+0x38c>)
 80008b4:	f004 fbfe 	bl	80050b4 <HAL_GPIO_WritePin>

	 	  }

	  if(HAL_GPIO_ReadPin(JOYSTICK_SEL_GPIO_Port, JOYSTICK_SEL_Pin)==0)
 80008b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008bc:	480b      	ldr	r0, [pc, #44]	@ (80008ec <main+0x384>)
 80008be:	f004 fbe1 	bl	8005084 <HAL_GPIO_ReadPin>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d11e      	bne.n	8000906 <main+0x39e>
	  {
		  TIM17->CCR1=2000;
 80008c8:	4b0b      	ldr	r3, [pc, #44]	@ (80008f8 <main+0x390>)
 80008ca:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80008ce:	635a      	str	r2, [r3, #52]	@ 0x34
		  HAL_Delay(350);
 80008d0:	f44f 70af 	mov.w	r0, #350	@ 0x15e
 80008d4:	f001 fbe0 	bl	8002098 <HAL_Delay>
		  TIM17->CCR1=0;
 80008d8:	4b07      	ldr	r3, [pc, #28]	@ (80008f8 <main+0x390>)
 80008da:	2200      	movs	r2, #0
 80008dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80008de:	e00d      	b.n	80008fc <main+0x394>
 80008e0:	2000025c 	.word	0x2000025c
 80008e4:	20000028 	.word	0x20000028
 80008e8:	20000618 	.word	0x20000618
 80008ec:	48000800 	.word	0x48000800
 80008f0:	48000400 	.word	0x48000400
 80008f4:	48001400 	.word	0x48001400
 80008f8:	40014800 	.word	0x40014800
		  	  HAL_Delay(350);
 80008fc:	f44f 70af 	mov.w	r0, #350	@ 0x15e
 8000900:	f001 fbca 	bl	8002098 <HAL_Delay>
 8000904:	e66b      	b.n	80005de <main+0x76>

	  }
	  else
	  {
		  TIM17->CCR1=0;
 8000906:	4b02      	ldr	r3, [pc, #8]	@ (8000910 <main+0x3a8>)
 8000908:	2200      	movs	r2, #0
 800090a:	635a      	str	r2, [r3, #52]	@ 0x34
	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==0 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==1 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==1&& HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1)
 800090c:	e667      	b.n	80005de <main+0x76>
 800090e:	bf00      	nop
 8000910:	40014800 	.word	0x40014800

08000914 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b094      	sub	sp, #80	@ 0x50
 8000918:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800091a:	f107 0318 	add.w	r3, r7, #24
 800091e:	2238      	movs	r2, #56	@ 0x38
 8000920:	2100      	movs	r1, #0
 8000922:	4618      	mov	r0, r3
 8000924:	f00b fbbd 	bl	800c0a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000928:	1d3b      	adds	r3, r7, #4
 800092a:	2200      	movs	r2, #0
 800092c:	601a      	str	r2, [r3, #0]
 800092e:	605a      	str	r2, [r3, #4]
 8000930:	609a      	str	r2, [r3, #8]
 8000932:	60da      	str	r2, [r3, #12]
 8000934:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000936:	2000      	movs	r0, #0
 8000938:	f007 f99e 	bl	8007c78 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 800093c:	2322      	movs	r3, #34	@ 0x22
 800093e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000940:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000944:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000946:	2340      	movs	r3, #64	@ 0x40
 8000948:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800094a:	2301      	movs	r3, #1
 800094c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800094e:	2302      	movs	r3, #2
 8000950:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000952:	2302      	movs	r3, #2
 8000954:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000956:	2304      	movs	r3, #4
 8000958:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800095a:	2355      	movs	r3, #85	@ 0x55
 800095c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 800095e:	2308      	movs	r3, #8
 8000960:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 8000962:	2308      	movs	r3, #8
 8000964:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000966:	2302      	movs	r3, #2
 8000968:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800096a:	f107 0318 	add.w	r3, r7, #24
 800096e:	4618      	mov	r0, r3
 8000970:	f007 fa26 	bl	8007dc0 <HAL_RCC_OscConfig>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800097a:	f000 ff35 	bl	80017e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800097e:	230f      	movs	r3, #15
 8000980:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000982:	2303      	movs	r3, #3
 8000984:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000986:	2300      	movs	r3, #0
 8000988:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800098a:	2300      	movs	r3, #0
 800098c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800098e:	2300      	movs	r3, #0
 8000990:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000992:	1d3b      	adds	r3, r7, #4
 8000994:	2104      	movs	r1, #4
 8000996:	4618      	mov	r0, r3
 8000998:	f007 fd24 	bl	80083e4 <HAL_RCC_ClockConfig>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80009a2:	f000 ff21 	bl	80017e8 <Error_Handler>
  }
}
 80009a6:	bf00      	nop
 80009a8:	3750      	adds	r7, #80	@ 0x50
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
	...

080009b0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b08c      	sub	sp, #48	@ 0x30
 80009b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80009b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009ba:	2200      	movs	r2, #0
 80009bc:	601a      	str	r2, [r3, #0]
 80009be:	605a      	str	r2, [r3, #4]
 80009c0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80009c2:	1d3b      	adds	r3, r7, #4
 80009c4:	2220      	movs	r2, #32
 80009c6:	2100      	movs	r1, #0
 80009c8:	4618      	mov	r0, r3
 80009ca:	f00b fb6a 	bl	800c0a2 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80009ce:	4b39      	ldr	r3, [pc, #228]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 80009d0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80009d4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 80009d6:	4b37      	ldr	r3, [pc, #220]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 80009d8:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 80009dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009de:	4b35      	ldr	r3, [pc, #212]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009e4:	4b33      	ldr	r3, [pc, #204]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80009ea:	4b32      	ldr	r3, [pc, #200]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80009f0:	4b30      	ldr	r3, [pc, #192]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 80009f2:	2201      	movs	r2, #1
 80009f4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009f6:	4b2f      	ldr	r3, [pc, #188]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 80009f8:	2204      	movs	r2, #4
 80009fa:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80009fc:	4b2d      	ldr	r3, [pc, #180]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a02:	4b2c      	ldr	r3, [pc, #176]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8000a08:	4b2a      	ldr	r3, [pc, #168]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 8000a0a:	2202      	movs	r2, #2
 8000a0c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a0e:	4b29      	ldr	r3, [pc, #164]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a16:	4b27      	ldr	r3, [pc, #156]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a1c:	4b25      	ldr	r3, [pc, #148]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a22:	4b24      	ldr	r3, [pc, #144]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a2a:	4b22      	ldr	r3, [pc, #136]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000a30:	4b20      	ldr	r3, [pc, #128]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a38:	481e      	ldr	r0, [pc, #120]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 8000a3a:	f001 fdb5 	bl	80025a8 <HAL_ADC_Init>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000a44:	f000 fed0 	bl	80017e8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000a4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a50:	4619      	mov	r1, r3
 8000a52:	4818      	ldr	r0, [pc, #96]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 8000a54:	f003 f9f6 	bl	8003e44 <HAL_ADCEx_MultiModeConfigChannel>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000a5e:	f000 fec3 	bl	80017e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000a62:	4b15      	ldr	r3, [pc, #84]	@ (8000ab8 <MX_ADC1_Init+0x108>)
 8000a64:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a66:	2306      	movs	r3, #6
 8000a68:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000a6a:	2307      	movs	r3, #7
 8000a6c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a6e:	237f      	movs	r3, #127	@ 0x7f
 8000a70:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a72:	2304      	movs	r3, #4
 8000a74:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000a76:	2300      	movs	r3, #0
 8000a78:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a7a:	1d3b      	adds	r3, r7, #4
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	480d      	ldr	r0, [pc, #52]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 8000a80:	f002 fbc4 	bl	800320c <HAL_ADC_ConfigChannel>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000a8a:	f000 fead 	bl	80017e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000abc <MX_ADC1_Init+0x10c>)
 8000a90:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a92:	230c      	movs	r3, #12
 8000a94:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a96:	1d3b      	adds	r3, r7, #4
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4806      	ldr	r0, [pc, #24]	@ (8000ab4 <MX_ADC1_Init+0x104>)
 8000a9c:	f002 fbb6 	bl	800320c <HAL_ADC_ConfigChannel>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8000aa6:	f000 fe9f 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000aaa:	bf00      	nop
 8000aac:	3730      	adds	r7, #48	@ 0x30
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	20000028 	.word	0x20000028
 8000ab8:	08600004 	.word	0x08600004
 8000abc:	0c900008 	.word	0x0c900008

08000ac0 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8000ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b04 <MX_COMP2_Init+0x44>)
 8000ac6:	4a10      	ldr	r2, [pc, #64]	@ (8000b08 <MX_COMP2_Init+0x48>)
 8000ac8:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000aca:	4b0e      	ldr	r3, [pc, #56]	@ (8000b04 <MX_COMP2_Init+0x44>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8000b04 <MX_COMP2_Init+0x44>)
 8000ad2:	2240      	movs	r2, #64	@ 0x40
 8000ad4:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8000b04 <MX_COMP2_Init+0x44>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000adc:	4b09      	ldr	r3, [pc, #36]	@ (8000b04 <MX_COMP2_Init+0x44>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000ae2:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <MX_COMP2_Init+0x44>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000ae8:	4b06      	ldr	r3, [pc, #24]	@ (8000b04 <MX_COMP2_Init+0x44>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000aee:	4805      	ldr	r0, [pc, #20]	@ (8000b04 <MX_COMP2_Init+0x44>)
 8000af0:	f003 fc00 	bl	80042f4 <HAL_COMP_Init>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <MX_COMP2_Init+0x3e>
  {
    Error_Handler();
 8000afa:	f000 fe75 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	20000094 	.word	0x20000094
 8000b08:	40010204 	.word	0x40010204

08000b0c <MX_COMP3_Init>:
  * @brief COMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP3_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP3_Init 0 */

  /* USER CODE BEGIN COMP3_Init 1 */

  /* USER CODE END COMP3_Init 1 */
  hcomp3.Instance = COMP3;
 8000b10:	4b0f      	ldr	r3, [pc, #60]	@ (8000b50 <MX_COMP3_Init+0x44>)
 8000b12:	4a10      	ldr	r2, [pc, #64]	@ (8000b54 <MX_COMP3_Init+0x48>)
 8000b14:	601a      	str	r2, [r3, #0]
  hcomp3.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000b16:	4b0e      	ldr	r3, [pc, #56]	@ (8000b50 <MX_COMP3_Init+0x44>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	605a      	str	r2, [r3, #4]
  hcomp3.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 8000b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b50 <MX_COMP3_Init+0x44>)
 8000b1e:	2240      	movs	r2, #64	@ 0x40
 8000b20:	609a      	str	r2, [r3, #8]
  hcomp3.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000b22:	4b0b      	ldr	r3, [pc, #44]	@ (8000b50 <MX_COMP3_Init+0x44>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	611a      	str	r2, [r3, #16]
  hcomp3.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000b28:	4b09      	ldr	r3, [pc, #36]	@ (8000b50 <MX_COMP3_Init+0x44>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	60da      	str	r2, [r3, #12]
  hcomp3.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000b2e:	4b08      	ldr	r3, [pc, #32]	@ (8000b50 <MX_COMP3_Init+0x44>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	615a      	str	r2, [r3, #20]
  hcomp3.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000b34:	4b06      	ldr	r3, [pc, #24]	@ (8000b50 <MX_COMP3_Init+0x44>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp3) != HAL_OK)
 8000b3a:	4805      	ldr	r0, [pc, #20]	@ (8000b50 <MX_COMP3_Init+0x44>)
 8000b3c:	f003 fbda 	bl	80042f4 <HAL_COMP_Init>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_COMP3_Init+0x3e>
  {
    Error_Handler();
 8000b46:	f000 fe4f 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN COMP3_Init 2 */

  /* USER CODE END COMP3_Init 2 */

}
 8000b4a:	bf00      	nop
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	200000b8 	.word	0x200000b8
 8000b54:	40010208 	.word	0x40010208

08000b58 <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 8000b5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b9c <MX_COMP4_Init+0x44>)
 8000b5e:	4a10      	ldr	r2, [pc, #64]	@ (8000ba0 <MX_COMP4_Init+0x48>)
 8000b60:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000b62:	4b0e      	ldr	r3, [pc, #56]	@ (8000b9c <MX_COMP4_Init+0x44>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 8000b68:	4b0c      	ldr	r3, [pc, #48]	@ (8000b9c <MX_COMP4_Init+0x44>)
 8000b6a:	2250      	movs	r2, #80	@ 0x50
 8000b6c:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000b6e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b9c <MX_COMP4_Init+0x44>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000b74:	4b09      	ldr	r3, [pc, #36]	@ (8000b9c <MX_COMP4_Init+0x44>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000b7a:	4b08      	ldr	r3, [pc, #32]	@ (8000b9c <MX_COMP4_Init+0x44>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000b80:	4b06      	ldr	r3, [pc, #24]	@ (8000b9c <MX_COMP4_Init+0x44>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 8000b86:	4805      	ldr	r0, [pc, #20]	@ (8000b9c <MX_COMP4_Init+0x44>)
 8000b88:	f003 fbb4 	bl	80042f4 <HAL_COMP_Init>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <MX_COMP4_Init+0x3e>
  {
    Error_Handler();
 8000b92:	f000 fe29 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 8000b96:	bf00      	nop
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	200000dc 	.word	0x200000dc
 8000ba0:	4001020c 	.word	0x4001020c

08000ba4 <MX_COMP6_Init>:
  * @brief COMP6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP6_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE END COMP6_Init 0 */

  /* USER CODE BEGIN COMP6_Init 1 */

  /* USER CODE END COMP6_Init 1 */
  hcomp6.Instance = COMP6;
 8000ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8000be8 <MX_COMP6_Init+0x44>)
 8000baa:	4a10      	ldr	r2, [pc, #64]	@ (8000bec <MX_COMP6_Init+0x48>)
 8000bac:	601a      	str	r2, [r3, #0]
  hcomp6.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000bae:	4b0e      	ldr	r3, [pc, #56]	@ (8000be8 <MX_COMP6_Init+0x44>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	605a      	str	r2, [r3, #4]
  hcomp6.Init.InputMinus = COMP_INPUT_MINUS_DAC2_CH1;
 8000bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000be8 <MX_COMP6_Init+0x44>)
 8000bb6:	2250      	movs	r2, #80	@ 0x50
 8000bb8:	609a      	str	r2, [r3, #8]
  hcomp6.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000bba:	4b0b      	ldr	r3, [pc, #44]	@ (8000be8 <MX_COMP6_Init+0x44>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	611a      	str	r2, [r3, #16]
  hcomp6.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000bc0:	4b09      	ldr	r3, [pc, #36]	@ (8000be8 <MX_COMP6_Init+0x44>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	60da      	str	r2, [r3, #12]
  hcomp6.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000bc6:	4b08      	ldr	r3, [pc, #32]	@ (8000be8 <MX_COMP6_Init+0x44>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	615a      	str	r2, [r3, #20]
  hcomp6.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000bcc:	4b06      	ldr	r3, [pc, #24]	@ (8000be8 <MX_COMP6_Init+0x44>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp6) != HAL_OK)
 8000bd2:	4805      	ldr	r0, [pc, #20]	@ (8000be8 <MX_COMP6_Init+0x44>)
 8000bd4:	f003 fb8e 	bl	80042f4 <HAL_COMP_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_COMP6_Init+0x3e>
  {
    Error_Handler();
 8000bde:	f000 fe03 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN COMP6_Init 2 */

  /* USER CODE END COMP6_Init 2 */

}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	20000100 	.word	0x20000100
 8000bec:	40010214 	.word	0x40010214

08000bf0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b08c      	sub	sp, #48	@ 0x30
 8000bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000bf6:	463b      	mov	r3, r7
 8000bf8:	2230      	movs	r2, #48	@ 0x30
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f00b fa50 	bl	800c0a2 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000c02:	4b16      	ldr	r3, [pc, #88]	@ (8000c5c <MX_DAC1_Init+0x6c>)
 8000c04:	4a16      	ldr	r2, [pc, #88]	@ (8000c60 <MX_DAC1_Init+0x70>)
 8000c06:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000c08:	4814      	ldr	r0, [pc, #80]	@ (8000c5c <MX_DAC1_Init+0x6c>)
 8000c0a:	f003 fe1c 	bl	8004846 <HAL_DAC_Init>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000c14:	f000 fde8 	bl	80017e8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000c18:	2302      	movs	r3, #2
 8000c1a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000c20:	2300      	movs	r3, #0
 8000c22:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000c24:	2300      	movs	r3, #0
 8000c26:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000c30:	2302      	movs	r3, #2
 8000c32:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000c34:	2302      	movs	r3, #2
 8000c36:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000c3c:	463b      	mov	r3, r7
 8000c3e:	2200      	movs	r2, #0
 8000c40:	4619      	mov	r1, r3
 8000c42:	4806      	ldr	r0, [pc, #24]	@ (8000c5c <MX_DAC1_Init+0x6c>)
 8000c44:	f003 fe22 	bl	800488c <HAL_DAC_ConfigChannel>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8000c4e:	f000 fdcb 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000c52:	bf00      	nop
 8000c54:	3730      	adds	r7, #48	@ 0x30
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	20000124 	.word	0x20000124
 8000c60:	50000800 	.word	0x50000800

08000c64 <MX_DAC2_Init>:
  * @brief DAC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC2_Init(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b08c      	sub	sp, #48	@ 0x30
 8000c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000c6a:	463b      	mov	r3, r7
 8000c6c:	2230      	movs	r2, #48	@ 0x30
 8000c6e:	2100      	movs	r1, #0
 8000c70:	4618      	mov	r0, r3
 8000c72:	f00b fa16 	bl	800c0a2 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8000c76:	4b16      	ldr	r3, [pc, #88]	@ (8000cd0 <MX_DAC2_Init+0x6c>)
 8000c78:	4a16      	ldr	r2, [pc, #88]	@ (8000cd4 <MX_DAC2_Init+0x70>)
 8000c7a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8000c7c:	4814      	ldr	r0, [pc, #80]	@ (8000cd0 <MX_DAC2_Init+0x6c>)
 8000c7e:	f003 fde2 	bl	8004846 <HAL_DAC_Init>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8000c88:	f000 fdae 	bl	80017e8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000c8c:	2302      	movs	r3, #2
 8000c8e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000c90:	2300      	movs	r3, #0
 8000c92:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000c94:	2300      	movs	r3, #0
 8000c96:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000cac:	2300      	movs	r3, #0
 8000cae:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000cb0:	463b      	mov	r3, r7
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	4806      	ldr	r0, [pc, #24]	@ (8000cd0 <MX_DAC2_Init+0x6c>)
 8000cb8:	f003 fde8 	bl	800488c <HAL_DAC_ConfigChannel>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 8000cc2:	f000 fd91 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8000cc6:	bf00      	nop
 8000cc8:	3730      	adds	r7, #48	@ 0x30
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	20000138 	.word	0x20000138
 8000cd4:	50000c00 	.word	0x50000c00

08000cd8 <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b08c      	sub	sp, #48	@ 0x30
 8000cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000cde:	463b      	mov	r3, r7
 8000ce0:	2230      	movs	r2, #48	@ 0x30
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f00b f9dc 	bl	800c0a2 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 8000cea:	4b1b      	ldr	r3, [pc, #108]	@ (8000d58 <MX_DAC3_Init+0x80>)
 8000cec:	4a1b      	ldr	r2, [pc, #108]	@ (8000d5c <MX_DAC3_Init+0x84>)
 8000cee:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8000cf0:	4819      	ldr	r0, [pc, #100]	@ (8000d58 <MX_DAC3_Init+0x80>)
 8000cf2:	f003 fda8 	bl	8004846 <HAL_DAC_Init>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8000cfc:	f000 fd74 	bl	80017e8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000d00:	2302      	movs	r3, #2
 8000d02:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000d04:	2300      	movs	r3, #0
 8000d06:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000d10:	2300      	movs	r3, #0
 8000d12:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000d14:	2300      	movs	r3, #0
 8000d16:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000d20:	2300      	movs	r3, #0
 8000d22:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000d24:	463b      	mov	r3, r7
 8000d26:	2200      	movs	r2, #0
 8000d28:	4619      	mov	r1, r3
 8000d2a:	480b      	ldr	r0, [pc, #44]	@ (8000d58 <MX_DAC3_Init+0x80>)
 8000d2c:	f003 fdae 	bl	800488c <HAL_DAC_ConfigChannel>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 8000d36:	f000 fd57 	bl	80017e8 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000d3a:	463b      	mov	r3, r7
 8000d3c:	2210      	movs	r2, #16
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4805      	ldr	r0, [pc, #20]	@ (8000d58 <MX_DAC3_Init+0x80>)
 8000d42:	f003 fda3 	bl	800488c <HAL_DAC_ConfigChannel>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <MX_DAC3_Init+0x78>
  {
    Error_Handler();
 8000d4c:	f000 fd4c 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 8000d50:	bf00      	nop
 8000d52:	3730      	adds	r7, #48	@ 0x30
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	2000014c 	.word	0x2000014c
 8000d5c:	50001000 	.word	0x50001000

08000d60 <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b0ac      	sub	sp, #176	@ 0xb0
 8000d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8000d66:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	605a      	str	r2, [r3, #4]
 8000d70:	609a      	str	r2, [r3, #8]
 8000d72:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCtlTypeDef pTimerCtl = {0};
 8000d74:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
 8000d7c:	605a      	str	r2, [r3, #4]
 8000d7e:	609a      	str	r2, [r3, #8]
 8000d80:	60da      	str	r2, [r3, #12]
 8000d82:	611a      	str	r2, [r3, #16]
 8000d84:	615a      	str	r2, [r3, #20]
 8000d86:	619a      	str	r2, [r3, #24]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8000d88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d8c:	2260      	movs	r2, #96	@ 0x60
 8000d8e:	2100      	movs	r1, #0
 8000d90:	4618      	mov	r0, r3
 8000d92:	f00b f986 	bl	800c0a2 <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 8000d96:	1d3b      	adds	r3, r7, #4
 8000d98:	2220      	movs	r2, #32
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f00b f980 	bl	800c0a2 <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 8000da2:	4bc3      	ldr	r3, [pc, #780]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000da4:	4ac3      	ldr	r2, [pc, #780]	@ (80010b4 <MX_HRTIM1_Init+0x354>)
 8000da6:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 8000da8:	4bc1      	ldr	r3, [pc, #772]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 8000dae:	4bc0      	ldr	r3, [pc, #768]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 8000db4:	48be      	ldr	r0, [pc, #760]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000db6:	f004 f9b9 	bl	800512c <HAL_HRTIM_Init>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_HRTIM1_Init+0x64>
  {
    Error_Handler();
 8000dc0:	f000 fd12 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_3) != HAL_OK)
 8000dc4:	210c      	movs	r1, #12
 8000dc6:	48ba      	ldr	r0, [pc, #744]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000dc8:	f004 fa80 	bl	80052cc <HAL_HRTIM_DLLCalibrationStart>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <MX_HRTIM1_Init+0x76>
  {
    Error_Handler();
 8000dd2:	f000 fd09 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 8000dd6:	210a      	movs	r1, #10
 8000dd8:	48b5      	ldr	r0, [pc, #724]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000dda:	f004 facf 	bl	800537c <HAL_HRTIM_PollForDLLCalibration>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_HRTIM1_Init+0x88>
  {
    Error_Handler();
 8000de4:	f000 fd00 	bl	80017e8 <Error_Handler>
  }
  pTimeBaseCfg.Period = 0xFFDF;
 8000de8:	f64f 73df 	movw	r3, #65503	@ 0xffdf
 8000dec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  pTimeBaseCfg.RepetitionCounter = 0x00;
 8000df0:	2300      	movs	r3, #0
 8000df2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL32;
 8000df6:	2300      	movs	r3, #0
 8000df8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8000dfc:	2308      	movs	r3, #8
 8000dfe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 8000e02:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000e06:	461a      	mov	r2, r3
 8000e08:	2100      	movs	r1, #0
 8000e0a:	48a9      	ldr	r0, [pc, #676]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000e0c:	f004 faea 	bl	80053e4 <HAL_HRTIM_TimeBaseConfig>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <MX_HRTIM1_Init+0xba>
  {
    Error_Handler();
 8000e16:	f000 fce7 	bl	80017e8 <Error_Handler>
  }
  pTimerCtl.UpDownMode = HRTIM_TIMERUPDOWNMODE_UP;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCtl.DualChannelDacEnable = HRTIM_TIMER_DCDE_DISABLED;
 8000e20:	2300      	movs	r3, #0
 8000e22:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCtl) != HAL_OK)
 8000e26:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	48a0      	ldr	r0, [pc, #640]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000e30:	f004 fb8d 	bl	800554e <HAL_HRTIM_WaveformTimerControl>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <MX_HRTIM1_Init+0xde>
  {
    Error_Handler();
 8000e3a:	f000 fcd5 	bl	80017e8 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	627b      	str	r3, [r7, #36]	@ 0x24
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 8000e42:	2300      	movs	r3, #0
 8000e44:	62bb      	str	r3, [r7, #40]	@ 0x28
  pTimerCfg.DMASrcAddress = 0x0000;
 8000e46:	2300      	movs	r3, #0
 8000e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pTimerCfg.DMADstAddress = 0x0000;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	633b      	str	r3, [r7, #48]	@ 0x30
  pTimerCfg.DMASize = 0x1;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	637b      	str	r3, [r7, #52]	@ 0x34
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 8000e52:	2300      	movs	r3, #0
 8000e54:	63bb      	str	r3, [r7, #56]	@ 0x38
  pTimerCfg.InterleavedMode = HRTIM_INTERLEAVED_MODE_DISABLED;
 8000e56:	2300      	movs	r3, #0
 8000e58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	643b      	str	r3, [r7, #64]	@ 0x40
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	647b      	str	r3, [r7, #68]	@ 0x44
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8000e62:	2300      	movs	r3, #0
 8000e64:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 8000e66:	2300      	movs	r3, #0
 8000e68:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	653b      	str	r3, [r7, #80]	@ 0x50
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8000e72:	2300      	movs	r3, #0
 8000e74:	65bb      	str	r3, [r7, #88]	@ 0x58
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 8000e76:	2300      	movs	r3, #0
 8000e78:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	663b      	str	r3, [r7, #96]	@ 0x60
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	667b      	str	r3, [r7, #100]	@ 0x64
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 8000e82:	2300      	movs	r3, #0
 8000e84:	66bb      	str	r3, [r7, #104]	@ 0x68
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 8000e86:	2300      	movs	r3, #0
 8000e88:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 8000e92:	2300      	movs	r3, #0
 8000e94:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.ReSyncUpdate = HRTIM_TIMERESYNC_UPDATE_UNCONDITIONAL;
 8000e96:	2300      	movs	r3, #0
 8000e98:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 8000e9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ea0:	461a      	mov	r2, r3
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	4882      	ldr	r0, [pc, #520]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000ea6:	f004 fac5 	bl	8005434 <HAL_HRTIM_WaveformTimerConfig>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <MX_HRTIM1_Init+0x154>
  {
    Error_Handler();
 8000eb0:	f000 fc9a 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCfg) != HAL_OK)
 8000eb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eb8:	461a      	mov	r2, r3
 8000eba:	2102      	movs	r1, #2
 8000ebc:	487c      	ldr	r0, [pc, #496]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000ebe:	f004 fab9 	bl	8005434 <HAL_HRTIM_WaveformTimerConfig>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <MX_HRTIM1_Init+0x16c>
  {
    Error_Handler();
 8000ec8:	f000 fc8e 	bl	80017e8 <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCfg) != HAL_OK)
 8000ed0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ed4:	461a      	mov	r2, r3
 8000ed6:	2103      	movs	r1, #3
 8000ed8:	4875      	ldr	r0, [pc, #468]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000eda:	f004 faab 	bl	8005434 <HAL_HRTIM_WaveformTimerConfig>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <MX_HRTIM1_Init+0x188>
  {
    Error_Handler();
 8000ee4:	f000 fc80 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCfg) != HAL_OK)
 8000ee8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eec:	461a      	mov	r2, r3
 8000eee:	2104      	movs	r1, #4
 8000ef0:	486f      	ldr	r0, [pc, #444]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000ef2:	f004 fa9f 	bl	8005434 <HAL_HRTIM_WaveformTimerConfig>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <MX_HRTIM1_Init+0x1a0>
  {
    Error_Handler();
 8000efc:	f000 fc74 	bl	80017e8 <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_F_DELAYEDPROTECTION_DISABLED;
 8000f00:	2300      	movs	r3, #0
 8000f02:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCfg) != HAL_OK)
 8000f04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f08:	461a      	mov	r2, r3
 8000f0a:	2105      	movs	r1, #5
 8000f0c:	4868      	ldr	r0, [pc, #416]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000f0e:	f004 fa91 	bl	8005434 <HAL_HRTIM_WaveformTimerConfig>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <MX_HRTIM1_Init+0x1bc>
  {
    Error_Handler();
 8000f18:	f000 fc66 	bl	80017e8 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 8000f20:	2300      	movs	r3, #0
 8000f22:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 8000f24:	2300      	movs	r3, #0
 8000f26:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8000f30:	2300      	movs	r3, #0
 8000f32:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8000f34:	2300      	movs	r3, #0
 8000f36:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8000f3c:	1d3b      	adds	r3, r7, #4
 8000f3e:	2201      	movs	r2, #1
 8000f40:	2100      	movs	r1, #0
 8000f42:	485b      	ldr	r0, [pc, #364]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000f44:	f004 fb36 	bl	80055b4 <HAL_HRTIM_WaveformOutputConfig>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_HRTIM1_Init+0x1f2>
  {
    Error_Handler();
 8000f4e:	f000 fc4b 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC1, &pOutputCfg) != HAL_OK)
 8000f52:	1d3b      	adds	r3, r7, #4
 8000f54:	2210      	movs	r2, #16
 8000f56:	2102      	movs	r1, #2
 8000f58:	4855      	ldr	r0, [pc, #340]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000f5a:	f004 fb2b 	bl	80055b4 <HAL_HRTIM_WaveformOutputConfig>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <MX_HRTIM1_Init+0x208>
  {
    Error_Handler();
 8000f64:	f000 fc40 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD1, &pOutputCfg) != HAL_OK)
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	2240      	movs	r2, #64	@ 0x40
 8000f6c:	2103      	movs	r1, #3
 8000f6e:	4850      	ldr	r0, [pc, #320]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000f70:	f004 fb20 	bl	80055b4 <HAL_HRTIM_WaveformOutputConfig>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <MX_HRTIM1_Init+0x21e>
  {
    Error_Handler();
 8000f7a:	f000 fc35 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE1, &pOutputCfg) != HAL_OK)
 8000f7e:	1d3b      	adds	r3, r7, #4
 8000f80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f84:	2104      	movs	r1, #4
 8000f86:	484a      	ldr	r0, [pc, #296]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000f88:	f004 fb14 	bl	80055b4 <HAL_HRTIM_WaveformOutputConfig>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <MX_HRTIM1_Init+0x236>
  {
    Error_Handler();
 8000f92:	f000 fc29 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF1, &pOutputCfg) != HAL_OK)
 8000f96:	1d3b      	adds	r3, r7, #4
 8000f98:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f9c:	2105      	movs	r1, #5
 8000f9e:	4844      	ldr	r0, [pc, #272]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000fa0:	f004 fb08 	bl	80055b4 <HAL_HRTIM_WaveformOutputConfig>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <MX_HRTIM1_Init+0x24e>
  {
    Error_Handler();
 8000faa:	f000 fc1d 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimeBaseCfg) != HAL_OK)
 8000fae:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	2102      	movs	r1, #2
 8000fb6:	483e      	ldr	r0, [pc, #248]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000fb8:	f004 fa14 	bl	80053e4 <HAL_HRTIM_TimeBaseConfig>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <MX_HRTIM1_Init+0x266>
  {
    Error_Handler();
 8000fc2:	f000 fc11 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCtl) != HAL_OK)
 8000fc6:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000fca:	461a      	mov	r2, r3
 8000fcc:	2102      	movs	r1, #2
 8000fce:	4838      	ldr	r0, [pc, #224]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000fd0:	f004 fabd 	bl	800554e <HAL_HRTIM_WaveformTimerControl>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <MX_HRTIM1_Init+0x27e>
  {
    Error_Handler();
 8000fda:	f000 fc05 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC2, &pOutputCfg) != HAL_OK)
 8000fde:	1d3b      	adds	r3, r7, #4
 8000fe0:	2220      	movs	r2, #32
 8000fe2:	2102      	movs	r1, #2
 8000fe4:	4832      	ldr	r0, [pc, #200]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000fe6:	f004 fae5 	bl	80055b4 <HAL_HRTIM_WaveformOutputConfig>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_HRTIM1_Init+0x294>
  {
    Error_Handler();
 8000ff0:	f000 fbfa 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD2, &pOutputCfg) != HAL_OK)
 8000ff4:	1d3b      	adds	r3, r7, #4
 8000ff6:	2280      	movs	r2, #128	@ 0x80
 8000ff8:	2103      	movs	r1, #3
 8000ffa:	482d      	ldr	r0, [pc, #180]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8000ffc:	f004 fada 	bl	80055b4 <HAL_HRTIM_WaveformOutputConfig>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <MX_HRTIM1_Init+0x2aa>
  {
    Error_Handler();
 8001006:	f000 fbef 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF2, &pOutputCfg) != HAL_OK)
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001010:	2105      	movs	r1, #5
 8001012:	4827      	ldr	r0, [pc, #156]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8001014:	f004 face 	bl	80055b4 <HAL_HRTIM_WaveformOutputConfig>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_HRTIM1_Init+0x2c2>
  {
    Error_Handler();
 800101e:	f000 fbe3 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimeBaseCfg) != HAL_OK)
 8001022:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001026:	461a      	mov	r2, r3
 8001028:	2103      	movs	r1, #3
 800102a:	4821      	ldr	r0, [pc, #132]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 800102c:	f004 f9da 	bl	80053e4 <HAL_HRTIM_TimeBaseConfig>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_HRTIM1_Init+0x2da>
  {
    Error_Handler();
 8001036:	f000 fbd7 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCtl) != HAL_OK)
 800103a:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800103e:	461a      	mov	r2, r3
 8001040:	2103      	movs	r1, #3
 8001042:	481b      	ldr	r0, [pc, #108]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8001044:	f004 fa83 	bl	800554e <HAL_HRTIM_WaveformTimerControl>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_HRTIM1_Init+0x2f2>
  {
    Error_Handler();
 800104e:	f000 fbcb 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimeBaseCfg) != HAL_OK)
 8001052:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001056:	461a      	mov	r2, r3
 8001058:	2104      	movs	r1, #4
 800105a:	4815      	ldr	r0, [pc, #84]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 800105c:	f004 f9c2 	bl	80053e4 <HAL_HRTIM_TimeBaseConfig>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <MX_HRTIM1_Init+0x30a>
  {
    Error_Handler();
 8001066:	f000 fbbf 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCtl) != HAL_OK)
 800106a:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800106e:	461a      	mov	r2, r3
 8001070:	2104      	movs	r1, #4
 8001072:	480f      	ldr	r0, [pc, #60]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 8001074:	f004 fa6b 	bl	800554e <HAL_HRTIM_WaveformTimerControl>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <MX_HRTIM1_Init+0x322>
  {
    Error_Handler();
 800107e:	f000 fbb3 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimeBaseCfg) != HAL_OK)
 8001082:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001086:	461a      	mov	r2, r3
 8001088:	2105      	movs	r1, #5
 800108a:	4809      	ldr	r0, [pc, #36]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 800108c:	f004 f9aa 	bl	80053e4 <HAL_HRTIM_TimeBaseConfig>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_HRTIM1_Init+0x33a>
  {
    Error_Handler();
 8001096:	f000 fba7 	bl	80017e8 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCtl) != HAL_OK)
 800109a:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800109e:	461a      	mov	r2, r3
 80010a0:	2105      	movs	r1, #5
 80010a2:	4803      	ldr	r0, [pc, #12]	@ (80010b0 <MX_HRTIM1_Init+0x350>)
 80010a4:	f004 fa53 	bl	800554e <HAL_HRTIM_WaveformTimerControl>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d006      	beq.n	80010bc <MX_HRTIM1_Init+0x35c>
 80010ae:	e003      	b.n	80010b8 <MX_HRTIM1_Init+0x358>
 80010b0:	20000160 	.word	0x20000160
 80010b4:	40016800 	.word	0x40016800
  {
    Error_Handler();
 80010b8:	f000 fb96 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 80010bc:	4803      	ldr	r0, [pc, #12]	@ (80010cc <MX_HRTIM1_Init+0x36c>)
 80010be:	f000 fd3f 	bl	8001b40 <HAL_HRTIM_MspPostInit>

}
 80010c2:	bf00      	nop
 80010c4:	37b0      	adds	r7, #176	@ 0xb0
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000160 	.word	0x20000160

080010d0 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b094      	sub	sp, #80	@ 0x50
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80010d6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	609a      	str	r2, [r3, #8]
 80010e2:	60da      	str	r2, [r3, #12]
 80010e4:	611a      	str	r2, [r3, #16]
 80010e6:	615a      	str	r2, [r3, #20]
 80010e8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80010ea:	463b      	mov	r3, r7
 80010ec:	2234      	movs	r2, #52	@ 0x34
 80010ee:	2100      	movs	r1, #0
 80010f0:	4618      	mov	r0, r3
 80010f2:	f00a ffd6 	bl	800c0a2 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80010f6:	4b31      	ldr	r3, [pc, #196]	@ (80011bc <MX_TIM17_Init+0xec>)
 80010f8:	4a31      	ldr	r2, [pc, #196]	@ (80011c0 <MX_TIM17_Init+0xf0>)
 80010fa:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 170;
 80010fc:	4b2f      	ldr	r3, [pc, #188]	@ (80011bc <MX_TIM17_Init+0xec>)
 80010fe:	22aa      	movs	r2, #170	@ 0xaa
 8001100:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001102:	4b2e      	ldr	r3, [pc, #184]	@ (80011bc <MX_TIM17_Init+0xec>)
 8001104:	2200      	movs	r2, #0
 8001106:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 10000;
 8001108:	4b2c      	ldr	r3, [pc, #176]	@ (80011bc <MX_TIM17_Init+0xec>)
 800110a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800110e:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001110:	4b2a      	ldr	r3, [pc, #168]	@ (80011bc <MX_TIM17_Init+0xec>)
 8001112:	2200      	movs	r2, #0
 8001114:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001116:	4b29      	ldr	r3, [pc, #164]	@ (80011bc <MX_TIM17_Init+0xec>)
 8001118:	2200      	movs	r2, #0
 800111a:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800111c:	4b27      	ldr	r3, [pc, #156]	@ (80011bc <MX_TIM17_Init+0xec>)
 800111e:	2200      	movs	r2, #0
 8001120:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001122:	4826      	ldr	r0, [pc, #152]	@ (80011bc <MX_TIM17_Init+0xec>)
 8001124:	f007 fdc8 	bl	8008cb8 <HAL_TIM_Base_Init>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 800112e:	f000 fb5b 	bl	80017e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8001132:	4822      	ldr	r0, [pc, #136]	@ (80011bc <MX_TIM17_Init+0xec>)
 8001134:	f007 fe17 	bl	8008d66 <HAL_TIM_PWM_Init>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 800113e:	f000 fb53 	bl	80017e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001142:	2360      	movs	r3, #96	@ 0x60
 8001144:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8001146:	2300      	movs	r3, #0
 8001148:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800114a:	2300      	movs	r3, #0
 800114c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800114e:	2300      	movs	r3, #0
 8001150:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001152:	2300      	movs	r3, #0
 8001154:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001156:	2300      	movs	r3, #0
 8001158:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800115a:	2300      	movs	r3, #0
 800115c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800115e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001162:	2200      	movs	r2, #0
 8001164:	4619      	mov	r1, r3
 8001166:	4815      	ldr	r0, [pc, #84]	@ (80011bc <MX_TIM17_Init+0xec>)
 8001168:	f007 ff70 	bl	800904c <HAL_TIM_PWM_ConfigChannel>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 8001172:	f000 fb39 	bl	80017e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001176:	2300      	movs	r3, #0
 8001178:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800117a:	2300      	movs	r3, #0
 800117c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800117e:	2300      	movs	r3, #0
 8001180:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001182:	2300      	movs	r3, #0
 8001184:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001186:	2300      	movs	r3, #0
 8001188:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800118a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800118e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001190:	2300      	movs	r3, #0
 8001192:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001194:	2300      	movs	r3, #0
 8001196:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8001198:	463b      	mov	r3, r7
 800119a:	4619      	mov	r1, r3
 800119c:	4807      	ldr	r0, [pc, #28]	@ (80011bc <MX_TIM17_Init+0xec>)
 800119e:	f008 fc6d 	bl	8009a7c <HAL_TIMEx_ConfigBreakDeadTime>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_TIM17_Init+0xdc>
  {
    Error_Handler();
 80011a8:	f000 fb1e 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 80011ac:	4803      	ldr	r0, [pc, #12]	@ (80011bc <MX_TIM17_Init+0xec>)
 80011ae:	f000 fd6d 	bl	8001c8c <HAL_TIM_MspPostInit>

}
 80011b2:	bf00      	nop
 80011b4:	3750      	adds	r7, #80	@ 0x50
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	2000025c 	.word	0x2000025c
 80011c0:	40014800 	.word	0x40014800

080011c4 <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ca:	463b      	mov	r3, r7
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]
 80011d8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 80011da:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80011de:	f7ff f9ab 	bl	8000538 <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80011e2:	2002      	movs	r0, #2
 80011e4:	f7ff f990 	bl	8000508 <LL_AHB2_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB4   ------> UCPD1_CC2
  PB6   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 80011e8:	2310      	movs	r3, #16
 80011ea:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80011ec:	2303      	movs	r3, #3
 80011ee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011f0:	2300      	movs	r3, #0
 80011f2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f4:	463b      	mov	r3, r7
 80011f6:	4619      	mov	r1, r3
 80011f8:	4808      	ldr	r0, [pc, #32]	@ (800121c <MX_UCPD1_Init+0x58>)
 80011fa:	f00a f84a 	bl	800b292 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80011fe:	2340      	movs	r3, #64	@ 0x40
 8001200:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001202:	2303      	movs	r3, #3
 8001204:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001206:	2300      	movs	r3, #0
 8001208:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120a:	463b      	mov	r3, r7
 800120c:	4619      	mov	r1, r3
 800120e:	4803      	ldr	r0, [pc, #12]	@ (800121c <MX_UCPD1_Init+0x58>)
 8001210:	f00a f83f 	bl	800b292 <LL_GPIO_Init>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 8001214:	bf00      	nop
 8001216:	3718      	adds	r7, #24
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	48000400 	.word	0x48000400

08001220 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001224:	4b22      	ldr	r3, [pc, #136]	@ (80012b0 <MX_USART3_UART_Init+0x90>)
 8001226:	4a23      	ldr	r2, [pc, #140]	@ (80012b4 <MX_USART3_UART_Init+0x94>)
 8001228:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800122a:	4b21      	ldr	r3, [pc, #132]	@ (80012b0 <MX_USART3_UART_Init+0x90>)
 800122c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001230:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001232:	4b1f      	ldr	r3, [pc, #124]	@ (80012b0 <MX_USART3_UART_Init+0x90>)
 8001234:	2200      	movs	r2, #0
 8001236:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001238:	4b1d      	ldr	r3, [pc, #116]	@ (80012b0 <MX_USART3_UART_Init+0x90>)
 800123a:	2200      	movs	r2, #0
 800123c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800123e:	4b1c      	ldr	r3, [pc, #112]	@ (80012b0 <MX_USART3_UART_Init+0x90>)
 8001240:	2200      	movs	r2, #0
 8001242:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001244:	4b1a      	ldr	r3, [pc, #104]	@ (80012b0 <MX_USART3_UART_Init+0x90>)
 8001246:	220c      	movs	r2, #12
 8001248:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800124a:	4b19      	ldr	r3, [pc, #100]	@ (80012b0 <MX_USART3_UART_Init+0x90>)
 800124c:	2200      	movs	r2, #0
 800124e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001250:	4b17      	ldr	r3, [pc, #92]	@ (80012b0 <MX_USART3_UART_Init+0x90>)
 8001252:	2200      	movs	r2, #0
 8001254:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001256:	4b16      	ldr	r3, [pc, #88]	@ (80012b0 <MX_USART3_UART_Init+0x90>)
 8001258:	2200      	movs	r2, #0
 800125a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV4;
 800125c:	4b14      	ldr	r3, [pc, #80]	@ (80012b0 <MX_USART3_UART_Init+0x90>)
 800125e:	2202      	movs	r2, #2
 8001260:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001262:	4b13      	ldr	r3, [pc, #76]	@ (80012b0 <MX_USART3_UART_Init+0x90>)
 8001264:	2200      	movs	r2, #0
 8001266:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001268:	4811      	ldr	r0, [pc, #68]	@ (80012b0 <MX_USART3_UART_Init+0x90>)
 800126a:	f008 fc9b 	bl	8009ba4 <HAL_UART_Init>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001274:	f000 fab8 	bl	80017e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001278:	2100      	movs	r1, #0
 800127a:	480d      	ldr	r0, [pc, #52]	@ (80012b0 <MX_USART3_UART_Init+0x90>)
 800127c:	f009 fdf3 	bl	800ae66 <HAL_UARTEx_SetTxFifoThreshold>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001286:	f000 faaf 	bl	80017e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800128a:	2100      	movs	r1, #0
 800128c:	4808      	ldr	r0, [pc, #32]	@ (80012b0 <MX_USART3_UART_Init+0x90>)
 800128e:	f009 fe28 	bl	800aee2 <HAL_UARTEx_SetRxFifoThreshold>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001298:	f000 faa6 	bl	80017e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800129c:	4804      	ldr	r0, [pc, #16]	@ (80012b0 <MX_USART3_UART_Init+0x90>)
 800129e:	f009 fda9 	bl	800adf4 <HAL_UARTEx_DisableFifoMode>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80012a8:	f000 fa9e 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80012ac:	bf00      	nop
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	200002a8 	.word	0x200002a8
 80012b4:	40004800 	.word	0x40004800

080012b8 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80012bc:	4b10      	ldr	r3, [pc, #64]	@ (8001300 <MX_USB_PCD_Init+0x48>)
 80012be:	4a11      	ldr	r2, [pc, #68]	@ (8001304 <MX_USB_PCD_Init+0x4c>)
 80012c0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80012c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001300 <MX_USB_PCD_Init+0x48>)
 80012c4:	2208      	movs	r2, #8
 80012c6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80012c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001300 <MX_USB_PCD_Init+0x48>)
 80012ca:	2202      	movs	r2, #2
 80012cc:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80012ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001300 <MX_USB_PCD_Init+0x48>)
 80012d0:	2202      	movs	r2, #2
 80012d2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80012d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001300 <MX_USB_PCD_Init+0x48>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80012da:	4b09      	ldr	r3, [pc, #36]	@ (8001300 <MX_USB_PCD_Init+0x48>)
 80012dc:	2200      	movs	r2, #0
 80012de:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80012e0:	4b07      	ldr	r3, [pc, #28]	@ (8001300 <MX_USB_PCD_Init+0x48>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80012e6:	4b06      	ldr	r3, [pc, #24]	@ (8001300 <MX_USB_PCD_Init+0x48>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80012ec:	4804      	ldr	r0, [pc, #16]	@ (8001300 <MX_USB_PCD_Init+0x48>)
 80012ee:	f005 f99d 	bl	800662c <HAL_PCD_Init>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 80012f8:	f000 fa76 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	2000033c 	.word	0x2000033c
 8001304:	40005c00 	.word	0x40005c00

08001308 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08a      	sub	sp, #40	@ 0x28
 800130c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800130e:	f107 0314 	add.w	r3, r7, #20
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	60da      	str	r2, [r3, #12]
 800131c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800131e:	4b70      	ldr	r3, [pc, #448]	@ (80014e0 <MX_GPIO_Init+0x1d8>)
 8001320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001322:	4a6f      	ldr	r2, [pc, #444]	@ (80014e0 <MX_GPIO_Init+0x1d8>)
 8001324:	f043 0304 	orr.w	r3, r3, #4
 8001328:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800132a:	4b6d      	ldr	r3, [pc, #436]	@ (80014e0 <MX_GPIO_Init+0x1d8>)
 800132c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800132e:	f003 0304 	and.w	r3, r3, #4
 8001332:	613b      	str	r3, [r7, #16]
 8001334:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001336:	4b6a      	ldr	r3, [pc, #424]	@ (80014e0 <MX_GPIO_Init+0x1d8>)
 8001338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133a:	4a69      	ldr	r2, [pc, #420]	@ (80014e0 <MX_GPIO_Init+0x1d8>)
 800133c:	f043 0320 	orr.w	r3, r3, #32
 8001340:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001342:	4b67      	ldr	r3, [pc, #412]	@ (80014e0 <MX_GPIO_Init+0x1d8>)
 8001344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001346:	f003 0320 	and.w	r3, r3, #32
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800134e:	4b64      	ldr	r3, [pc, #400]	@ (80014e0 <MX_GPIO_Init+0x1d8>)
 8001350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001352:	4a63      	ldr	r2, [pc, #396]	@ (80014e0 <MX_GPIO_Init+0x1d8>)
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135a:	4b61      	ldr	r3, [pc, #388]	@ (80014e0 <MX_GPIO_Init+0x1d8>)
 800135c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	60bb      	str	r3, [r7, #8]
 8001364:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001366:	4b5e      	ldr	r3, [pc, #376]	@ (80014e0 <MX_GPIO_Init+0x1d8>)
 8001368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136a:	4a5d      	ldr	r2, [pc, #372]	@ (80014e0 <MX_GPIO_Init+0x1d8>)
 800136c:	f043 0302 	orr.w	r3, r3, #2
 8001370:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001372:	4b5b      	ldr	r3, [pc, #364]	@ (80014e0 <MX_GPIO_Init+0x1d8>)
 8001374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001376:	f003 0302 	and.w	r3, r3, #2
 800137a:	607b      	str	r3, [r7, #4]
 800137c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800137e:	4b58      	ldr	r3, [pc, #352]	@ (80014e0 <MX_GPIO_Init+0x1d8>)
 8001380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001382:	4a57      	ldr	r2, [pc, #348]	@ (80014e0 <MX_GPIO_Init+0x1d8>)
 8001384:	f043 0308 	orr.w	r3, r3, #8
 8001388:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800138a:	4b55      	ldr	r3, [pc, #340]	@ (80014e0 <MX_GPIO_Init+0x1d8>)
 800138c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800138e:	f003 0308 	and.w	r3, r3, #8
 8001392:	603b      	str	r3, [r7, #0]
 8001394:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BUCKBOOST_LOAD_1_Pin|BUCKBOOST_LOAD_2_Pin|GPIO_PIN_0|GPIO_PIN_1
 8001396:	2200      	movs	r2, #0
 8001398:	f24d 210b 	movw	r1, #53771	@ 0xd20b
 800139c:	4851      	ldr	r0, [pc, #324]	@ (80014e4 <MX_GPIO_Init+0x1dc>)
 800139e:	f003 fe89 	bl	80050b4 <HAL_GPIO_WritePin>
                          |BUCKBOOST_USBPD_EN_Pin|GPIO_PIN_9|USBPD_1A_PROTECT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80013a2:	2200      	movs	r2, #0
 80013a4:	2103      	movs	r1, #3
 80013a6:	4850      	ldr	r0, [pc, #320]	@ (80014e8 <MX_GPIO_Init+0x1e0>)
 80013a8:	f003 fe84 	bl	80050b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|LD2_Pin, GPIO_PIN_RESET);
 80013ac:	2200      	movs	r2, #0
 80013ae:	f248 0170 	movw	r1, #32880	@ 0x8070
 80013b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013b6:	f003 fe7d 	bl	80050b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD5_Pin|LD4_Pin, GPIO_PIN_RESET);
 80013ba:	2200      	movs	r2, #0
 80013bc:	21a2      	movs	r1, #162	@ 0xa2
 80013be:	484b      	ldr	r0, [pc, #300]	@ (80014ec <MX_GPIO_Init+0x1e4>)
 80013c0:	f003 fe78 	bl	80050b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USBPD_550mA_PROTECT_GPIO_Port, USBPD_550mA_PROTECT_Pin, GPIO_PIN_RESET);
 80013c4:	2200      	movs	r2, #0
 80013c6:	2104      	movs	r1, #4
 80013c8:	4849      	ldr	r0, [pc, #292]	@ (80014f0 <MX_GPIO_Init+0x1e8>)
 80013ca:	f003 fe73 	bl	80050b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : JOYSTICK_SEL_Pin JOYSTICK_LEFT_Pin JOYSTICK_DOWN_Pin */
  GPIO_InitStruct.Pin = JOYSTICK_SEL_Pin|JOYSTICK_LEFT_Pin|JOYSTICK_DOWN_Pin;
 80013ce:	f242 0330 	movw	r3, #8240	@ 0x2030
 80013d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013d4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80013d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013da:	2301      	movs	r3, #1
 80013dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013de:	f107 0314 	add.w	r3, r7, #20
 80013e2:	4619      	mov	r1, r3
 80013e4:	483f      	ldr	r0, [pc, #252]	@ (80014e4 <MX_GPIO_Init+0x1dc>)
 80013e6:	f003 fccb 	bl	8004d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUCKBOOST_LOAD_1_Pin BUCKBOOST_LOAD_2_Pin PC0 PC1
                           BUCKBOOST_USBPD_EN_Pin PC9 USBPD_1A_PROTECT_Pin */
  GPIO_InitStruct.Pin = BUCKBOOST_LOAD_1_Pin|BUCKBOOST_LOAD_2_Pin|GPIO_PIN_0|GPIO_PIN_1
 80013ea:	f24d 230b 	movw	r3, #53771	@ 0xd20b
 80013ee:	617b      	str	r3, [r7, #20]
                          |BUCKBOOST_USBPD_EN_Pin|GPIO_PIN_9|USBPD_1A_PROTECT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f0:	2301      	movs	r3, #1
 80013f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f4:	2300      	movs	r3, #0
 80013f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f8:	2300      	movs	r3, #0
 80013fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013fc:	f107 0314 	add.w	r3, r7, #20
 8001400:	4619      	mov	r1, r3
 8001402:	4838      	ldr	r0, [pc, #224]	@ (80014e4 <MX_GPIO_Init+0x1dc>)
 8001404:	f003 fcbc 	bl	8004d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001408:	2303      	movs	r3, #3
 800140a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800140c:	2301      	movs	r3, #1
 800140e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001410:	2300      	movs	r3, #0
 8001412:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001414:	2300      	movs	r3, #0
 8001416:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001418:	f107 0314 	add.w	r3, r7, #20
 800141c:	4619      	mov	r1, r3
 800141e:	4832      	ldr	r0, [pc, #200]	@ (80014e8 <MX_GPIO_Init+0x1e0>)
 8001420:	f003 fcae 	bl	8004d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|LD2_Pin;
 8001424:	f248 0370 	movw	r3, #32880	@ 0x8070
 8001428:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142a:	2301      	movs	r3, #1
 800142c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142e:	2300      	movs	r3, #0
 8001430:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001432:	2300      	movs	r3, #0
 8001434:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001436:	f107 0314 	add.w	r3, r7, #20
 800143a:	4619      	mov	r1, r3
 800143c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001440:	f003 fc9e 	bl	8004d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD5_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD5_Pin|LD4_Pin;
 8001444:	23a2      	movs	r3, #162	@ 0xa2
 8001446:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001448:	2301      	movs	r3, #1
 800144a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001450:	2300      	movs	r3, #0
 8001452:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001454:	f107 0314 	add.w	r3, r7, #20
 8001458:	4619      	mov	r1, r3
 800145a:	4824      	ldr	r0, [pc, #144]	@ (80014ec <MX_GPIO_Init+0x1e4>)
 800145c:	f003 fc90 	bl	8004d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOYSTICK_RIGHT_Pin JOYSTICK_UP_Pin */
  GPIO_InitStruct.Pin = JOYSTICK_RIGHT_Pin|JOYSTICK_UP_Pin;
 8001460:	f240 4304 	movw	r3, #1028	@ 0x404
 8001464:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001466:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800146a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800146c:	2301      	movs	r3, #1
 800146e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001470:	f107 0314 	add.w	r3, r7, #20
 8001474:	4619      	mov	r1, r3
 8001476:	481d      	ldr	r0, [pc, #116]	@ (80014ec <MX_GPIO_Init+0x1e4>)
 8001478:	f003 fc82 	bl	8004d80 <HAL_GPIO_Init>

  /*Configure GPIO pin : USBPD_550mA_PROTECT_Pin */
  GPIO_InitStruct.Pin = USBPD_550mA_PROTECT_Pin;
 800147c:	2304      	movs	r3, #4
 800147e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001480:	2301      	movs	r3, #1
 8001482:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001484:	2300      	movs	r3, #0
 8001486:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001488:	2300      	movs	r3, #0
 800148a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USBPD_550mA_PROTECT_GPIO_Port, &GPIO_InitStruct);
 800148c:	f107 0314 	add.w	r3, r7, #20
 8001490:	4619      	mov	r1, r3
 8001492:	4817      	ldr	r0, [pc, #92]	@ (80014f0 <MX_GPIO_Init+0x1e8>)
 8001494:	f003 fc74 	bl	8004d80 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001498:	2200      	movs	r2, #0
 800149a:	2100      	movs	r1, #0
 800149c:	2008      	movs	r0, #8
 800149e:	f003 f99e 	bl	80047de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80014a2:	2008      	movs	r0, #8
 80014a4:	f003 f9b5 	bl	8004812 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80014a8:	2200      	movs	r2, #0
 80014aa:	2100      	movs	r1, #0
 80014ac:	200a      	movs	r0, #10
 80014ae:	f003 f996 	bl	80047de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80014b2:	200a      	movs	r0, #10
 80014b4:	f003 f9ad 	bl	8004812 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80014b8:	2200      	movs	r2, #0
 80014ba:	2100      	movs	r1, #0
 80014bc:	2017      	movs	r0, #23
 80014be:	f003 f98e 	bl	80047de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80014c2:	2017      	movs	r0, #23
 80014c4:	f003 f9a5 	bl	8004812 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80014c8:	2200      	movs	r2, #0
 80014ca:	2100      	movs	r1, #0
 80014cc:	2028      	movs	r0, #40	@ 0x28
 80014ce:	f003 f986 	bl	80047de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80014d2:	2028      	movs	r0, #40	@ 0x28
 80014d4:	f003 f99d 	bl	8004812 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80014d8:	bf00      	nop
 80014da:	3728      	adds	r7, #40	@ 0x28
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40021000 	.word	0x40021000
 80014e4:	48000800 	.word	0x48000800
 80014e8:	48001400 	.word	0x48001400
 80014ec:	48000400 	.word	0x48000400
 80014f0:	48000c00 	.word	0x48000c00

080014f4 <StartADC>:

/* USER CODE BEGIN 4 */
void StartADC ()
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 80014f8:	4805      	ldr	r0, [pc, #20]	@ (8001510 <StartADC+0x1c>)
 80014fa:	f001 fa11 	bl	8002920 <HAL_ADC_Start>
	if(status!= HAL_OK)
 80014fe:	4b05      	ldr	r3, [pc, #20]	@ (8001514 <StartADC+0x20>)
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <StartADC+0x16>
	{
		Error_Handler();
 8001506:	f000 f96f 	bl	80017e8 <Error_Handler>
	}
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	20000028 	.word	0x20000028
 8001514:	20000618 	.word	0x20000618

08001518 <GetResult>:

void GetResult(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
	for(int i=0;i<sizeof(adc_raw)/sizeof(adc_raw[0]);++i)
 800151e:	2300      	movs	r3, #0
 8001520:	607b      	str	r3, [r7, #4]
 8001522:	e032      	b.n	800158a <GetResult+0x72>
	{
		status=HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001524:	f04f 31ff 	mov.w	r1, #4294967295
 8001528:	481c      	ldr	r0, [pc, #112]	@ (800159c <GetResult+0x84>)
 800152a:	f001 fadd 	bl	8002ae8 <HAL_ADC_PollForConversion>
 800152e:	4603      	mov	r3, r0
 8001530:	461a      	mov	r2, r3
 8001532:	4b1b      	ldr	r3, [pc, #108]	@ (80015a0 <GetResult+0x88>)
 8001534:	701a      	strb	r2, [r3, #0]
			if(status!=HAL_OK)
 8001536:	4b1a      	ldr	r3, [pc, #104]	@ (80015a0 <GetResult+0x88>)
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <GetResult+0x2a>
			{
				Error_Handler();
 800153e:	f000 f953 	bl	80017e8 <Error_Handler>
			}
			adc_raw[i]=HAL_ADC_GetValue(&hadc1);
 8001542:	4816      	ldr	r0, [pc, #88]	@ (800159c <GetResult+0x84>)
 8001544:	f001 fbd6 	bl	8002cf4 <HAL_ADC_GetValue>
 8001548:	4603      	mov	r3, r0
 800154a:	b299      	uxth	r1, r3
 800154c:	4a15      	ldr	r2, [pc, #84]	@ (80015a4 <GetResult+0x8c>)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			adc_mv[i]=__HAL_ADC_CALC_DATA_TO_VOLTAGE(ADC_VREF_MV,adc_raw[i],ADC_RESOLUTION_12B);
 8001554:	4a13      	ldr	r2, [pc, #76]	@ (80015a4 <GetResult+0x8c>)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800155c:	461a      	mov	r2, r3
 800155e:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8001562:	fb02 f303 	mul.w	r3, r2, r3
 8001566:	461a      	mov	r2, r3
 8001568:	4b0f      	ldr	r3, [pc, #60]	@ (80015a8 <GetResult+0x90>)
 800156a:	fba3 1302 	umull	r1, r3, r3, r2
 800156e:	1ad2      	subs	r2, r2, r3
 8001570:	0852      	lsrs	r2, r2, #1
 8001572:	4413      	add	r3, r2
 8001574:	0adb      	lsrs	r3, r3, #11
 8001576:	b299      	uxth	r1, r3
 8001578:	4a0c      	ldr	r2, [pc, #48]	@ (80015ac <GetResult+0x94>)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			StartADC();
 8001580:	f7ff ffb8 	bl	80014f4 <StartADC>
	for(int i=0;i<sizeof(adc_raw)/sizeof(adc_raw[0]);++i)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	3301      	adds	r3, #1
 8001588:	607b      	str	r3, [r7, #4]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2b01      	cmp	r3, #1
 800158e:	d9c9      	bls.n	8001524 <GetResult+0xc>
	}
}
 8001590:	bf00      	nop
 8001592:	bf00      	nop
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	20000028 	.word	0x20000028
 80015a0:	20000618 	.word	0x20000618
 80015a4:	20000620 	.word	0x20000620
 80015a8:	00100101 	.word	0x00100101
 80015ac:	2000061c 	.word	0x2000061c

080015b0 <CenterGlass>:

void CenterGlass(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
	GetResult();
 80015b4:	f7ff ffb0 	bl	8001518 <GetResult>
	while((adc_mv[1]<(GLASS_REFRENCE_LR_POS - ADC_POS_Hys)) || adc_mv[1]>(GLASS_REFRENCE_LR_POS + ADC_POS_Hys))
 80015b8:	e065      	b.n	8001686 <CenterGlass+0xd6>
	{
		StartADC();
 80015ba:	f7ff ff9b 	bl	80014f4 <StartADC>
		if(adc_mv[1]<GLASS_REFRENCE_LR_POS)
 80015be:	4b87      	ldr	r3, [pc, #540]	@ (80017dc <CenterGlass+0x22c>)
 80015c0:	885b      	ldrh	r3, [r3, #2]
 80015c2:	f240 726b 	movw	r2, #1899	@ 0x76b
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d82c      	bhi.n	8001624 <CenterGlass+0x74>
		{//move left
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 80015ca:	2201      	movs	r2, #1
 80015cc:	2101      	movs	r1, #1
 80015ce:	4884      	ldr	r0, [pc, #528]	@ (80017e0 <CenterGlass+0x230>)
 80015d0:	f003 fd70 	bl	80050b4 <HAL_GPIO_WritePin>
					  //In_A
					  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 80015d4:	2200      	movs	r2, #0
 80015d6:	2102      	movs	r1, #2
 80015d8:	4881      	ldr	r0, [pc, #516]	@ (80017e0 <CenterGlass+0x230>)
 80015da:	f003 fd6b 	bl	80050b4 <HAL_GPIO_WritePin>
					  //In_B
					  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 1);
 80015de:	2201      	movs	r2, #1
 80015e0:	2101      	movs	r1, #1
 80015e2:	4880      	ldr	r0, [pc, #512]	@ (80017e4 <CenterGlass+0x234>)
 80015e4:	f003 fd66 	bl	80050b4 <HAL_GPIO_WritePin>
					  //PWM
					  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 1);
 80015e8:	2201      	movs	r2, #1
 80015ea:	2102      	movs	r1, #2
 80015ec:	487d      	ldr	r0, [pc, #500]	@ (80017e4 <CenterGlass+0x234>)
 80015ee:	f003 fd61 	bl	80050b4 <HAL_GPIO_WritePin>
			          //Select

					  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);
 80015f2:	2200      	movs	r2, #0
 80015f4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015f8:	4879      	ldr	r0, [pc, #484]	@ (80017e0 <CenterGlass+0x230>)
 80015fa:	f003 fd5b 	bl	80050b4 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80015fe:	2200      	movs	r2, #0
 8001600:	2110      	movs	r1, #16
 8001602:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001606:	f003 fd55 	bl	80050b4 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 800160a:	2200      	movs	r2, #0
 800160c:	2120      	movs	r1, #32
 800160e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001612:	f003 fd4f 	bl	80050b4 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 8001616:	2200      	movs	r2, #0
 8001618:	2140      	movs	r1, #64	@ 0x40
 800161a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800161e:	f003 fd49 	bl	80050b4 <HAL_GPIO_WritePin>
 8001622:	e02b      	b.n	800167c <CenterGlass+0xcc>
		}
		else
		{//move right
			 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8001624:	2200      	movs	r2, #0
 8001626:	2101      	movs	r1, #1
 8001628:	486d      	ldr	r0, [pc, #436]	@ (80017e0 <CenterGlass+0x230>)
 800162a:	f003 fd43 	bl	80050b4 <HAL_GPIO_WritePin>
					  //IN_A
					  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 800162e:	2201      	movs	r2, #1
 8001630:	2102      	movs	r1, #2
 8001632:	486b      	ldr	r0, [pc, #428]	@ (80017e0 <CenterGlass+0x230>)
 8001634:	f003 fd3e 	bl	80050b4 <HAL_GPIO_WritePin>
					  //IN_B
					  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 1);
 8001638:	2201      	movs	r2, #1
 800163a:	2101      	movs	r1, #1
 800163c:	4869      	ldr	r0, [pc, #420]	@ (80017e4 <CenterGlass+0x234>)
 800163e:	f003 fd39 	bl	80050b4 <HAL_GPIO_WritePin>
					  //PWM
					  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 8001642:	2200      	movs	r2, #0
 8001644:	2102      	movs	r1, #2
 8001646:	4867      	ldr	r0, [pc, #412]	@ (80017e4 <CenterGlass+0x234>)
 8001648:	f003 fd34 	bl	80050b4 <HAL_GPIO_WritePin>
					  //Select

					  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);
 800164c:	2200      	movs	r2, #0
 800164e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001652:	4863      	ldr	r0, [pc, #396]	@ (80017e0 <CenterGlass+0x230>)
 8001654:	f003 fd2e 	bl	80050b4 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001658:	2200      	movs	r2, #0
 800165a:	2110      	movs	r1, #16
 800165c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001660:	f003 fd28 	bl	80050b4 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 8001664:	2200      	movs	r2, #0
 8001666:	2120      	movs	r1, #32
 8001668:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800166c:	f003 fd22 	bl	80050b4 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 8001670:	2200      	movs	r2, #0
 8001672:	2140      	movs	r1, #64	@ 0x40
 8001674:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001678:	f003 fd1c 	bl	80050b4 <HAL_GPIO_WritePin>
		}
		HAL_Delay(1);
 800167c:	2001      	movs	r0, #1
 800167e:	f000 fd0b 	bl	8002098 <HAL_Delay>
		GetResult();
 8001682:	f7ff ff49 	bl	8001518 <GetResult>
	while((adc_mv[1]<(GLASS_REFRENCE_LR_POS - ADC_POS_Hys)) || adc_mv[1]>(GLASS_REFRENCE_LR_POS + ADC_POS_Hys))
 8001686:	4b55      	ldr	r3, [pc, #340]	@ (80017dc <CenterGlass+0x22c>)
 8001688:	885b      	ldrh	r3, [r3, #2]
 800168a:	f5b3 6feb 	cmp.w	r3, #1880	@ 0x758
 800168e:	d394      	bcc.n	80015ba <CenterGlass+0xa>
 8001690:	4b52      	ldr	r3, [pc, #328]	@ (80017dc <CenterGlass+0x22c>)
 8001692:	885b      	ldrh	r3, [r3, #2]
 8001694:	f5b3 6ff0 	cmp.w	r3, #1920	@ 0x780
 8001698:	d88f      	bhi.n	80015ba <CenterGlass+0xa>
	}
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 800169a:	2200      	movs	r2, #0
 800169c:	2101      	movs	r1, #1
 800169e:	4850      	ldr	r0, [pc, #320]	@ (80017e0 <CenterGlass+0x230>)
 80016a0:	f003 fd08 	bl	80050b4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 80016a4:	2200      	movs	r2, #0
 80016a6:	2102      	movs	r1, #2
 80016a8:	484d      	ldr	r0, [pc, #308]	@ (80017e0 <CenterGlass+0x230>)
 80016aa:	f003 fd03 	bl	80050b4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 80016ae:	2200      	movs	r2, #0
 80016b0:	2101      	movs	r1, #1
 80016b2:	484c      	ldr	r0, [pc, #304]	@ (80017e4 <CenterGlass+0x234>)
 80016b4:	f003 fcfe 	bl	80050b4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 80016b8:	2200      	movs	r2, #0
 80016ba:	2102      	movs	r1, #2
 80016bc:	4849      	ldr	r0, [pc, #292]	@ (80017e4 <CenterGlass+0x234>)
 80016be:	f003 fcf9 	bl	80050b4 <HAL_GPIO_WritePin>
	while((adc_mv[0]<(GLASS_REFRENCE_UD_POS - ADC_POS_Hys)) || adc_mv[0]>(GLASS_REFRENCE_UD_POS + ADC_POS_Hys))
 80016c2:	e065      	b.n	8001790 <CenterGlass+0x1e0>
	{
		StartADC();
 80016c4:	f7ff ff16 	bl	80014f4 <StartADC>
		if(adc_mv[0]<GLASS_REFRENCE_UD_POS)
 80016c8:	4b44      	ldr	r3, [pc, #272]	@ (80017dc <CenterGlass+0x22c>)
 80016ca:	881b      	ldrh	r3, [r3, #0]
 80016cc:	f240 225d 	movw	r2, #605	@ 0x25d
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d82c      	bhi.n	800172e <CenterGlass+0x17e>
		{//move up
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);
 80016d4:	2201      	movs	r2, #1
 80016d6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016da:	4841      	ldr	r0, [pc, #260]	@ (80017e0 <CenterGlass+0x230>)
 80016dc:	f003 fcea 	bl	80050b4 <HAL_GPIO_WritePin>
				 		  //IN_A
				 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80016e0:	2200      	movs	r2, #0
 80016e2:	2110      	movs	r1, #16
 80016e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016e8:	f003 fce4 	bl	80050b4 <HAL_GPIO_WritePin>
				 		  //IN_B
				 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 80016ec:	2201      	movs	r2, #1
 80016ee:	2120      	movs	r1, #32
 80016f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016f4:	f003 fcde 	bl	80050b4 <HAL_GPIO_WritePin>
				 		  //PWM
				 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1);
 80016f8:	2201      	movs	r2, #1
 80016fa:	2140      	movs	r1, #64	@ 0x40
 80016fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001700:	f003 fcd8 	bl	80050b4 <HAL_GPIO_WritePin>
				 		  //Select
						  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8001704:	2200      	movs	r2, #0
 8001706:	2101      	movs	r1, #1
 8001708:	4835      	ldr	r0, [pc, #212]	@ (80017e0 <CenterGlass+0x230>)
 800170a:	f003 fcd3 	bl	80050b4 <HAL_GPIO_WritePin>
						  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 800170e:	2200      	movs	r2, #0
 8001710:	2102      	movs	r1, #2
 8001712:	4833      	ldr	r0, [pc, #204]	@ (80017e0 <CenterGlass+0x230>)
 8001714:	f003 fcce 	bl	80050b4 <HAL_GPIO_WritePin>
						  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 8001718:	2200      	movs	r2, #0
 800171a:	2101      	movs	r1, #1
 800171c:	4831      	ldr	r0, [pc, #196]	@ (80017e4 <CenterGlass+0x234>)
 800171e:	f003 fcc9 	bl	80050b4 <HAL_GPIO_WritePin>
						  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 8001722:	2200      	movs	r2, #0
 8001724:	2102      	movs	r1, #2
 8001726:	482f      	ldr	r0, [pc, #188]	@ (80017e4 <CenterGlass+0x234>)
 8001728:	f003 fcc4 	bl	80050b4 <HAL_GPIO_WritePin>
 800172c:	e02b      	b.n	8001786 <CenterGlass+0x1d6>
		}
		else
		{//move down
			 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);
 800172e:	2200      	movs	r2, #0
 8001730:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001734:	482a      	ldr	r0, [pc, #168]	@ (80017e0 <CenterGlass+0x230>)
 8001736:	f003 fcbd 	bl	80050b4 <HAL_GPIO_WritePin>
				 		  //IN_A
				 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800173a:	2201      	movs	r2, #1
 800173c:	2110      	movs	r1, #16
 800173e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001742:	f003 fcb7 	bl	80050b4 <HAL_GPIO_WritePin>
				 		  //IN_B
				 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8001746:	2201      	movs	r2, #1
 8001748:	2120      	movs	r1, #32
 800174a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800174e:	f003 fcb1 	bl	80050b4 <HAL_GPIO_WritePin>
				 		  //PWM
				 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 8001752:	2200      	movs	r2, #0
 8001754:	2140      	movs	r1, #64	@ 0x40
 8001756:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800175a:	f003 fcab 	bl	80050b4 <HAL_GPIO_WritePin>
				 		  //Select
				 		 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 800175e:	2200      	movs	r2, #0
 8001760:	2101      	movs	r1, #1
 8001762:	481f      	ldr	r0, [pc, #124]	@ (80017e0 <CenterGlass+0x230>)
 8001764:	f003 fca6 	bl	80050b4 <HAL_GPIO_WritePin>
				 		 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 8001768:	2200      	movs	r2, #0
 800176a:	2102      	movs	r1, #2
 800176c:	481c      	ldr	r0, [pc, #112]	@ (80017e0 <CenterGlass+0x230>)
 800176e:	f003 fca1 	bl	80050b4 <HAL_GPIO_WritePin>
				 		 HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 8001772:	2200      	movs	r2, #0
 8001774:	2101      	movs	r1, #1
 8001776:	481b      	ldr	r0, [pc, #108]	@ (80017e4 <CenterGlass+0x234>)
 8001778:	f003 fc9c 	bl	80050b4 <HAL_GPIO_WritePin>
				 		 HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 800177c:	2200      	movs	r2, #0
 800177e:	2102      	movs	r1, #2
 8001780:	4818      	ldr	r0, [pc, #96]	@ (80017e4 <CenterGlass+0x234>)
 8001782:	f003 fc97 	bl	80050b4 <HAL_GPIO_WritePin>
		}
		HAL_Delay(1);
 8001786:	2001      	movs	r0, #1
 8001788:	f000 fc86 	bl	8002098 <HAL_Delay>
		GetResult();
 800178c:	f7ff fec4 	bl	8001518 <GetResult>
	while((adc_mv[0]<(GLASS_REFRENCE_UD_POS - ADC_POS_Hys)) || adc_mv[0]>(GLASS_REFRENCE_UD_POS + ADC_POS_Hys))
 8001790:	4b12      	ldr	r3, [pc, #72]	@ (80017dc <CenterGlass+0x22c>)
 8001792:	881b      	ldrh	r3, [r3, #0]
 8001794:	f240 2249 	movw	r2, #585	@ 0x249
 8001798:	4293      	cmp	r3, r2
 800179a:	d993      	bls.n	80016c4 <CenterGlass+0x114>
 800179c:	4b0f      	ldr	r3, [pc, #60]	@ (80017dc <CenterGlass+0x22c>)
 800179e:	881b      	ldrh	r3, [r3, #0]
 80017a0:	f240 2272 	movw	r2, #626	@ 0x272
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d88d      	bhi.n	80016c4 <CenterGlass+0x114>
	}
		 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);
 80017a8:	2200      	movs	r2, #0
 80017aa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017ae:	480c      	ldr	r0, [pc, #48]	@ (80017e0 <CenterGlass+0x230>)
 80017b0:	f003 fc80 	bl	80050b4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80017b4:	2200      	movs	r2, #0
 80017b6:	2110      	movs	r1, #16
 80017b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017bc:	f003 fc7a 	bl	80050b4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 80017c0:	2200      	movs	r2, #0
 80017c2:	2120      	movs	r1, #32
 80017c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017c8:	f003 fc74 	bl	80050b4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 80017cc:	2200      	movs	r2, #0
 80017ce:	2140      	movs	r1, #64	@ 0x40
 80017d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017d4:	f003 fc6e 	bl	80050b4 <HAL_GPIO_WritePin>
}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	2000061c 	.word	0x2000061c
 80017e0:	48000800 	.word	0x48000800
 80017e4:	48001400 	.word	0x48001400

080017e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017ec:	b672      	cpsid	i
}
 80017ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017f0:	bf00      	nop
 80017f2:	e7fd      	b.n	80017f0 <Error_Handler+0x8>

080017f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001838 <HAL_MspInit+0x44>)
 80017fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001838 <HAL_MspInit+0x44>)
 8001800:	f043 0301 	orr.w	r3, r3, #1
 8001804:	6613      	str	r3, [r2, #96]	@ 0x60
 8001806:	4b0c      	ldr	r3, [pc, #48]	@ (8001838 <HAL_MspInit+0x44>)
 8001808:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	607b      	str	r3, [r7, #4]
 8001810:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001812:	4b09      	ldr	r3, [pc, #36]	@ (8001838 <HAL_MspInit+0x44>)
 8001814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001816:	4a08      	ldr	r2, [pc, #32]	@ (8001838 <HAL_MspInit+0x44>)
 8001818:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800181c:	6593      	str	r3, [r2, #88]	@ 0x58
 800181e:	4b06      	ldr	r3, [pc, #24]	@ (8001838 <HAL_MspInit+0x44>)
 8001820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001826:	603b      	str	r3, [r7, #0]
 8001828:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800182a:	bf00      	nop
 800182c:	370c      	adds	r7, #12
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	40021000 	.word	0x40021000

0800183c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b0a0      	sub	sp, #128	@ 0x80
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001844:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]
 8001850:	60da      	str	r2, [r3, #12]
 8001852:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001854:	f107 0318 	add.w	r3, r7, #24
 8001858:	2254      	movs	r2, #84	@ 0x54
 800185a:	2100      	movs	r1, #0
 800185c:	4618      	mov	r0, r3
 800185e:	f00a fc20 	bl	800c0a2 <memset>
  if(hadc->Instance==ADC1)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800186a:	d154      	bne.n	8001916 <HAL_ADC_MspInit+0xda>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800186c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001870:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001872:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001876:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001878:	f107 0318 	add.w	r3, r7, #24
 800187c:	4618      	mov	r0, r3
 800187e:	f006 ffcd 	bl	800881c <HAL_RCCEx_PeriphCLKConfig>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001888:	f7ff ffae 	bl	80017e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800188c:	4b24      	ldr	r3, [pc, #144]	@ (8001920 <HAL_ADC_MspInit+0xe4>)
 800188e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001890:	4a23      	ldr	r2, [pc, #140]	@ (8001920 <HAL_ADC_MspInit+0xe4>)
 8001892:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001896:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001898:	4b21      	ldr	r3, [pc, #132]	@ (8001920 <HAL_ADC_MspInit+0xe4>)
 800189a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800189c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80018a0:	617b      	str	r3, [r7, #20]
 80018a2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001920 <HAL_ADC_MspInit+0xe4>)
 80018a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a8:	4a1d      	ldr	r2, [pc, #116]	@ (8001920 <HAL_ADC_MspInit+0xe4>)
 80018aa:	f043 0304 	orr.w	r3, r3, #4
 80018ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001920 <HAL_ADC_MspInit+0xe4>)
 80018b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b4:	f003 0304 	and.w	r3, r3, #4
 80018b8:	613b      	str	r3, [r7, #16]
 80018ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018bc:	4b18      	ldr	r3, [pc, #96]	@ (8001920 <HAL_ADC_MspInit+0xe4>)
 80018be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c0:	4a17      	ldr	r2, [pc, #92]	@ (8001920 <HAL_ADC_MspInit+0xe4>)
 80018c2:	f043 0301 	orr.w	r3, r3, #1
 80018c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018c8:	4b15      	ldr	r3, [pc, #84]	@ (8001920 <HAL_ADC_MspInit+0xe4>)
 80018ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018cc:	f003 0301 	and.w	r3, r3, #1
 80018d0:	60fb      	str	r3, [r7, #12]
 80018d2:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = USBPD_VIN_Pin;
 80018d4:	2304      	movs	r3, #4
 80018d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018d8:	2303      	movs	r3, #3
 80018da:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018dc:	2300      	movs	r3, #0
 80018de:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(USBPD_VIN_GPIO_Port, &GPIO_InitStruct);
 80018e0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80018e4:	4619      	mov	r1, r3
 80018e6:	480f      	ldr	r0, [pc, #60]	@ (8001924 <HAL_ADC_MspInit+0xe8>)
 80018e8:	f003 fa4a 	bl	8004d80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Pos_M1_Pin|Pos_M2_Pin|BUCKBOOST_VOUT_Pin;
 80018ec:	230e      	movs	r3, #14
 80018ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018f0:	2303      	movs	r3, #3
 80018f2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f4:	2300      	movs	r3, #0
 80018f6:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80018fc:	4619      	mov	r1, r3
 80018fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001902:	f003 fa3d 	bl	8004d80 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001906:	2200      	movs	r2, #0
 8001908:	2100      	movs	r1, #0
 800190a:	2012      	movs	r0, #18
 800190c:	f002 ff67 	bl	80047de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001910:	2012      	movs	r0, #18
 8001912:	f002 ff7e 	bl	8004812 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001916:	bf00      	nop
 8001918:	3780      	adds	r7, #128	@ 0x80
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40021000 	.word	0x40021000
 8001924:	48000800 	.word	0x48000800

08001928 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b08c      	sub	sp, #48	@ 0x30
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001930:	f107 031c 	add.w	r3, r7, #28
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	605a      	str	r2, [r3, #4]
 800193a:	609a      	str	r2, [r3, #8]
 800193c:	60da      	str	r2, [r3, #12]
 800193e:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP2)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a3d      	ldr	r2, [pc, #244]	@ (8001a3c <HAL_COMP_MspInit+0x114>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d119      	bne.n	800197e <HAL_COMP_MspInit+0x56>
  {
  /* USER CODE BEGIN COMP2_MspInit 0 */

  /* USER CODE END COMP2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800194a:	4b3d      	ldr	r3, [pc, #244]	@ (8001a40 <HAL_COMP_MspInit+0x118>)
 800194c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800194e:	4a3c      	ldr	r2, [pc, #240]	@ (8001a40 <HAL_COMP_MspInit+0x118>)
 8001950:	f043 0301 	orr.w	r3, r3, #1
 8001954:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001956:	4b3a      	ldr	r3, [pc, #232]	@ (8001a40 <HAL_COMP_MspInit+0x118>)
 8001958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	61bb      	str	r3, [r7, #24]
 8001960:	69bb      	ldr	r3, [r7, #24]
    /**COMP2 GPIO Configuration
    PA7     ------> COMP2_INP
    */
    GPIO_InitStruct.Pin = BUCK_RED_SENSE_Pin;
 8001962:	2380      	movs	r3, #128	@ 0x80
 8001964:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001966:	2303      	movs	r3, #3
 8001968:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196a:	2300      	movs	r3, #0
 800196c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_RED_SENSE_GPIO_Port, &GPIO_InitStruct);
 800196e:	f107 031c 	add.w	r3, r7, #28
 8001972:	4619      	mov	r1, r3
 8001974:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001978:	f003 fa02 	bl	8004d80 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP6_MspInit 1 */

  /* USER CODE END COMP6_MspInit 1 */
  }

}
 800197c:	e05a      	b.n	8001a34 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP3)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a30      	ldr	r2, [pc, #192]	@ (8001a44 <HAL_COMP_MspInit+0x11c>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d119      	bne.n	80019bc <HAL_COMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001988:	4b2d      	ldr	r3, [pc, #180]	@ (8001a40 <HAL_COMP_MspInit+0x118>)
 800198a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800198c:	4a2c      	ldr	r2, [pc, #176]	@ (8001a40 <HAL_COMP_MspInit+0x118>)
 800198e:	f043 0301 	orr.w	r3, r3, #1
 8001992:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001994:	4b2a      	ldr	r3, [pc, #168]	@ (8001a40 <HAL_COMP_MspInit+0x118>)
 8001996:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001998:	f003 0301 	and.w	r3, r3, #1
 800199c:	617b      	str	r3, [r7, #20]
 800199e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = BUCK_GREEN_SENSE_Pin;
 80019a0:	2301      	movs	r3, #1
 80019a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019a4:	2303      	movs	r3, #3
 80019a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_GREEN_SENSE_GPIO_Port, &GPIO_InitStruct);
 80019ac:	f107 031c 	add.w	r3, r7, #28
 80019b0:	4619      	mov	r1, r3
 80019b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019b6:	f003 f9e3 	bl	8004d80 <HAL_GPIO_Init>
}
 80019ba:	e03b      	b.n	8001a34 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP4)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a21      	ldr	r2, [pc, #132]	@ (8001a48 <HAL_COMP_MspInit+0x120>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d118      	bne.n	80019f8 <HAL_COMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001a40 <HAL_COMP_MspInit+0x118>)
 80019c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ca:	4a1d      	ldr	r2, [pc, #116]	@ (8001a40 <HAL_COMP_MspInit+0x118>)
 80019cc:	f043 0302 	orr.w	r3, r3, #2
 80019d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001a40 <HAL_COMP_MspInit+0x118>)
 80019d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019d6:	f003 0302 	and.w	r3, r3, #2
 80019da:	613b      	str	r3, [r7, #16]
 80019dc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BUCK_BLUE_SENSE_Pin;
 80019de:	2301      	movs	r3, #1
 80019e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019e2:	2303      	movs	r3, #3
 80019e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e6:	2300      	movs	r3, #0
 80019e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_BLUE_SENSE_GPIO_Port, &GPIO_InitStruct);
 80019ea:	f107 031c 	add.w	r3, r7, #28
 80019ee:	4619      	mov	r1, r3
 80019f0:	4816      	ldr	r0, [pc, #88]	@ (8001a4c <HAL_COMP_MspInit+0x124>)
 80019f2:	f003 f9c5 	bl	8004d80 <HAL_GPIO_Init>
}
 80019f6:	e01d      	b.n	8001a34 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP6)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a14      	ldr	r2, [pc, #80]	@ (8001a50 <HAL_COMP_MspInit+0x128>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d118      	bne.n	8001a34 <HAL_COMP_MspInit+0x10c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a02:	4b0f      	ldr	r3, [pc, #60]	@ (8001a40 <HAL_COMP_MspInit+0x118>)
 8001a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a06:	4a0e      	ldr	r2, [pc, #56]	@ (8001a40 <HAL_COMP_MspInit+0x118>)
 8001a08:	f043 0302 	orr.w	r3, r3, #2
 8001a0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a40 <HAL_COMP_MspInit+0x118>)
 8001a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a12:	f003 0302 	and.w	r3, r3, #2
 8001a16:	60fb      	str	r3, [r7, #12]
 8001a18:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUCKBOOST_I_IN_SENSE_Pin;
 8001a1a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001a1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a20:	2303      	movs	r3, #3
 8001a22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a24:	2300      	movs	r3, #0
 8001a26:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCKBOOST_I_IN_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001a28:	f107 031c 	add.w	r3, r7, #28
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4807      	ldr	r0, [pc, #28]	@ (8001a4c <HAL_COMP_MspInit+0x124>)
 8001a30:	f003 f9a6 	bl	8004d80 <HAL_GPIO_Init>
}
 8001a34:	bf00      	nop
 8001a36:	3730      	adds	r7, #48	@ 0x30
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40010204 	.word	0x40010204
 8001a40:	40021000 	.word	0x40021000
 8001a44:	40010208 	.word	0x40010208
 8001a48:	4001020c 	.word	0x4001020c
 8001a4c:	48000400 	.word	0x48000400
 8001a50:	40010214 	.word	0x40010214

08001a54 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b087      	sub	sp, #28
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a1c      	ldr	r2, [pc, #112]	@ (8001ad4 <HAL_DAC_MspInit+0x80>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d10c      	bne.n	8001a80 <HAL_DAC_MspInit+0x2c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001a66:	4b1c      	ldr	r3, [pc, #112]	@ (8001ad8 <HAL_DAC_MspInit+0x84>)
 8001a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a6a:	4a1b      	ldr	r2, [pc, #108]	@ (8001ad8 <HAL_DAC_MspInit+0x84>)
 8001a6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a72:	4b19      	ldr	r3, [pc, #100]	@ (8001ad8 <HAL_DAC_MspInit+0x84>)
 8001a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a7a:	617b      	str	r3, [r7, #20]
 8001a7c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }

}
 8001a7e:	e022      	b.n	8001ac6 <HAL_DAC_MspInit+0x72>
  else if(hdac->Instance==DAC2)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a15      	ldr	r2, [pc, #84]	@ (8001adc <HAL_DAC_MspInit+0x88>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d10c      	bne.n	8001aa4 <HAL_DAC_MspInit+0x50>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8001a8a:	4b13      	ldr	r3, [pc, #76]	@ (8001ad8 <HAL_DAC_MspInit+0x84>)
 8001a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a8e:	4a12      	ldr	r2, [pc, #72]	@ (8001ad8 <HAL_DAC_MspInit+0x84>)
 8001a90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a96:	4b10      	ldr	r3, [pc, #64]	@ (8001ad8 <HAL_DAC_MspInit+0x84>)
 8001a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a9e:	613b      	str	r3, [r7, #16]
 8001aa0:	693b      	ldr	r3, [r7, #16]
}
 8001aa2:	e010      	b.n	8001ac6 <HAL_DAC_MspInit+0x72>
  else if(hdac->Instance==DAC3)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a0d      	ldr	r2, [pc, #52]	@ (8001ae0 <HAL_DAC_MspInit+0x8c>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d10b      	bne.n	8001ac6 <HAL_DAC_MspInit+0x72>
    __HAL_RCC_DAC3_CLK_ENABLE();
 8001aae:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad8 <HAL_DAC_MspInit+0x84>)
 8001ab0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab2:	4a09      	ldr	r2, [pc, #36]	@ (8001ad8 <HAL_DAC_MspInit+0x84>)
 8001ab4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ab8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001aba:	4b07      	ldr	r3, [pc, #28]	@ (8001ad8 <HAL_DAC_MspInit+0x84>)
 8001abc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001abe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
}
 8001ac6:	bf00      	nop
 8001ac8:	371c      	adds	r7, #28
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	50000800 	.word	0x50000800
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	50000c00 	.word	0x50000c00
 8001ae0:	50001000 	.word	0x50001000

08001ae4 <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  if(hhrtim->Instance==HRTIM1)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a11      	ldr	r2, [pc, #68]	@ (8001b38 <HAL_HRTIM_MspInit+0x54>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d11b      	bne.n	8001b2e <HAL_HRTIM_MspInit+0x4a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 8001af6:	4b11      	ldr	r3, [pc, #68]	@ (8001b3c <HAL_HRTIM_MspInit+0x58>)
 8001af8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001afa:	4a10      	ldr	r2, [pc, #64]	@ (8001b3c <HAL_HRTIM_MspInit+0x58>)
 8001afc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001b00:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b02:	4b0e      	ldr	r3, [pc, #56]	@ (8001b3c <HAL_HRTIM_MspInit+0x58>)
 8001b04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b06:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001b0a:	60fb      	str	r3, [r7, #12]
 8001b0c:	68fb      	ldr	r3, [r7, #12]
    /* HRTIM1 interrupt Init */
    HAL_NVIC_SetPriority(HRTIM1_Master_IRQn, 0, 0);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	2100      	movs	r1, #0
 8001b12:	2043      	movs	r0, #67	@ 0x43
 8001b14:	f002 fe63 	bl	80047de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_Master_IRQn);
 8001b18:	2043      	movs	r0, #67	@ 0x43
 8001b1a:	f002 fe7a 	bl	8004812 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(HRTIM1_TIMF_IRQn, 0, 0);
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2100      	movs	r1, #0
 8001b22:	204a      	movs	r0, #74	@ 0x4a
 8001b24:	f002 fe5b 	bl	80047de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_TIMF_IRQn);
 8001b28:	204a      	movs	r0, #74	@ 0x4a
 8001b2a:	f002 fe72 	bl	8004812 <HAL_NVIC_EnableIRQ>

  /* USER CODE END HRTIM1_MspInit 1 */

  }

}
 8001b2e:	bf00      	nop
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40016800 	.word	0x40016800
 8001b3c:	40021000 	.word	0x40021000

08001b40 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b08a      	sub	sp, #40	@ 0x28
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b48:	f107 0314 	add.w	r3, r7, #20
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	605a      	str	r2, [r3, #4]
 8001b52:	609a      	str	r2, [r3, #8]
 8001b54:	60da      	str	r2, [r3, #12]
 8001b56:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a37      	ldr	r2, [pc, #220]	@ (8001c3c <HAL_HRTIM_MspPostInit+0xfc>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d167      	bne.n	8001c32 <HAL_HRTIM_MspPostInit+0xf2>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b62:	4b37      	ldr	r3, [pc, #220]	@ (8001c40 <HAL_HRTIM_MspPostInit+0x100>)
 8001b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b66:	4a36      	ldr	r2, [pc, #216]	@ (8001c40 <HAL_HRTIM_MspPostInit+0x100>)
 8001b68:	f043 0302 	orr.w	r3, r3, #2
 8001b6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b6e:	4b34      	ldr	r3, [pc, #208]	@ (8001c40 <HAL_HRTIM_MspPostInit+0x100>)
 8001b70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b72:	f003 0302 	and.w	r3, r3, #2
 8001b76:	613b      	str	r3, [r7, #16]
 8001b78:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b7a:	4b31      	ldr	r3, [pc, #196]	@ (8001c40 <HAL_HRTIM_MspPostInit+0x100>)
 8001b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b7e:	4a30      	ldr	r2, [pc, #192]	@ (8001c40 <HAL_HRTIM_MspPostInit+0x100>)
 8001b80:	f043 0304 	orr.w	r3, r3, #4
 8001b84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b86:	4b2e      	ldr	r3, [pc, #184]	@ (8001c40 <HAL_HRTIM_MspPostInit+0x100>)
 8001b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b8a:	f003 0304 	and.w	r3, r3, #4
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b92:	4b2b      	ldr	r3, [pc, #172]	@ (8001c40 <HAL_HRTIM_MspPostInit+0x100>)
 8001b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b96:	4a2a      	ldr	r2, [pc, #168]	@ (8001c40 <HAL_HRTIM_MspPostInit+0x100>)
 8001b98:	f043 0301 	orr.w	r3, r3, #1
 8001b9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b9e:	4b28      	ldr	r3, [pc, #160]	@ (8001c40 <HAL_HRTIM_MspPostInit+0x100>)
 8001ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	60bb      	str	r3, [r7, #8]
 8001ba8:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> HRTIM1_CHF1
    PC7     ------> HRTIM1_CHF2
    PC8     ------> HRTIM1_CHE1
    PA8     ------> HRTIM1_CHA1
    */
    GPIO_InitStruct.Pin = BUCKBOOST_P1_DRIVE_Pin|BUCKBOOST_N1_DRIVE_Pin|BUCKBOOST_N2_DRIVE_Pin|BUCKBOOST_P2_DRIVE_Pin;
 8001baa:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001bae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001bbc:	230d      	movs	r3, #13
 8001bbe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc0:	f107 0314 	add.w	r3, r7, #20
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	481f      	ldr	r0, [pc, #124]	@ (8001c44 <HAL_HRTIM_MspPostInit+0x104>)
 8001bc8:	f003 f8da 	bl	8004d80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_RED_DRIVE_Pin|RC_TP4_Pin;
 8001bcc:	23c0      	movs	r3, #192	@ 0xc0
 8001bce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd0:	2302      	movs	r3, #2
 8001bd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001bdc:	230d      	movs	r3, #13
 8001bde:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001be0:	f107 0314 	add.w	r3, r7, #20
 8001be4:	4619      	mov	r1, r3
 8001be6:	4818      	ldr	r0, [pc, #96]	@ (8001c48 <HAL_HRTIM_MspPostInit+0x108>)
 8001be8:	f003 f8ca 	bl	8004d80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_GREEN_DRIVE_Pin;
 8001bec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_HRTIM1;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_GREEN_DRIVE_GPIO_Port, &GPIO_InitStruct);
 8001c02:	f107 0314 	add.w	r3, r7, #20
 8001c06:	4619      	mov	r1, r3
 8001c08:	480f      	ldr	r0, [pc, #60]	@ (8001c48 <HAL_HRTIM_MspPostInit+0x108>)
 8001c0a:	f003 f8b9 	bl	8004d80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_BLUE_DRIVE_Pin;
 8001c0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c14:	2302      	movs	r3, #2
 8001c16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001c20:	230d      	movs	r3, #13
 8001c22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_BLUE_DRIVE_GPIO_Port, &GPIO_InitStruct);
 8001c24:	f107 0314 	add.w	r3, r7, #20
 8001c28:	4619      	mov	r1, r3
 8001c2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c2e:	f003 f8a7 	bl	8004d80 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8001c32:	bf00      	nop
 8001c34:	3728      	adds	r7, #40	@ 0x28
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40016800 	.word	0x40016800
 8001c40:	40021000 	.word	0x40021000
 8001c44:	48000400 	.word	0x48000400
 8001c48:	48000800 	.word	0x48000800

08001c4c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a0a      	ldr	r2, [pc, #40]	@ (8001c84 <HAL_TIM_Base_MspInit+0x38>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d10b      	bne.n	8001c76 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c88 <HAL_TIM_Base_MspInit+0x3c>)
 8001c60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c62:	4a09      	ldr	r2, [pc, #36]	@ (8001c88 <HAL_TIM_Base_MspInit+0x3c>)
 8001c64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c68:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c6a:	4b07      	ldr	r3, [pc, #28]	@ (8001c88 <HAL_TIM_Base_MspInit+0x3c>)
 8001c6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c72:	60fb      	str	r3, [r7, #12]
 8001c74:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM17_MspInit 1 */

  }

}
 8001c76:	bf00      	nop
 8001c78:	3714      	adds	r7, #20
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	40014800 	.word	0x40014800
 8001c88:	40021000 	.word	0x40021000

08001c8c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b088      	sub	sp, #32
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c94:	f107 030c 	add.w	r3, r7, #12
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	605a      	str	r2, [r3, #4]
 8001c9e:	609a      	str	r2, [r3, #8]
 8001ca0:	60da      	str	r2, [r3, #12]
 8001ca2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM17)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a11      	ldr	r2, [pc, #68]	@ (8001cf0 <HAL_TIM_MspPostInit+0x64>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d11c      	bne.n	8001ce8 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM17_MspPostInit 0 */

  /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cae:	4b11      	ldr	r3, [pc, #68]	@ (8001cf4 <HAL_TIM_MspPostInit+0x68>)
 8001cb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb2:	4a10      	ldr	r2, [pc, #64]	@ (8001cf4 <HAL_TIM_MspPostInit+0x68>)
 8001cb4:	f043 0302 	orr.w	r3, r3, #2
 8001cb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cba:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf4 <HAL_TIM_MspPostInit+0x68>)
 8001cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cbe:	f003 0302 	and.w	r3, r3, #2
 8001cc2:	60bb      	str	r3, [r7, #8]
 8001cc4:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PB9     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001cc6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001cca:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ccc:	2302      	movs	r3, #2
 8001cce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cdc:	f107 030c 	add.w	r3, r7, #12
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4805      	ldr	r0, [pc, #20]	@ (8001cf8 <HAL_TIM_MspPostInit+0x6c>)
 8001ce4:	f003 f84c 	bl	8004d80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8001ce8:	bf00      	nop
 8001cea:	3720      	adds	r7, #32
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40014800 	.word	0x40014800
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	48000400 	.word	0x48000400

08001cfc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b09e      	sub	sp, #120	@ 0x78
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d04:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	605a      	str	r2, [r3, #4]
 8001d0e:	609a      	str	r2, [r3, #8]
 8001d10:	60da      	str	r2, [r3, #12]
 8001d12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d14:	f107 0310 	add.w	r3, r7, #16
 8001d18:	2254      	movs	r2, #84	@ 0x54
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f00a f9c0 	bl	800c0a2 <memset>
  if(huart->Instance==USART3)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a23      	ldr	r2, [pc, #140]	@ (8001db4 <HAL_UART_MspInit+0xb8>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d13e      	bne.n	8001daa <HAL_UART_MspInit+0xae>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001d2c:	2304      	movs	r3, #4
 8001d2e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001d30:	2300      	movs	r3, #0
 8001d32:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d34:	f107 0310 	add.w	r3, r7, #16
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f006 fd6f 	bl	800881c <HAL_RCCEx_PeriphCLKConfig>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d44:	f7ff fd50 	bl	80017e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d48:	4b1b      	ldr	r3, [pc, #108]	@ (8001db8 <HAL_UART_MspInit+0xbc>)
 8001d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d4c:	4a1a      	ldr	r2, [pc, #104]	@ (8001db8 <HAL_UART_MspInit+0xbc>)
 8001d4e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d52:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d54:	4b18      	ldr	r3, [pc, #96]	@ (8001db8 <HAL_UART_MspInit+0xbc>)
 8001d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d5c:	60fb      	str	r3, [r7, #12]
 8001d5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d60:	4b15      	ldr	r3, [pc, #84]	@ (8001db8 <HAL_UART_MspInit+0xbc>)
 8001d62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d64:	4a14      	ldr	r2, [pc, #80]	@ (8001db8 <HAL_UART_MspInit+0xbc>)
 8001d66:	f043 0304 	orr.w	r3, r3, #4
 8001d6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d6c:	4b12      	ldr	r3, [pc, #72]	@ (8001db8 <HAL_UART_MspInit+0xbc>)
 8001d6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d70:	f003 0304 	and.w	r3, r3, #4
 8001d74:	60bb      	str	r3, [r7, #8]
 8001d76:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = USART3_TX_Pin|USART3_RX_Pin;
 8001d78:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001d7c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7e:	2302      	movs	r3, #2
 8001d80:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d82:	2300      	movs	r3, #0
 8001d84:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001d86:	2301      	movs	r3, #1
 8001d88:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d8a:	2307      	movs	r3, #7
 8001d8c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d8e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001d92:	4619      	mov	r1, r3
 8001d94:	4809      	ldr	r0, [pc, #36]	@ (8001dbc <HAL_UART_MspInit+0xc0>)
 8001d96:	f002 fff3 	bl	8004d80 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	2100      	movs	r1, #0
 8001d9e:	2027      	movs	r0, #39	@ 0x27
 8001da0:	f002 fd1d 	bl	80047de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001da4:	2027      	movs	r0, #39	@ 0x27
 8001da6:	f002 fd34 	bl	8004812 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8001daa:	bf00      	nop
 8001dac:	3778      	adds	r7, #120	@ 0x78
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	40004800 	.word	0x40004800
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	48000800 	.word	0x48000800

08001dc0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b098      	sub	sp, #96	@ 0x60
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dc8:	f107 030c 	add.w	r3, r7, #12
 8001dcc:	2254      	movs	r2, #84	@ 0x54
 8001dce:	2100      	movs	r1, #0
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f00a f966 	bl	800c0a2 <memset>
  if(hpcd->Instance==USB)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a15      	ldr	r2, [pc, #84]	@ (8001e30 <HAL_PCD_MspInit+0x70>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d122      	bne.n	8001e26 <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001de0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001de4:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001de6:	2300      	movs	r3, #0
 8001de8:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001dea:	f107 030c 	add.w	r3, r7, #12
 8001dee:	4618      	mov	r0, r3
 8001df0:	f006 fd14 	bl	800881c <HAL_RCCEx_PeriphCLKConfig>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 8001dfa:	f7ff fcf5 	bl	80017e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8001e34 <HAL_PCD_MspInit+0x74>)
 8001e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e02:	4a0c      	ldr	r2, [pc, #48]	@ (8001e34 <HAL_PCD_MspInit+0x74>)
 8001e04:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001e08:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e34 <HAL_PCD_MspInit+0x74>)
 8001e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001e12:	60bb      	str	r3, [r7, #8]
 8001e14:	68bb      	ldr	r3, [r7, #8]
    /* USB interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_IRQn, 0, 0);
 8001e16:	2200      	movs	r2, #0
 8001e18:	2100      	movs	r1, #0
 8001e1a:	2013      	movs	r0, #19
 8001e1c:	f002 fcdf 	bl	80047de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_IRQn);
 8001e20:	2013      	movs	r0, #19
 8001e22:	f002 fcf6 	bl	8004812 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USB_MspInit 1 */

  }

}
 8001e26:	bf00      	nop
 8001e28:	3760      	adds	r7, #96	@ 0x60
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	40005c00 	.word	0x40005c00
 8001e34:	40021000 	.word	0x40021000

08001e38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e3c:	bf00      	nop
 8001e3e:	e7fd      	b.n	8001e3c <NMI_Handler+0x4>

08001e40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e44:	bf00      	nop
 8001e46:	e7fd      	b.n	8001e44 <HardFault_Handler+0x4>

08001e48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e4c:	bf00      	nop
 8001e4e:	e7fd      	b.n	8001e4c <MemManage_Handler+0x4>

08001e50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e54:	bf00      	nop
 8001e56:	e7fd      	b.n	8001e54 <BusFault_Handler+0x4>

08001e58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e5c:	bf00      	nop
 8001e5e:	e7fd      	b.n	8001e5c <UsageFault_Handler+0x4>

08001e60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e64:	bf00      	nop
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr

08001e6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e6e:	b480      	push	{r7}
 8001e70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e72:	bf00      	nop
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e80:	bf00      	nop
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr

08001e8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e8a:	b580      	push	{r7, lr}
 8001e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e8e:	f000 f8e5 	bl	800205c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e92:	bf00      	nop
 8001e94:	bd80      	pop	{r7, pc}

08001e96 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001e96:	b580      	push	{r7, lr}
 8001e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_RIGHT_Pin);
 8001e9a:	2004      	movs	r0, #4
 8001e9c:	f003 f922 	bl	80050e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001ea0:	bf00      	nop
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_LEFT_Pin);
 8001ea8:	2010      	movs	r0, #16
 8001eaa:	f003 f91b 	bl	80050e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001eae:	bf00      	nop
 8001eb0:	bd80      	pop	{r7, pc}
	...

08001eb4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001eb8:	4802      	ldr	r0, [pc, #8]	@ (8001ec4 <ADC1_2_IRQHandler+0x10>)
 8001eba:	f000 ff29 	bl	8002d10 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001ebe:	bf00      	nop
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	20000028 	.word	0x20000028

08001ec8 <USB_HP_IRQHandler>:

/**
  * @brief This function handles USB high priority interrupt remap.
  */
void USB_HP_IRQHandler(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_IRQn 0 */

  /* USER CODE END USB_HP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001ecc:	4802      	ldr	r0, [pc, #8]	@ (8001ed8 <USB_HP_IRQHandler+0x10>)
 8001ece:	f004 fc7b 	bl	80067c8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_IRQn 1 */

  /* USER CODE END USB_HP_IRQn 1 */
}
 8001ed2:	bf00      	nop
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	2000033c 	.word	0x2000033c

08001edc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_DOWN_Pin);
 8001ee0:	2020      	movs	r0, #32
 8001ee2:	f003 f8ff 	bl	80050e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001ee6:	bf00      	nop
 8001ee8:	bd80      	pop	{r7, pc}
	...

08001eec <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001ef0:	4802      	ldr	r0, [pc, #8]	@ (8001efc <USART3_IRQHandler+0x10>)
 8001ef2:	f007 fea7 	bl	8009c44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	200002a8 	.word	0x200002a8

08001f00 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_UP_Pin);
 8001f04:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001f08:	f003 f8ec 	bl	80050e4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_SEL_Pin);
 8001f0c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001f10:	f003 f8e8 	bl	80050e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001f14:	bf00      	nop
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <HRTIM1_Master_IRQHandler>:

/**
  * @brief This function handles HRTIM master timer global interrupt.
  */
void HRTIM1_Master_IRQHandler(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_Master_IRQn 0 */

  /* USER CODE END HRTIM1_Master_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_MASTER);
 8001f1c:	2106      	movs	r1, #6
 8001f1e:	4802      	ldr	r0, [pc, #8]	@ (8001f28 <HRTIM1_Master_IRQHandler+0x10>)
 8001f20:	f003 fb79 	bl	8005616 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_Master_IRQn 1 */

  /* USER CODE END HRTIM1_Master_IRQn 1 */
}
 8001f24:	bf00      	nop
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	20000160 	.word	0x20000160

08001f2c <HRTIM1_TIMF_IRQHandler>:

/**
  * @brief This function handles HRTIM timer F global interrupt.
  */
void HRTIM1_TIMF_IRQHandler(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_TIMF_IRQn 0 */

  /* USER CODE END HRTIM1_TIMF_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_TIMER_F);
 8001f30:	2105      	movs	r1, #5
 8001f32:	4802      	ldr	r0, [pc, #8]	@ (8001f3c <HRTIM1_TIMF_IRQHandler+0x10>)
 8001f34:	f003 fb6f 	bl	8005616 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_TIMF_IRQn 1 */

  /* USER CODE END HRTIM1_TIMF_IRQn 1 */
}
 8001f38:	bf00      	nop
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	20000160 	.word	0x20000160

08001f40 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001f44:	4b06      	ldr	r3, [pc, #24]	@ (8001f60 <SystemInit+0x20>)
 8001f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f4a:	4a05      	ldr	r2, [pc, #20]	@ (8001f60 <SystemInit+0x20>)
 8001f4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	e000ed00 	.word	0xe000ed00

08001f64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001f64:	480d      	ldr	r0, [pc, #52]	@ (8001f9c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001f66:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f68:	f7ff ffea 	bl	8001f40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f6c:	480c      	ldr	r0, [pc, #48]	@ (8001fa0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f6e:	490d      	ldr	r1, [pc, #52]	@ (8001fa4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f70:	4a0d      	ldr	r2, [pc, #52]	@ (8001fa8 <LoopForever+0xe>)
  movs r3, #0
 8001f72:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001f74:	e002      	b.n	8001f7c <LoopCopyDataInit>

08001f76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f7a:	3304      	adds	r3, #4

08001f7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f80:	d3f9      	bcc.n	8001f76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f82:	4a0a      	ldr	r2, [pc, #40]	@ (8001fac <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f84:	4c0a      	ldr	r4, [pc, #40]	@ (8001fb0 <LoopForever+0x16>)
  movs r3, #0
 8001f86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f88:	e001      	b.n	8001f8e <LoopFillZerobss>

08001f8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f8c:	3204      	adds	r2, #4

08001f8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f90:	d3fb      	bcc.n	8001f8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f92:	f00a f88f 	bl	800c0b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f96:	f7fe fae7 	bl	8000568 <main>

08001f9a <LoopForever>:

LoopForever:
    b LoopForever
 8001f9a:	e7fe      	b.n	8001f9a <LoopForever>
  ldr   r0, =_estack
 8001f9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fa4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001fa8:	0800c164 	.word	0x0800c164
  ldr r2, =_sbss
 8001fac:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001fb0:	20000628 	.word	0x20000628

08001fb4 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001fb4:	e7fe      	b.n	8001fb4 <ADC3_IRQHandler>

08001fb6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	b082      	sub	sp, #8
 8001fba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fc0:	2003      	movs	r0, #3
 8001fc2:	f002 fc01 	bl	80047c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001fc6:	2000      	movs	r0, #0
 8001fc8:	f000 f80e 	bl	8001fe8 <HAL_InitTick>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d002      	beq.n	8001fd8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	71fb      	strb	r3, [r7, #7]
 8001fd6:	e001      	b.n	8001fdc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001fd8:	f7ff fc0c 	bl	80017f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001fdc:	79fb      	ldrb	r3, [r7, #7]

}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
	...

08001fe8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b084      	sub	sp, #16
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001ff4:	4b16      	ldr	r3, [pc, #88]	@ (8002050 <HAL_InitTick+0x68>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d022      	beq.n	8002042 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001ffc:	4b15      	ldr	r3, [pc, #84]	@ (8002054 <HAL_InitTick+0x6c>)
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	4b13      	ldr	r3, [pc, #76]	@ (8002050 <HAL_InitTick+0x68>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002008:	fbb1 f3f3 	udiv	r3, r1, r3
 800200c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002010:	4618      	mov	r0, r3
 8002012:	f002 fc0c 	bl	800482e <HAL_SYSTICK_Config>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d10f      	bne.n	800203c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2b0f      	cmp	r3, #15
 8002020:	d809      	bhi.n	8002036 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002022:	2200      	movs	r2, #0
 8002024:	6879      	ldr	r1, [r7, #4]
 8002026:	f04f 30ff 	mov.w	r0, #4294967295
 800202a:	f002 fbd8 	bl	80047de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800202e:	4a0a      	ldr	r2, [pc, #40]	@ (8002058 <HAL_InitTick+0x70>)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6013      	str	r3, [r2, #0]
 8002034:	e007      	b.n	8002046 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	73fb      	strb	r3, [r7, #15]
 800203a:	e004      	b.n	8002046 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	73fb      	strb	r3, [r7, #15]
 8002040:	e001      	b.n	8002046 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002046:	7bfb      	ldrb	r3, [r7, #15]
}
 8002048:	4618      	mov	r0, r3
 800204a:	3710      	adds	r7, #16
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	20000008 	.word	0x20000008
 8002054:	20000000 	.word	0x20000000
 8002058:	20000004 	.word	0x20000004

0800205c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002060:	4b05      	ldr	r3, [pc, #20]	@ (8002078 <HAL_IncTick+0x1c>)
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	4b05      	ldr	r3, [pc, #20]	@ (800207c <HAL_IncTick+0x20>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4413      	add	r3, r2
 800206a:	4a03      	ldr	r2, [pc, #12]	@ (8002078 <HAL_IncTick+0x1c>)
 800206c:	6013      	str	r3, [r2, #0]
}
 800206e:	bf00      	nop
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr
 8002078:	20000624 	.word	0x20000624
 800207c:	20000008 	.word	0x20000008

08002080 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  return uwTick;
 8002084:	4b03      	ldr	r3, [pc, #12]	@ (8002094 <HAL_GetTick+0x14>)
 8002086:	681b      	ldr	r3, [r3, #0]
}
 8002088:	4618      	mov	r0, r3
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	20000624 	.word	0x20000624

08002098 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020a0:	f7ff ffee 	bl	8002080 <HAL_GetTick>
 80020a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020b0:	d004      	beq.n	80020bc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80020b2:	4b09      	ldr	r3, [pc, #36]	@ (80020d8 <HAL_Delay+0x40>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	68fa      	ldr	r2, [r7, #12]
 80020b8:	4413      	add	r3, r2
 80020ba:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020bc:	bf00      	nop
 80020be:	f7ff ffdf 	bl	8002080 <HAL_GetTick>
 80020c2:	4602      	mov	r2, r0
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	68fa      	ldr	r2, [r7, #12]
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d8f7      	bhi.n	80020be <HAL_Delay+0x26>
  {
  }
}
 80020ce:	bf00      	nop
 80020d0:	bf00      	nop
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	20000008 	.word	0x20000008

080020dc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	431a      	orrs	r2, r3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	609a      	str	r2, [r3, #8]
}
 80020f6:	bf00      	nop
 80020f8:	370c      	adds	r7, #12
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002102:	b480      	push	{r7}
 8002104:	b083      	sub	sp, #12
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
 800210a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	431a      	orrs	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	609a      	str	r2, [r3, #8]
}
 800211c:	bf00      	nop
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002138:	4618      	mov	r0, r3
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002144:	b480      	push	{r7}
 8002146:	b087      	sub	sp, #28
 8002148:	af00      	add	r7, sp, #0
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	607a      	str	r2, [r7, #4]
 8002150:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	3360      	adds	r3, #96	@ 0x60
 8002156:	461a      	mov	r2, r3
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	4413      	add	r3, r2
 800215e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	4b08      	ldr	r3, [pc, #32]	@ (8002188 <LL_ADC_SetOffset+0x44>)
 8002166:	4013      	ands	r3, r2
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800216e:	683a      	ldr	r2, [r7, #0]
 8002170:	430a      	orrs	r2, r1
 8002172:	4313      	orrs	r3, r2
 8002174:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800217c:	bf00      	nop
 800217e:	371c      	adds	r7, #28
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr
 8002188:	03fff000 	.word	0x03fff000

0800218c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	3360      	adds	r3, #96	@ 0x60
 800219a:	461a      	mov	r2, r3
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	4413      	add	r3, r2
 80021a2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3714      	adds	r7, #20
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr

080021b8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b087      	sub	sp, #28
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	3360      	adds	r3, #96	@ 0x60
 80021c8:	461a      	mov	r2, r3
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4413      	add	r3, r2
 80021d0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	431a      	orrs	r2, r3
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80021e2:	bf00      	nop
 80021e4:	371c      	adds	r7, #28
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr

080021ee <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80021ee:	b480      	push	{r7}
 80021f0:	b087      	sub	sp, #28
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	60f8      	str	r0, [r7, #12]
 80021f6:	60b9      	str	r1, [r7, #8]
 80021f8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	3360      	adds	r3, #96	@ 0x60
 80021fe:	461a      	mov	r2, r3
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	4413      	add	r3, r2
 8002206:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	431a      	orrs	r2, r3
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002218:	bf00      	nop
 800221a:	371c      	adds	r7, #28
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002224:	b480      	push	{r7}
 8002226:	b087      	sub	sp, #28
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	3360      	adds	r3, #96	@ 0x60
 8002234:	461a      	mov	r2, r3
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	4413      	add	r3, r2
 800223c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	431a      	orrs	r2, r3
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800224e:	bf00      	nop
 8002250:	371c      	adds	r7, #28
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr

0800225a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800225a:	b480      	push	{r7}
 800225c:	b083      	sub	sp, #12
 800225e:	af00      	add	r7, sp, #0
 8002260:	6078      	str	r0, [r7, #4]
 8002262:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	695b      	ldr	r3, [r3, #20]
 8002268:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	431a      	orrs	r2, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	615a      	str	r2, [r3, #20]
}
 8002274:	bf00      	nop
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002290:	2b00      	cmp	r3, #0
 8002292:	d101      	bne.n	8002298 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002294:	2301      	movs	r3, #1
 8002296:	e000      	b.n	800229a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002298:	2300      	movs	r3, #0
}
 800229a:	4618      	mov	r0, r3
 800229c:	370c      	adds	r7, #12
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr

080022a6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80022a6:	b480      	push	{r7}
 80022a8:	b087      	sub	sp, #28
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	60f8      	str	r0, [r7, #12]
 80022ae:	60b9      	str	r1, [r7, #8]
 80022b0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	3330      	adds	r3, #48	@ 0x30
 80022b6:	461a      	mov	r2, r3
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	0a1b      	lsrs	r3, r3, #8
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	f003 030c 	and.w	r3, r3, #12
 80022c2:	4413      	add	r3, r2
 80022c4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	f003 031f 	and.w	r3, r3, #31
 80022d0:	211f      	movs	r1, #31
 80022d2:	fa01 f303 	lsl.w	r3, r1, r3
 80022d6:	43db      	mvns	r3, r3
 80022d8:	401a      	ands	r2, r3
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	0e9b      	lsrs	r3, r3, #26
 80022de:	f003 011f 	and.w	r1, r3, #31
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	f003 031f 	and.w	r3, r3, #31
 80022e8:	fa01 f303 	lsl.w	r3, r1, r3
 80022ec:	431a      	orrs	r2, r3
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80022f2:	bf00      	nop
 80022f4:	371c      	adds	r7, #28
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr

080022fe <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80022fe:	b480      	push	{r7}
 8002300:	b083      	sub	sp, #12
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800230a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800230e:	2b00      	cmp	r3, #0
 8002310:	d101      	bne.n	8002316 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002312:	2301      	movs	r3, #1
 8002314:	e000      	b.n	8002318 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002316:	2300      	movs	r3, #0
}
 8002318:	4618      	mov	r0, r3
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002324:	b480      	push	{r7}
 8002326:	b087      	sub	sp, #28
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	3314      	adds	r3, #20
 8002334:	461a      	mov	r2, r3
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	0e5b      	lsrs	r3, r3, #25
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	f003 0304 	and.w	r3, r3, #4
 8002340:	4413      	add	r3, r2
 8002342:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	0d1b      	lsrs	r3, r3, #20
 800234c:	f003 031f 	and.w	r3, r3, #31
 8002350:	2107      	movs	r1, #7
 8002352:	fa01 f303 	lsl.w	r3, r1, r3
 8002356:	43db      	mvns	r3, r3
 8002358:	401a      	ands	r2, r3
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	0d1b      	lsrs	r3, r3, #20
 800235e:	f003 031f 	and.w	r3, r3, #31
 8002362:	6879      	ldr	r1, [r7, #4]
 8002364:	fa01 f303 	lsl.w	r3, r1, r3
 8002368:	431a      	orrs	r2, r3
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800236e:	bf00      	nop
 8002370:	371c      	adds	r7, #28
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
	...

0800237c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800237c:	b480      	push	{r7}
 800237e:	b085      	sub	sp, #20
 8002380:	af00      	add	r7, sp, #0
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002394:	43db      	mvns	r3, r3
 8002396:	401a      	ands	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f003 0318 	and.w	r3, r3, #24
 800239e:	4908      	ldr	r1, [pc, #32]	@ (80023c0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80023a0:	40d9      	lsrs	r1, r3
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	400b      	ands	r3, r1
 80023a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023aa:	431a      	orrs	r2, r3
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80023b2:	bf00      	nop
 80023b4:	3714      	adds	r7, #20
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	0007ffff 	.word	0x0007ffff

080023c4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f003 031f 	and.w	r3, r3, #31
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr

080023e0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	370c      	adds	r7, #12
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr

080023fc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800240c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	6093      	str	r3, [r2, #8]
}
 8002414:	bf00      	nop
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002430:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002434:	d101      	bne.n	800243a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002436:	2301      	movs	r3, #1
 8002438:	e000      	b.n	800243c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002458:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800245c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002480:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002484:	d101      	bne.n	800248a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002486:	2301      	movs	r3, #1
 8002488:	e000      	b.n	800248c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800248a:	2300      	movs	r3, #0
}
 800248c:	4618      	mov	r0, r3
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024ac:	f043 0201 	orr.w	r2, r3, #1
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80024b4:	bf00      	nop
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr

080024c0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024d4:	f043 0202 	orr.w	r2, r3, #2
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80024dc:	bf00      	nop
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr

080024e8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d101      	bne.n	8002500 <LL_ADC_IsEnabled+0x18>
 80024fc:	2301      	movs	r3, #1
 80024fe:	e000      	b.n	8002502 <LL_ADC_IsEnabled+0x1a>
 8002500:	2300      	movs	r3, #0
}
 8002502:	4618      	mov	r0, r3
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr

0800250e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800250e:	b480      	push	{r7}
 8002510:	b083      	sub	sp, #12
 8002512:	af00      	add	r7, sp, #0
 8002514:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	f003 0302 	and.w	r3, r3, #2
 800251e:	2b02      	cmp	r3, #2
 8002520:	d101      	bne.n	8002526 <LL_ADC_IsDisableOngoing+0x18>
 8002522:	2301      	movs	r3, #1
 8002524:	e000      	b.n	8002528 <LL_ADC_IsDisableOngoing+0x1a>
 8002526:	2300      	movs	r3, #0
}
 8002528:	4618      	mov	r0, r3
 800252a:	370c      	adds	r7, #12
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002544:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002548:	f043 0204 	orr.w	r2, r3, #4
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002550:	bf00      	nop
 8002552:	370c      	adds	r7, #12
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr

0800255c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800255c:	b480      	push	{r7}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	f003 0304 	and.w	r3, r3, #4
 800256c:	2b04      	cmp	r3, #4
 800256e:	d101      	bne.n	8002574 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002570:	2301      	movs	r3, #1
 8002572:	e000      	b.n	8002576 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002574:	2300      	movs	r3, #0
}
 8002576:	4618      	mov	r0, r3
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr

08002582 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002582:	b480      	push	{r7}
 8002584:	b083      	sub	sp, #12
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	f003 0308 	and.w	r3, r3, #8
 8002592:	2b08      	cmp	r3, #8
 8002594:	d101      	bne.n	800259a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002596:	2301      	movs	r3, #1
 8002598:	e000      	b.n	800259c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800259a:	2300      	movs	r3, #0
}
 800259c:	4618      	mov	r0, r3
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80025a8:	b590      	push	{r4, r7, lr}
 80025aa:	b089      	sub	sp, #36	@ 0x24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025b0:	2300      	movs	r3, #0
 80025b2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80025b4:	2300      	movs	r3, #0
 80025b6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d101      	bne.n	80025c2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e1a9      	b.n	8002916 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	695b      	ldr	r3, [r3, #20]
 80025c6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d109      	bne.n	80025e4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f7ff f933 	bl	800183c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7ff ff19 	bl	8002420 <LL_ADC_IsDeepPowerDownEnabled>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d004      	beq.n	80025fe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff feff 	bl	80023fc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4618      	mov	r0, r3
 8002604:	f7ff ff34 	bl	8002470 <LL_ADC_IsInternalRegulatorEnabled>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d115      	bne.n	800263a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4618      	mov	r0, r3
 8002614:	f7ff ff18 	bl	8002448 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002618:	4b9c      	ldr	r3, [pc, #624]	@ (800288c <HAL_ADC_Init+0x2e4>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	099b      	lsrs	r3, r3, #6
 800261e:	4a9c      	ldr	r2, [pc, #624]	@ (8002890 <HAL_ADC_Init+0x2e8>)
 8002620:	fba2 2303 	umull	r2, r3, r2, r3
 8002624:	099b      	lsrs	r3, r3, #6
 8002626:	3301      	adds	r3, #1
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800262c:	e002      	b.n	8002634 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	3b01      	subs	r3, #1
 8002632:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1f9      	bne.n	800262e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff ff16 	bl	8002470 <LL_ADC_IsInternalRegulatorEnabled>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d10d      	bne.n	8002666 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800264e:	f043 0210 	orr.w	r2, r3, #16
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800265a:	f043 0201 	orr.w	r2, r3, #1
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f7ff ff76 	bl	800255c <LL_ADC_REG_IsConversionOngoing>
 8002670:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002676:	f003 0310 	and.w	r3, r3, #16
 800267a:	2b00      	cmp	r3, #0
 800267c:	f040 8142 	bne.w	8002904 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	2b00      	cmp	r3, #0
 8002684:	f040 813e 	bne.w	8002904 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800268c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002690:	f043 0202 	orr.w	r2, r3, #2
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4618      	mov	r0, r3
 800269e:	f7ff ff23 	bl	80024e8 <LL_ADC_IsEnabled>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d141      	bne.n	800272c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80026b0:	d004      	beq.n	80026bc <HAL_ADC_Init+0x114>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a77      	ldr	r2, [pc, #476]	@ (8002894 <HAL_ADC_Init+0x2ec>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d10f      	bne.n	80026dc <HAL_ADC_Init+0x134>
 80026bc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80026c0:	f7ff ff12 	bl	80024e8 <LL_ADC_IsEnabled>
 80026c4:	4604      	mov	r4, r0
 80026c6:	4873      	ldr	r0, [pc, #460]	@ (8002894 <HAL_ADC_Init+0x2ec>)
 80026c8:	f7ff ff0e 	bl	80024e8 <LL_ADC_IsEnabled>
 80026cc:	4603      	mov	r3, r0
 80026ce:	4323      	orrs	r3, r4
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	bf0c      	ite	eq
 80026d4:	2301      	moveq	r3, #1
 80026d6:	2300      	movne	r3, #0
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	e012      	b.n	8002702 <HAL_ADC_Init+0x15a>
 80026dc:	486e      	ldr	r0, [pc, #440]	@ (8002898 <HAL_ADC_Init+0x2f0>)
 80026de:	f7ff ff03 	bl	80024e8 <LL_ADC_IsEnabled>
 80026e2:	4604      	mov	r4, r0
 80026e4:	486d      	ldr	r0, [pc, #436]	@ (800289c <HAL_ADC_Init+0x2f4>)
 80026e6:	f7ff feff 	bl	80024e8 <LL_ADC_IsEnabled>
 80026ea:	4603      	mov	r3, r0
 80026ec:	431c      	orrs	r4, r3
 80026ee:	486c      	ldr	r0, [pc, #432]	@ (80028a0 <HAL_ADC_Init+0x2f8>)
 80026f0:	f7ff fefa 	bl	80024e8 <LL_ADC_IsEnabled>
 80026f4:	4603      	mov	r3, r0
 80026f6:	4323      	orrs	r3, r4
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	bf0c      	ite	eq
 80026fc:	2301      	moveq	r3, #1
 80026fe:	2300      	movne	r3, #0
 8002700:	b2db      	uxtb	r3, r3
 8002702:	2b00      	cmp	r3, #0
 8002704:	d012      	beq.n	800272c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800270e:	d004      	beq.n	800271a <HAL_ADC_Init+0x172>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a5f      	ldr	r2, [pc, #380]	@ (8002894 <HAL_ADC_Init+0x2ec>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d101      	bne.n	800271e <HAL_ADC_Init+0x176>
 800271a:	4a62      	ldr	r2, [pc, #392]	@ (80028a4 <HAL_ADC_Init+0x2fc>)
 800271c:	e000      	b.n	8002720 <HAL_ADC_Init+0x178>
 800271e:	4a62      	ldr	r2, [pc, #392]	@ (80028a8 <HAL_ADC_Init+0x300>)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	4619      	mov	r1, r3
 8002726:	4610      	mov	r0, r2
 8002728:	f7ff fcd8 	bl	80020dc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	7f5b      	ldrb	r3, [r3, #29]
 8002730:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002736:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800273c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002742:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800274a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800274c:	4313      	orrs	r3, r2
 800274e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002756:	2b01      	cmp	r3, #1
 8002758:	d106      	bne.n	8002768 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800275e:	3b01      	subs	r3, #1
 8002760:	045b      	lsls	r3, r3, #17
 8002762:	69ba      	ldr	r2, [r7, #24]
 8002764:	4313      	orrs	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800276c:	2b00      	cmp	r3, #0
 800276e:	d009      	beq.n	8002784 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002774:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	4313      	orrs	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	68da      	ldr	r2, [r3, #12]
 800278a:	4b48      	ldr	r3, [pc, #288]	@ (80028ac <HAL_ADC_Init+0x304>)
 800278c:	4013      	ands	r3, r2
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	6812      	ldr	r2, [r2, #0]
 8002792:	69b9      	ldr	r1, [r7, #24]
 8002794:	430b      	orrs	r3, r1
 8002796:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	691b      	ldr	r3, [r3, #16]
 800279e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	430a      	orrs	r2, r1
 80027ac:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7ff fee5 	bl	8002582 <LL_ADC_INJ_IsConversionOngoing>
 80027b8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d17f      	bne.n	80028c0 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d17c      	bne.n	80028c0 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80027ca:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80027d2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80027d4:	4313      	orrs	r3, r2
 80027d6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80027e2:	f023 0302 	bic.w	r3, r3, #2
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	6812      	ldr	r2, [r2, #0]
 80027ea:	69b9      	ldr	r1, [r7, #24]
 80027ec:	430b      	orrs	r3, r1
 80027ee:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	691b      	ldr	r3, [r3, #16]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d017      	beq.n	8002828 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	691a      	ldr	r2, [r3, #16]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002806:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002810:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002814:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	6911      	ldr	r1, [r2, #16]
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	6812      	ldr	r2, [r2, #0]
 8002820:	430b      	orrs	r3, r1
 8002822:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002826:	e013      	b.n	8002850 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	691a      	ldr	r2, [r3, #16]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002836:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	6812      	ldr	r2, [r2, #0]
 8002844:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002848:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800284c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002856:	2b01      	cmp	r3, #1
 8002858:	d12a      	bne.n	80028b0 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	691b      	ldr	r3, [r3, #16]
 8002860:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002864:	f023 0304 	bic.w	r3, r3, #4
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002870:	4311      	orrs	r1, r2
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002876:	4311      	orrs	r1, r2
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800287c:	430a      	orrs	r2, r1
 800287e:	431a      	orrs	r2, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f042 0201 	orr.w	r2, r2, #1
 8002888:	611a      	str	r2, [r3, #16]
 800288a:	e019      	b.n	80028c0 <HAL_ADC_Init+0x318>
 800288c:	20000000 	.word	0x20000000
 8002890:	053e2d63 	.word	0x053e2d63
 8002894:	50000100 	.word	0x50000100
 8002898:	50000400 	.word	0x50000400
 800289c:	50000500 	.word	0x50000500
 80028a0:	50000600 	.word	0x50000600
 80028a4:	50000300 	.word	0x50000300
 80028a8:	50000700 	.word	0x50000700
 80028ac:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	691a      	ldr	r2, [r3, #16]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f022 0201 	bic.w	r2, r2, #1
 80028be:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	695b      	ldr	r3, [r3, #20]
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d10c      	bne.n	80028e2 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ce:	f023 010f 	bic.w	r1, r3, #15
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a1b      	ldr	r3, [r3, #32]
 80028d6:	1e5a      	subs	r2, r3, #1
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	430a      	orrs	r2, r1
 80028de:	631a      	str	r2, [r3, #48]	@ 0x30
 80028e0:	e007      	b.n	80028f2 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f022 020f 	bic.w	r2, r2, #15
 80028f0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f6:	f023 0303 	bic.w	r3, r3, #3
 80028fa:	f043 0201 	orr.w	r2, r3, #1
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002902:	e007      	b.n	8002914 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002908:	f043 0210 	orr.w	r2, r3, #16
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002914:	7ffb      	ldrb	r3, [r7, #31]
}
 8002916:	4618      	mov	r0, r3
 8002918:	3724      	adds	r7, #36	@ 0x24
 800291a:	46bd      	mov	sp, r7
 800291c:	bd90      	pop	{r4, r7, pc}
 800291e:	bf00      	nop

08002920 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b086      	sub	sp, #24
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002930:	d004      	beq.n	800293c <HAL_ADC_Start+0x1c>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a67      	ldr	r2, [pc, #412]	@ (8002ad4 <HAL_ADC_Start+0x1b4>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d101      	bne.n	8002940 <HAL_ADC_Start+0x20>
 800293c:	4b66      	ldr	r3, [pc, #408]	@ (8002ad8 <HAL_ADC_Start+0x1b8>)
 800293e:	e000      	b.n	8002942 <HAL_ADC_Start+0x22>
 8002940:	4b66      	ldr	r3, [pc, #408]	@ (8002adc <HAL_ADC_Start+0x1bc>)
 8002942:	4618      	mov	r0, r3
 8002944:	f7ff fd3e 	bl	80023c4 <LL_ADC_GetMultimode>
 8002948:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4618      	mov	r0, r3
 8002950:	f7ff fe04 	bl	800255c <LL_ADC_REG_IsConversionOngoing>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	f040 80b4 	bne.w	8002ac4 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002962:	2b01      	cmp	r3, #1
 8002964:	d101      	bne.n	800296a <HAL_ADC_Start+0x4a>
 8002966:	2302      	movs	r3, #2
 8002968:	e0af      	b.n	8002aca <HAL_ADC_Start+0x1aa>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2201      	movs	r2, #1
 800296e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f001 f88a 	bl	8003a8c <ADC_Enable>
 8002978:	4603      	mov	r3, r0
 800297a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800297c:	7dfb      	ldrb	r3, [r7, #23]
 800297e:	2b00      	cmp	r3, #0
 8002980:	f040 809b 	bne.w	8002aba <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002988:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800298c:	f023 0301 	bic.w	r3, r3, #1
 8002990:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a4d      	ldr	r2, [pc, #308]	@ (8002ad4 <HAL_ADC_Start+0x1b4>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d009      	beq.n	80029b6 <HAL_ADC_Start+0x96>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a4e      	ldr	r2, [pc, #312]	@ (8002ae0 <HAL_ADC_Start+0x1c0>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d002      	beq.n	80029b2 <HAL_ADC_Start+0x92>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	e003      	b.n	80029ba <HAL_ADC_Start+0x9a>
 80029b2:	4b4c      	ldr	r3, [pc, #304]	@ (8002ae4 <HAL_ADC_Start+0x1c4>)
 80029b4:	e001      	b.n	80029ba <HAL_ADC_Start+0x9a>
 80029b6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	6812      	ldr	r2, [r2, #0]
 80029be:	4293      	cmp	r3, r2
 80029c0:	d002      	beq.n	80029c8 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d105      	bne.n	80029d4 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029cc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029e0:	d106      	bne.n	80029f0 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029e6:	f023 0206 	bic.w	r2, r3, #6
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	661a      	str	r2, [r3, #96]	@ 0x60
 80029ee:	e002      	b.n	80029f6 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	221c      	movs	r2, #28
 80029fc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a32      	ldr	r2, [pc, #200]	@ (8002ad4 <HAL_ADC_Start+0x1b4>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d009      	beq.n	8002a24 <HAL_ADC_Start+0x104>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a32      	ldr	r2, [pc, #200]	@ (8002ae0 <HAL_ADC_Start+0x1c0>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d002      	beq.n	8002a20 <HAL_ADC_Start+0x100>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	e003      	b.n	8002a28 <HAL_ADC_Start+0x108>
 8002a20:	4b30      	ldr	r3, [pc, #192]	@ (8002ae4 <HAL_ADC_Start+0x1c4>)
 8002a22:	e001      	b.n	8002a28 <HAL_ADC_Start+0x108>
 8002a24:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002a28:	687a      	ldr	r2, [r7, #4]
 8002a2a:	6812      	ldr	r2, [r2, #0]
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d008      	beq.n	8002a42 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d005      	beq.n	8002a42 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	2b05      	cmp	r3, #5
 8002a3a:	d002      	beq.n	8002a42 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	2b09      	cmp	r3, #9
 8002a40:	d114      	bne.n	8002a6c <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d007      	beq.n	8002a60 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a54:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a58:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7ff fd65 	bl	8002534 <LL_ADC_REG_StartConversion>
 8002a6a:	e02d      	b.n	8002ac8 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a70:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a15      	ldr	r2, [pc, #84]	@ (8002ad4 <HAL_ADC_Start+0x1b4>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d009      	beq.n	8002a96 <HAL_ADC_Start+0x176>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a16      	ldr	r2, [pc, #88]	@ (8002ae0 <HAL_ADC_Start+0x1c0>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d002      	beq.n	8002a92 <HAL_ADC_Start+0x172>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	e003      	b.n	8002a9a <HAL_ADC_Start+0x17a>
 8002a92:	4b14      	ldr	r3, [pc, #80]	@ (8002ae4 <HAL_ADC_Start+0x1c4>)
 8002a94:	e001      	b.n	8002a9a <HAL_ADC_Start+0x17a>
 8002a96:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002a9a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d00f      	beq.n	8002ac8 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aac:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002ab0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002ab8:	e006      	b.n	8002ac8 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002ac2:	e001      	b.n	8002ac8 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002ac4:	2302      	movs	r3, #2
 8002ac6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ac8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3718      	adds	r7, #24
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	50000100 	.word	0x50000100
 8002ad8:	50000300 	.word	0x50000300
 8002adc:	50000700 	.word	0x50000700
 8002ae0:	50000500 	.word	0x50000500
 8002ae4:	50000400 	.word	0x50000400

08002ae8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b088      	sub	sp, #32
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002afa:	d004      	beq.n	8002b06 <HAL_ADC_PollForConversion+0x1e>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a77      	ldr	r2, [pc, #476]	@ (8002ce0 <HAL_ADC_PollForConversion+0x1f8>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d101      	bne.n	8002b0a <HAL_ADC_PollForConversion+0x22>
 8002b06:	4b77      	ldr	r3, [pc, #476]	@ (8002ce4 <HAL_ADC_PollForConversion+0x1fc>)
 8002b08:	e000      	b.n	8002b0c <HAL_ADC_PollForConversion+0x24>
 8002b0a:	4b77      	ldr	r3, [pc, #476]	@ (8002ce8 <HAL_ADC_PollForConversion+0x200>)
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7ff fc59 	bl	80023c4 <LL_ADC_GetMultimode>
 8002b12:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	2b08      	cmp	r3, #8
 8002b1a:	d102      	bne.n	8002b22 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002b1c:	2308      	movs	r3, #8
 8002b1e:	61fb      	str	r3, [r7, #28]
 8002b20:	e037      	b.n	8002b92 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d005      	beq.n	8002b34 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	2b05      	cmp	r3, #5
 8002b2c:	d002      	beq.n	8002b34 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	2b09      	cmp	r3, #9
 8002b32:	d111      	bne.n	8002b58 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d007      	beq.n	8002b52 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b46:	f043 0220 	orr.w	r2, r3, #32
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e0c1      	b.n	8002cd6 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002b52:	2304      	movs	r3, #4
 8002b54:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002b56:	e01c      	b.n	8002b92 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b60:	d004      	beq.n	8002b6c <HAL_ADC_PollForConversion+0x84>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a5e      	ldr	r2, [pc, #376]	@ (8002ce0 <HAL_ADC_PollForConversion+0x1f8>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d101      	bne.n	8002b70 <HAL_ADC_PollForConversion+0x88>
 8002b6c:	4b5d      	ldr	r3, [pc, #372]	@ (8002ce4 <HAL_ADC_PollForConversion+0x1fc>)
 8002b6e:	e000      	b.n	8002b72 <HAL_ADC_PollForConversion+0x8a>
 8002b70:	4b5d      	ldr	r3, [pc, #372]	@ (8002ce8 <HAL_ADC_PollForConversion+0x200>)
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7ff fc34 	bl	80023e0 <LL_ADC_GetMultiDMATransfer>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d007      	beq.n	8002b8e <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b82:	f043 0220 	orr.w	r2, r3, #32
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e0a3      	b.n	8002cd6 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002b8e:	2304      	movs	r3, #4
 8002b90:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002b92:	f7ff fa75 	bl	8002080 <HAL_GetTick>
 8002b96:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002b98:	e021      	b.n	8002bde <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ba0:	d01d      	beq.n	8002bde <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002ba2:	f7ff fa6d 	bl	8002080 <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	683a      	ldr	r2, [r7, #0]
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d302      	bcc.n	8002bb8 <HAL_ADC_PollForConversion+0xd0>
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d112      	bne.n	8002bde <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d10b      	bne.n	8002bde <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bca:	f043 0204 	orr.w	r2, r3, #4
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e07b      	b.n	8002cd6 <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	4013      	ands	r3, r2
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d0d6      	beq.n	8002b9a <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bf0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7ff fb3f 	bl	8002280 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d01c      	beq.n	8002c42 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	7f5b      	ldrb	r3, [r3, #29]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d118      	bne.n	8002c42 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0308 	and.w	r3, r3, #8
 8002c1a:	2b08      	cmp	r3, #8
 8002c1c:	d111      	bne.n	8002c42 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c22:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d105      	bne.n	8002c42 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c3a:	f043 0201 	orr.w	r2, r3, #1
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a26      	ldr	r2, [pc, #152]	@ (8002ce0 <HAL_ADC_PollForConversion+0x1f8>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d009      	beq.n	8002c60 <HAL_ADC_PollForConversion+0x178>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a26      	ldr	r2, [pc, #152]	@ (8002cec <HAL_ADC_PollForConversion+0x204>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d002      	beq.n	8002c5c <HAL_ADC_PollForConversion+0x174>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	e003      	b.n	8002c64 <HAL_ADC_PollForConversion+0x17c>
 8002c5c:	4b24      	ldr	r3, [pc, #144]	@ (8002cf0 <HAL_ADC_PollForConversion+0x208>)
 8002c5e:	e001      	b.n	8002c64 <HAL_ADC_PollForConversion+0x17c>
 8002c60:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	6812      	ldr	r2, [r2, #0]
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d008      	beq.n	8002c7e <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d005      	beq.n	8002c7e <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	2b05      	cmp	r3, #5
 8002c76:	d002      	beq.n	8002c7e <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	2b09      	cmp	r3, #9
 8002c7c:	d104      	bne.n	8002c88 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	61bb      	str	r3, [r7, #24]
 8002c86:	e014      	b.n	8002cb2 <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a14      	ldr	r2, [pc, #80]	@ (8002ce0 <HAL_ADC_PollForConversion+0x1f8>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d009      	beq.n	8002ca6 <HAL_ADC_PollForConversion+0x1be>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a15      	ldr	r2, [pc, #84]	@ (8002cec <HAL_ADC_PollForConversion+0x204>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d002      	beq.n	8002ca2 <HAL_ADC_PollForConversion+0x1ba>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	e003      	b.n	8002caa <HAL_ADC_PollForConversion+0x1c2>
 8002ca2:	4b13      	ldr	r3, [pc, #76]	@ (8002cf0 <HAL_ADC_PollForConversion+0x208>)
 8002ca4:	e001      	b.n	8002caa <HAL_ADC_PollForConversion+0x1c2>
 8002ca6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002caa:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	2b08      	cmp	r3, #8
 8002cb6:	d104      	bne.n	8002cc2 <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2208      	movs	r2, #8
 8002cbe:	601a      	str	r2, [r3, #0]
 8002cc0:	e008      	b.n	8002cd4 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d103      	bne.n	8002cd4 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	220c      	movs	r2, #12
 8002cd2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3720      	adds	r7, #32
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	50000100 	.word	0x50000100
 8002ce4:	50000300 	.word	0x50000300
 8002ce8:	50000700 	.word	0x50000700
 8002cec:	50000500 	.word	0x50000500
 8002cf0:	50000400 	.word	0x50000400

08002cf4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
	...

08002d10 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b08a      	sub	sp, #40	@ 0x28
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002d18:	2300      	movs	r3, #0
 8002d1a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d34:	d004      	beq.n	8002d40 <HAL_ADC_IRQHandler+0x30>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a8e      	ldr	r2, [pc, #568]	@ (8002f74 <HAL_ADC_IRQHandler+0x264>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d101      	bne.n	8002d44 <HAL_ADC_IRQHandler+0x34>
 8002d40:	4b8d      	ldr	r3, [pc, #564]	@ (8002f78 <HAL_ADC_IRQHandler+0x268>)
 8002d42:	e000      	b.n	8002d46 <HAL_ADC_IRQHandler+0x36>
 8002d44:	4b8d      	ldr	r3, [pc, #564]	@ (8002f7c <HAL_ADC_IRQHandler+0x26c>)
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7ff fb3c 	bl	80023c4 <LL_ADC_GetMultimode>
 8002d4c:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	f003 0302 	and.w	r3, r3, #2
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d017      	beq.n	8002d88 <HAL_ADC_IRQHandler+0x78>
 8002d58:	69bb      	ldr	r3, [r7, #24]
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d012      	beq.n	8002d88 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d66:	f003 0310 	and.w	r3, r3, #16
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d105      	bne.n	8002d7a <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d72:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f001 f858 	bl	8003e30 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2202      	movs	r2, #2
 8002d86:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	f003 0304 	and.w	r3, r3, #4
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d004      	beq.n	8002d9c <HAL_ADC_IRQHandler+0x8c>
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	f003 0304 	and.w	r3, r3, #4
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d10b      	bne.n	8002db4 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	f000 8094 	beq.w	8002ed0 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	f003 0308 	and.w	r3, r3, #8
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	f000 808e 	beq.w	8002ed0 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002db8:	f003 0310 	and.w	r3, r3, #16
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d105      	bne.n	8002dcc <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7ff fa55 	bl	8002280 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d072      	beq.n	8002ec2 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a64      	ldr	r2, [pc, #400]	@ (8002f74 <HAL_ADC_IRQHandler+0x264>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d009      	beq.n	8002dfa <HAL_ADC_IRQHandler+0xea>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a65      	ldr	r2, [pc, #404]	@ (8002f80 <HAL_ADC_IRQHandler+0x270>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d002      	beq.n	8002df6 <HAL_ADC_IRQHandler+0xe6>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	e003      	b.n	8002dfe <HAL_ADC_IRQHandler+0xee>
 8002df6:	4b63      	ldr	r3, [pc, #396]	@ (8002f84 <HAL_ADC_IRQHandler+0x274>)
 8002df8:	e001      	b.n	8002dfe <HAL_ADC_IRQHandler+0xee>
 8002dfa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	6812      	ldr	r2, [r2, #0]
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d008      	beq.n	8002e18 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d005      	beq.n	8002e18 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	2b05      	cmp	r3, #5
 8002e10:	d002      	beq.n	8002e18 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	2b09      	cmp	r3, #9
 8002e16:	d104      	bne.n	8002e22 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	623b      	str	r3, [r7, #32]
 8002e20:	e014      	b.n	8002e4c <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a53      	ldr	r2, [pc, #332]	@ (8002f74 <HAL_ADC_IRQHandler+0x264>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d009      	beq.n	8002e40 <HAL_ADC_IRQHandler+0x130>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a53      	ldr	r2, [pc, #332]	@ (8002f80 <HAL_ADC_IRQHandler+0x270>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d002      	beq.n	8002e3c <HAL_ADC_IRQHandler+0x12c>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	e003      	b.n	8002e44 <HAL_ADC_IRQHandler+0x134>
 8002e3c:	4b51      	ldr	r3, [pc, #324]	@ (8002f84 <HAL_ADC_IRQHandler+0x274>)
 8002e3e:	e001      	b.n	8002e44 <HAL_ADC_IRQHandler+0x134>
 8002e40:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002e44:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002e4c:	6a3b      	ldr	r3, [r7, #32]
 8002e4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d135      	bne.n	8002ec2 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0308 	and.w	r3, r3, #8
 8002e60:	2b08      	cmp	r3, #8
 8002e62:	d12e      	bne.n	8002ec2 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7ff fb77 	bl	800255c <LL_ADC_REG_IsConversionOngoing>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d11a      	bne.n	8002eaa <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	685a      	ldr	r2, [r3, #4]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f022 020c 	bic.w	r2, r2, #12
 8002e82:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d112      	bne.n	8002ec2 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ea0:	f043 0201 	orr.w	r2, r3, #1
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002ea8:	e00b      	b.n	8002ec2 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eae:	f043 0210 	orr.w	r2, r3, #16
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eba:	f043 0201 	orr.w	r2, r3, #1
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f000 f984 	bl	80031d0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	220c      	movs	r2, #12
 8002ece:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	f003 0320 	and.w	r3, r3, #32
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d004      	beq.n	8002ee4 <HAL_ADC_IRQHandler+0x1d4>
 8002eda:	69bb      	ldr	r3, [r7, #24]
 8002edc:	f003 0320 	and.w	r3, r3, #32
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d10b      	bne.n	8002efc <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	f000 80b3 	beq.w	8003056 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002ef0:	69bb      	ldr	r3, [r7, #24]
 8002ef2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	f000 80ad 	beq.w	8003056 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f00:	f003 0310 	and.w	r3, r3, #16
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d105      	bne.n	8002f14 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f0c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7ff f9f0 	bl	80022fe <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002f1e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4618      	mov	r0, r3
 8002f26:	f7ff f9ab 	bl	8002280 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002f2a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a10      	ldr	r2, [pc, #64]	@ (8002f74 <HAL_ADC_IRQHandler+0x264>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d009      	beq.n	8002f4a <HAL_ADC_IRQHandler+0x23a>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a11      	ldr	r2, [pc, #68]	@ (8002f80 <HAL_ADC_IRQHandler+0x270>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d002      	beq.n	8002f46 <HAL_ADC_IRQHandler+0x236>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	e003      	b.n	8002f4e <HAL_ADC_IRQHandler+0x23e>
 8002f46:	4b0f      	ldr	r3, [pc, #60]	@ (8002f84 <HAL_ADC_IRQHandler+0x274>)
 8002f48:	e001      	b.n	8002f4e <HAL_ADC_IRQHandler+0x23e>
 8002f4a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	6812      	ldr	r2, [r2, #0]
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d008      	beq.n	8002f68 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d005      	beq.n	8002f68 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	2b06      	cmp	r3, #6
 8002f60:	d002      	beq.n	8002f68 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	2b07      	cmp	r3, #7
 8002f66:	d10f      	bne.n	8002f88 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	623b      	str	r3, [r7, #32]
 8002f70:	e01f      	b.n	8002fb2 <HAL_ADC_IRQHandler+0x2a2>
 8002f72:	bf00      	nop
 8002f74:	50000100 	.word	0x50000100
 8002f78:	50000300 	.word	0x50000300
 8002f7c:	50000700 	.word	0x50000700
 8002f80:	50000500 	.word	0x50000500
 8002f84:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a8b      	ldr	r2, [pc, #556]	@ (80031bc <HAL_ADC_IRQHandler+0x4ac>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d009      	beq.n	8002fa6 <HAL_ADC_IRQHandler+0x296>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a8a      	ldr	r2, [pc, #552]	@ (80031c0 <HAL_ADC_IRQHandler+0x4b0>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d002      	beq.n	8002fa2 <HAL_ADC_IRQHandler+0x292>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	e003      	b.n	8002faa <HAL_ADC_IRQHandler+0x29a>
 8002fa2:	4b88      	ldr	r3, [pc, #544]	@ (80031c4 <HAL_ADC_IRQHandler+0x4b4>)
 8002fa4:	e001      	b.n	8002faa <HAL_ADC_IRQHandler+0x29a>
 8002fa6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002faa:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d047      	beq.n	8003048 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002fb8:	6a3b      	ldr	r3, [r7, #32]
 8002fba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d007      	beq.n	8002fd2 <HAL_ADC_IRQHandler+0x2c2>
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d03f      	beq.n	8003048 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002fc8:	6a3b      	ldr	r3, [r7, #32]
 8002fca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d13a      	bne.n	8003048 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fdc:	2b40      	cmp	r3, #64	@ 0x40
 8002fde:	d133      	bne.n	8003048 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002fe0:	6a3b      	ldr	r3, [r7, #32]
 8002fe2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d12e      	bne.n	8003048 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7ff fac7 	bl	8002582 <LL_ADC_INJ_IsConversionOngoing>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d11a      	bne.n	8003030 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	685a      	ldr	r2, [r3, #4]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003008:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800300e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800301a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800301e:	2b00      	cmp	r3, #0
 8003020:	d112      	bne.n	8003048 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003026:	f043 0201 	orr.w	r2, r3, #1
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800302e:	e00b      	b.n	8003048 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003034:	f043 0210 	orr.w	r2, r3, #16
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003040:	f043 0201 	orr.w	r2, r3, #1
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f000 fec9 	bl	8003de0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2260      	movs	r2, #96	@ 0x60
 8003054:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800305c:	2b00      	cmp	r3, #0
 800305e:	d011      	beq.n	8003084 <HAL_ADC_IRQHandler+0x374>
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003066:	2b00      	cmp	r3, #0
 8003068:	d00c      	beq.n	8003084 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800306e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f000 f8b4 	bl	80031e4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2280      	movs	r2, #128	@ 0x80
 8003082:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800308a:	2b00      	cmp	r3, #0
 800308c:	d012      	beq.n	80030b4 <HAL_ADC_IRQHandler+0x3a4>
 800308e:	69bb      	ldr	r3, [r7, #24]
 8003090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003094:	2b00      	cmp	r3, #0
 8003096:	d00d      	beq.n	80030b4 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800309c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	f000 feaf 	bl	8003e08 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80030b2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d012      	beq.n	80030e4 <HAL_ADC_IRQHandler+0x3d4>
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d00d      	beq.n	80030e4 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030cc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f000 fea1 	bl	8003e1c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030e2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	f003 0310 	and.w	r3, r3, #16
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d043      	beq.n	8003176 <HAL_ADC_IRQHandler+0x466>
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	f003 0310 	and.w	r3, r3, #16
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d03e      	beq.n	8003176 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d102      	bne.n	8003106 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8003100:	2301      	movs	r3, #1
 8003102:	627b      	str	r3, [r7, #36]	@ 0x24
 8003104:	e021      	b.n	800314a <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d015      	beq.n	8003138 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003114:	d004      	beq.n	8003120 <HAL_ADC_IRQHandler+0x410>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a28      	ldr	r2, [pc, #160]	@ (80031bc <HAL_ADC_IRQHandler+0x4ac>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d101      	bne.n	8003124 <HAL_ADC_IRQHandler+0x414>
 8003120:	4b29      	ldr	r3, [pc, #164]	@ (80031c8 <HAL_ADC_IRQHandler+0x4b8>)
 8003122:	e000      	b.n	8003126 <HAL_ADC_IRQHandler+0x416>
 8003124:	4b29      	ldr	r3, [pc, #164]	@ (80031cc <HAL_ADC_IRQHandler+0x4bc>)
 8003126:	4618      	mov	r0, r3
 8003128:	f7ff f95a 	bl	80023e0 <LL_ADC_GetMultiDMATransfer>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00b      	beq.n	800314a <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003132:	2301      	movs	r3, #1
 8003134:	627b      	str	r3, [r7, #36]	@ 0x24
 8003136:	e008      	b.n	800314a <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	f003 0301 	and.w	r3, r3, #1
 8003142:	2b00      	cmp	r3, #0
 8003144:	d001      	beq.n	800314a <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003146:	2301      	movs	r3, #1
 8003148:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800314a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314c:	2b01      	cmp	r3, #1
 800314e:	d10e      	bne.n	800316e <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003154:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003160:	f043 0202 	orr.w	r2, r3, #2
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f000 f845 	bl	80031f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2210      	movs	r2, #16
 8003174:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003176:	69fb      	ldr	r3, [r7, #28]
 8003178:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800317c:	2b00      	cmp	r3, #0
 800317e:	d018      	beq.n	80031b2 <HAL_ADC_IRQHandler+0x4a2>
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003186:	2b00      	cmp	r3, #0
 8003188:	d013      	beq.n	80031b2 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800318e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800319a:	f043 0208 	orr.w	r2, r3, #8
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80031aa:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f000 fe21 	bl	8003df4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80031b2:	bf00      	nop
 80031b4:	3728      	adds	r7, #40	@ 0x28
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	50000100 	.word	0x50000100
 80031c0:	50000500 	.word	0x50000500
 80031c4:	50000400 	.word	0x50000400
 80031c8:	50000300 	.word	0x50000300
 80031cc:	50000700 	.word	0x50000700

080031d0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80031ec:	bf00      	nop
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003200:	bf00      	nop
 8003202:	370c      	adds	r7, #12
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr

0800320c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b0b6      	sub	sp, #216	@ 0xd8
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003216:	2300      	movs	r3, #0
 8003218:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800321c:	2300      	movs	r3, #0
 800321e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003226:	2b01      	cmp	r3, #1
 8003228:	d102      	bne.n	8003230 <HAL_ADC_ConfigChannel+0x24>
 800322a:	2302      	movs	r3, #2
 800322c:	f000 bc13 	b.w	8003a56 <HAL_ADC_ConfigChannel+0x84a>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4618      	mov	r0, r3
 800323e:	f7ff f98d 	bl	800255c <LL_ADC_REG_IsConversionOngoing>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	f040 83f3 	bne.w	8003a30 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6818      	ldr	r0, [r3, #0]
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	6859      	ldr	r1, [r3, #4]
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	461a      	mov	r2, r3
 8003258:	f7ff f825 	bl	80022a6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4618      	mov	r0, r3
 8003262:	f7ff f97b 	bl	800255c <LL_ADC_REG_IsConversionOngoing>
 8003266:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4618      	mov	r0, r3
 8003270:	f7ff f987 	bl	8002582 <LL_ADC_INJ_IsConversionOngoing>
 8003274:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003278:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800327c:	2b00      	cmp	r3, #0
 800327e:	f040 81d9 	bne.w	8003634 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003282:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003286:	2b00      	cmp	r3, #0
 8003288:	f040 81d4 	bne.w	8003634 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003294:	d10f      	bne.n	80032b6 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6818      	ldr	r0, [r3, #0]
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2200      	movs	r2, #0
 80032a0:	4619      	mov	r1, r3
 80032a2:	f7ff f83f 	bl	8002324 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80032ae:	4618      	mov	r0, r3
 80032b0:	f7fe ffd3 	bl	800225a <LL_ADC_SetSamplingTimeCommonConfig>
 80032b4:	e00e      	b.n	80032d4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6818      	ldr	r0, [r3, #0]
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	6819      	ldr	r1, [r3, #0]
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	461a      	mov	r2, r3
 80032c4:	f7ff f82e 	bl	8002324 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2100      	movs	r1, #0
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7fe ffc3 	bl	800225a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	695a      	ldr	r2, [r3, #20]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	08db      	lsrs	r3, r3, #3
 80032e0:	f003 0303 	and.w	r3, r3, #3
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	691b      	ldr	r3, [r3, #16]
 80032f2:	2b04      	cmp	r3, #4
 80032f4:	d022      	beq.n	800333c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6818      	ldr	r0, [r3, #0]
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	6919      	ldr	r1, [r3, #16]
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003306:	f7fe ff1d 	bl	8002144 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6818      	ldr	r0, [r3, #0]
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	6919      	ldr	r1, [r3, #16]
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	699b      	ldr	r3, [r3, #24]
 8003316:	461a      	mov	r2, r3
 8003318:	f7fe ff69 	bl	80021ee <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6818      	ldr	r0, [r3, #0]
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003328:	2b01      	cmp	r3, #1
 800332a:	d102      	bne.n	8003332 <HAL_ADC_ConfigChannel+0x126>
 800332c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003330:	e000      	b.n	8003334 <HAL_ADC_ConfigChannel+0x128>
 8003332:	2300      	movs	r3, #0
 8003334:	461a      	mov	r2, r3
 8003336:	f7fe ff75 	bl	8002224 <LL_ADC_SetOffsetSaturation>
 800333a:	e17b      	b.n	8003634 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2100      	movs	r1, #0
 8003342:	4618      	mov	r0, r3
 8003344:	f7fe ff22 	bl	800218c <LL_ADC_GetOffsetChannel>
 8003348:	4603      	mov	r3, r0
 800334a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800334e:	2b00      	cmp	r3, #0
 8003350:	d10a      	bne.n	8003368 <HAL_ADC_ConfigChannel+0x15c>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2100      	movs	r1, #0
 8003358:	4618      	mov	r0, r3
 800335a:	f7fe ff17 	bl	800218c <LL_ADC_GetOffsetChannel>
 800335e:	4603      	mov	r3, r0
 8003360:	0e9b      	lsrs	r3, r3, #26
 8003362:	f003 021f 	and.w	r2, r3, #31
 8003366:	e01e      	b.n	80033a6 <HAL_ADC_ConfigChannel+0x19a>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2100      	movs	r1, #0
 800336e:	4618      	mov	r0, r3
 8003370:	f7fe ff0c 	bl	800218c <LL_ADC_GetOffsetChannel>
 8003374:	4603      	mov	r3, r0
 8003376:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800337a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800337e:	fa93 f3a3 	rbit	r3, r3
 8003382:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003386:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800338a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800338e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d101      	bne.n	800339a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003396:	2320      	movs	r3, #32
 8003398:	e004      	b.n	80033a4 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800339a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800339e:	fab3 f383 	clz	r3, r3
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d105      	bne.n	80033be <HAL_ADC_ConfigChannel+0x1b2>
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	0e9b      	lsrs	r3, r3, #26
 80033b8:	f003 031f 	and.w	r3, r3, #31
 80033bc:	e018      	b.n	80033f0 <HAL_ADC_ConfigChannel+0x1e4>
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033ca:	fa93 f3a3 	rbit	r3, r3
 80033ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80033d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80033d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80033da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d101      	bne.n	80033e6 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80033e2:	2320      	movs	r3, #32
 80033e4:	e004      	b.n	80033f0 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80033e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80033ea:	fab3 f383 	clz	r3, r3
 80033ee:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d106      	bne.n	8003402 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	2200      	movs	r2, #0
 80033fa:	2100      	movs	r1, #0
 80033fc:	4618      	mov	r0, r3
 80033fe:	f7fe fedb 	bl	80021b8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2101      	movs	r1, #1
 8003408:	4618      	mov	r0, r3
 800340a:	f7fe febf 	bl	800218c <LL_ADC_GetOffsetChannel>
 800340e:	4603      	mov	r3, r0
 8003410:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003414:	2b00      	cmp	r3, #0
 8003416:	d10a      	bne.n	800342e <HAL_ADC_ConfigChannel+0x222>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2101      	movs	r1, #1
 800341e:	4618      	mov	r0, r3
 8003420:	f7fe feb4 	bl	800218c <LL_ADC_GetOffsetChannel>
 8003424:	4603      	mov	r3, r0
 8003426:	0e9b      	lsrs	r3, r3, #26
 8003428:	f003 021f 	and.w	r2, r3, #31
 800342c:	e01e      	b.n	800346c <HAL_ADC_ConfigChannel+0x260>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	2101      	movs	r1, #1
 8003434:	4618      	mov	r0, r3
 8003436:	f7fe fea9 	bl	800218c <LL_ADC_GetOffsetChannel>
 800343a:	4603      	mov	r3, r0
 800343c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003440:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003444:	fa93 f3a3 	rbit	r3, r3
 8003448:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800344c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003450:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003454:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003458:	2b00      	cmp	r3, #0
 800345a:	d101      	bne.n	8003460 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800345c:	2320      	movs	r3, #32
 800345e:	e004      	b.n	800346a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003460:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003464:	fab3 f383 	clz	r3, r3
 8003468:	b2db      	uxtb	r3, r3
 800346a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003474:	2b00      	cmp	r3, #0
 8003476:	d105      	bne.n	8003484 <HAL_ADC_ConfigChannel+0x278>
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	0e9b      	lsrs	r3, r3, #26
 800347e:	f003 031f 	and.w	r3, r3, #31
 8003482:	e018      	b.n	80034b6 <HAL_ADC_ConfigChannel+0x2aa>
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800348c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003490:	fa93 f3a3 	rbit	r3, r3
 8003494:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003498:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800349c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80034a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d101      	bne.n	80034ac <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80034a8:	2320      	movs	r3, #32
 80034aa:	e004      	b.n	80034b6 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80034ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80034b0:	fab3 f383 	clz	r3, r3
 80034b4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d106      	bne.n	80034c8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	2200      	movs	r2, #0
 80034c0:	2101      	movs	r1, #1
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7fe fe78 	bl	80021b8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2102      	movs	r1, #2
 80034ce:	4618      	mov	r0, r3
 80034d0:	f7fe fe5c 	bl	800218c <LL_ADC_GetOffsetChannel>
 80034d4:	4603      	mov	r3, r0
 80034d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d10a      	bne.n	80034f4 <HAL_ADC_ConfigChannel+0x2e8>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2102      	movs	r1, #2
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7fe fe51 	bl	800218c <LL_ADC_GetOffsetChannel>
 80034ea:	4603      	mov	r3, r0
 80034ec:	0e9b      	lsrs	r3, r3, #26
 80034ee:	f003 021f 	and.w	r2, r3, #31
 80034f2:	e01e      	b.n	8003532 <HAL_ADC_ConfigChannel+0x326>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	2102      	movs	r1, #2
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7fe fe46 	bl	800218c <LL_ADC_GetOffsetChannel>
 8003500:	4603      	mov	r3, r0
 8003502:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003506:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800350a:	fa93 f3a3 	rbit	r3, r3
 800350e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003512:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003516:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800351a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800351e:	2b00      	cmp	r3, #0
 8003520:	d101      	bne.n	8003526 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003522:	2320      	movs	r3, #32
 8003524:	e004      	b.n	8003530 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003526:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800352a:	fab3 f383 	clz	r3, r3
 800352e:	b2db      	uxtb	r3, r3
 8003530:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800353a:	2b00      	cmp	r3, #0
 800353c:	d105      	bne.n	800354a <HAL_ADC_ConfigChannel+0x33e>
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	0e9b      	lsrs	r3, r3, #26
 8003544:	f003 031f 	and.w	r3, r3, #31
 8003548:	e016      	b.n	8003578 <HAL_ADC_ConfigChannel+0x36c>
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003552:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003556:	fa93 f3a3 	rbit	r3, r3
 800355a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800355c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800355e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003562:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003566:	2b00      	cmp	r3, #0
 8003568:	d101      	bne.n	800356e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800356a:	2320      	movs	r3, #32
 800356c:	e004      	b.n	8003578 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800356e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003572:	fab3 f383 	clz	r3, r3
 8003576:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003578:	429a      	cmp	r2, r3
 800357a:	d106      	bne.n	800358a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	2200      	movs	r2, #0
 8003582:	2102      	movs	r1, #2
 8003584:	4618      	mov	r0, r3
 8003586:	f7fe fe17 	bl	80021b8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2103      	movs	r1, #3
 8003590:	4618      	mov	r0, r3
 8003592:	f7fe fdfb 	bl	800218c <LL_ADC_GetOffsetChannel>
 8003596:	4603      	mov	r3, r0
 8003598:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800359c:	2b00      	cmp	r3, #0
 800359e:	d10a      	bne.n	80035b6 <HAL_ADC_ConfigChannel+0x3aa>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2103      	movs	r1, #3
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7fe fdf0 	bl	800218c <LL_ADC_GetOffsetChannel>
 80035ac:	4603      	mov	r3, r0
 80035ae:	0e9b      	lsrs	r3, r3, #26
 80035b0:	f003 021f 	and.w	r2, r3, #31
 80035b4:	e017      	b.n	80035e6 <HAL_ADC_ConfigChannel+0x3da>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2103      	movs	r1, #3
 80035bc:	4618      	mov	r0, r3
 80035be:	f7fe fde5 	bl	800218c <LL_ADC_GetOffsetChannel>
 80035c2:	4603      	mov	r3, r0
 80035c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035c8:	fa93 f3a3 	rbit	r3, r3
 80035cc:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80035ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035d0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80035d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d101      	bne.n	80035dc <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80035d8:	2320      	movs	r3, #32
 80035da:	e003      	b.n	80035e4 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80035dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035de:	fab3 f383 	clz	r3, r3
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d105      	bne.n	80035fe <HAL_ADC_ConfigChannel+0x3f2>
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	0e9b      	lsrs	r3, r3, #26
 80035f8:	f003 031f 	and.w	r3, r3, #31
 80035fc:	e011      	b.n	8003622 <HAL_ADC_ConfigChannel+0x416>
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003604:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003606:	fa93 f3a3 	rbit	r3, r3
 800360a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800360c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800360e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003610:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003612:	2b00      	cmp	r3, #0
 8003614:	d101      	bne.n	800361a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003616:	2320      	movs	r3, #32
 8003618:	e003      	b.n	8003622 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800361a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800361c:	fab3 f383 	clz	r3, r3
 8003620:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003622:	429a      	cmp	r2, r3
 8003624:	d106      	bne.n	8003634 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	2200      	movs	r2, #0
 800362c:	2103      	movs	r1, #3
 800362e:	4618      	mov	r0, r3
 8003630:	f7fe fdc2 	bl	80021b8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4618      	mov	r0, r3
 800363a:	f7fe ff55 	bl	80024e8 <LL_ADC_IsEnabled>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	f040 813d 	bne.w	80038c0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6818      	ldr	r0, [r3, #0]
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	6819      	ldr	r1, [r3, #0]
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	461a      	mov	r2, r3
 8003654:	f7fe fe92 	bl	800237c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	4aa2      	ldr	r2, [pc, #648]	@ (80038e8 <HAL_ADC_ConfigChannel+0x6dc>)
 800365e:	4293      	cmp	r3, r2
 8003660:	f040 812e 	bne.w	80038c0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003670:	2b00      	cmp	r3, #0
 8003672:	d10b      	bne.n	800368c <HAL_ADC_ConfigChannel+0x480>
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	0e9b      	lsrs	r3, r3, #26
 800367a:	3301      	adds	r3, #1
 800367c:	f003 031f 	and.w	r3, r3, #31
 8003680:	2b09      	cmp	r3, #9
 8003682:	bf94      	ite	ls
 8003684:	2301      	movls	r3, #1
 8003686:	2300      	movhi	r3, #0
 8003688:	b2db      	uxtb	r3, r3
 800368a:	e019      	b.n	80036c0 <HAL_ADC_ConfigChannel+0x4b4>
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003692:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003694:	fa93 f3a3 	rbit	r3, r3
 8003698:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800369a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800369c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800369e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d101      	bne.n	80036a8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80036a4:	2320      	movs	r3, #32
 80036a6:	e003      	b.n	80036b0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80036a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036aa:	fab3 f383 	clz	r3, r3
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	3301      	adds	r3, #1
 80036b2:	f003 031f 	and.w	r3, r3, #31
 80036b6:	2b09      	cmp	r3, #9
 80036b8:	bf94      	ite	ls
 80036ba:	2301      	movls	r3, #1
 80036bc:	2300      	movhi	r3, #0
 80036be:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d079      	beq.n	80037b8 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d107      	bne.n	80036e0 <HAL_ADC_ConfigChannel+0x4d4>
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	0e9b      	lsrs	r3, r3, #26
 80036d6:	3301      	adds	r3, #1
 80036d8:	069b      	lsls	r3, r3, #26
 80036da:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036de:	e015      	b.n	800370c <HAL_ADC_ConfigChannel+0x500>
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80036e8:	fa93 f3a3 	rbit	r3, r3
 80036ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80036ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80036f0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80036f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d101      	bne.n	80036fc <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80036f8:	2320      	movs	r3, #32
 80036fa:	e003      	b.n	8003704 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80036fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036fe:	fab3 f383 	clz	r3, r3
 8003702:	b2db      	uxtb	r3, r3
 8003704:	3301      	adds	r3, #1
 8003706:	069b      	lsls	r3, r3, #26
 8003708:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003714:	2b00      	cmp	r3, #0
 8003716:	d109      	bne.n	800372c <HAL_ADC_ConfigChannel+0x520>
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	0e9b      	lsrs	r3, r3, #26
 800371e:	3301      	adds	r3, #1
 8003720:	f003 031f 	and.w	r3, r3, #31
 8003724:	2101      	movs	r1, #1
 8003726:	fa01 f303 	lsl.w	r3, r1, r3
 800372a:	e017      	b.n	800375c <HAL_ADC_ConfigChannel+0x550>
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003732:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003734:	fa93 f3a3 	rbit	r3, r3
 8003738:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800373a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800373c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800373e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003740:	2b00      	cmp	r3, #0
 8003742:	d101      	bne.n	8003748 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003744:	2320      	movs	r3, #32
 8003746:	e003      	b.n	8003750 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003748:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800374a:	fab3 f383 	clz	r3, r3
 800374e:	b2db      	uxtb	r3, r3
 8003750:	3301      	adds	r3, #1
 8003752:	f003 031f 	and.w	r3, r3, #31
 8003756:	2101      	movs	r1, #1
 8003758:	fa01 f303 	lsl.w	r3, r1, r3
 800375c:	ea42 0103 	orr.w	r1, r2, r3
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003768:	2b00      	cmp	r3, #0
 800376a:	d10a      	bne.n	8003782 <HAL_ADC_ConfigChannel+0x576>
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	0e9b      	lsrs	r3, r3, #26
 8003772:	3301      	adds	r3, #1
 8003774:	f003 021f 	and.w	r2, r3, #31
 8003778:	4613      	mov	r3, r2
 800377a:	005b      	lsls	r3, r3, #1
 800377c:	4413      	add	r3, r2
 800377e:	051b      	lsls	r3, r3, #20
 8003780:	e018      	b.n	80037b4 <HAL_ADC_ConfigChannel+0x5a8>
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800378a:	fa93 f3a3 	rbit	r3, r3
 800378e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003790:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003792:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003794:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003796:	2b00      	cmp	r3, #0
 8003798:	d101      	bne.n	800379e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800379a:	2320      	movs	r3, #32
 800379c:	e003      	b.n	80037a6 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800379e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037a0:	fab3 f383 	clz	r3, r3
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	3301      	adds	r3, #1
 80037a8:	f003 021f 	and.w	r2, r3, #31
 80037ac:	4613      	mov	r3, r2
 80037ae:	005b      	lsls	r3, r3, #1
 80037b0:	4413      	add	r3, r2
 80037b2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037b4:	430b      	orrs	r3, r1
 80037b6:	e07e      	b.n	80038b6 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d107      	bne.n	80037d4 <HAL_ADC_ConfigChannel+0x5c8>
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	0e9b      	lsrs	r3, r3, #26
 80037ca:	3301      	adds	r3, #1
 80037cc:	069b      	lsls	r3, r3, #26
 80037ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80037d2:	e015      	b.n	8003800 <HAL_ADC_ConfigChannel+0x5f4>
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037dc:	fa93 f3a3 	rbit	r3, r3
 80037e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80037e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037e4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80037e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d101      	bne.n	80037f0 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80037ec:	2320      	movs	r3, #32
 80037ee:	e003      	b.n	80037f8 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80037f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f2:	fab3 f383 	clz	r3, r3
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	3301      	adds	r3, #1
 80037fa:	069b      	lsls	r3, r3, #26
 80037fc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003808:	2b00      	cmp	r3, #0
 800380a:	d109      	bne.n	8003820 <HAL_ADC_ConfigChannel+0x614>
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	0e9b      	lsrs	r3, r3, #26
 8003812:	3301      	adds	r3, #1
 8003814:	f003 031f 	and.w	r3, r3, #31
 8003818:	2101      	movs	r1, #1
 800381a:	fa01 f303 	lsl.w	r3, r1, r3
 800381e:	e017      	b.n	8003850 <HAL_ADC_ConfigChannel+0x644>
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003826:	6a3b      	ldr	r3, [r7, #32]
 8003828:	fa93 f3a3 	rbit	r3, r3
 800382c:	61fb      	str	r3, [r7, #28]
  return result;
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003834:	2b00      	cmp	r3, #0
 8003836:	d101      	bne.n	800383c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003838:	2320      	movs	r3, #32
 800383a:	e003      	b.n	8003844 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800383c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800383e:	fab3 f383 	clz	r3, r3
 8003842:	b2db      	uxtb	r3, r3
 8003844:	3301      	adds	r3, #1
 8003846:	f003 031f 	and.w	r3, r3, #31
 800384a:	2101      	movs	r1, #1
 800384c:	fa01 f303 	lsl.w	r3, r1, r3
 8003850:	ea42 0103 	orr.w	r1, r2, r3
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800385c:	2b00      	cmp	r3, #0
 800385e:	d10d      	bne.n	800387c <HAL_ADC_ConfigChannel+0x670>
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	0e9b      	lsrs	r3, r3, #26
 8003866:	3301      	adds	r3, #1
 8003868:	f003 021f 	and.w	r2, r3, #31
 800386c:	4613      	mov	r3, r2
 800386e:	005b      	lsls	r3, r3, #1
 8003870:	4413      	add	r3, r2
 8003872:	3b1e      	subs	r3, #30
 8003874:	051b      	lsls	r3, r3, #20
 8003876:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800387a:	e01b      	b.n	80038b4 <HAL_ADC_ConfigChannel+0x6a8>
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	fa93 f3a3 	rbit	r3, r3
 8003888:	613b      	str	r3, [r7, #16]
  return result;
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003894:	2320      	movs	r3, #32
 8003896:	e003      	b.n	80038a0 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003898:	69bb      	ldr	r3, [r7, #24]
 800389a:	fab3 f383 	clz	r3, r3
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	3301      	adds	r3, #1
 80038a2:	f003 021f 	and.w	r2, r3, #31
 80038a6:	4613      	mov	r3, r2
 80038a8:	005b      	lsls	r3, r3, #1
 80038aa:	4413      	add	r3, r2
 80038ac:	3b1e      	subs	r3, #30
 80038ae:	051b      	lsls	r3, r3, #20
 80038b0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038b4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80038b6:	683a      	ldr	r2, [r7, #0]
 80038b8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038ba:	4619      	mov	r1, r3
 80038bc:	f7fe fd32 	bl	8002324 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	4b09      	ldr	r3, [pc, #36]	@ (80038ec <HAL_ADC_ConfigChannel+0x6e0>)
 80038c6:	4013      	ands	r3, r2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	f000 80be 	beq.w	8003a4a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038d6:	d004      	beq.n	80038e2 <HAL_ADC_ConfigChannel+0x6d6>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a04      	ldr	r2, [pc, #16]	@ (80038f0 <HAL_ADC_ConfigChannel+0x6e4>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d10a      	bne.n	80038f8 <HAL_ADC_ConfigChannel+0x6ec>
 80038e2:	4b04      	ldr	r3, [pc, #16]	@ (80038f4 <HAL_ADC_ConfigChannel+0x6e8>)
 80038e4:	e009      	b.n	80038fa <HAL_ADC_ConfigChannel+0x6ee>
 80038e6:	bf00      	nop
 80038e8:	407f0000 	.word	0x407f0000
 80038ec:	80080000 	.word	0x80080000
 80038f0:	50000100 	.word	0x50000100
 80038f4:	50000300 	.word	0x50000300
 80038f8:	4b59      	ldr	r3, [pc, #356]	@ (8003a60 <HAL_ADC_ConfigChannel+0x854>)
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7fe fc14 	bl	8002128 <LL_ADC_GetCommonPathInternalCh>
 8003900:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a56      	ldr	r2, [pc, #344]	@ (8003a64 <HAL_ADC_ConfigChannel+0x858>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d004      	beq.n	8003918 <HAL_ADC_ConfigChannel+0x70c>
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a55      	ldr	r2, [pc, #340]	@ (8003a68 <HAL_ADC_ConfigChannel+0x85c>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d13a      	bne.n	800398e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003918:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800391c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d134      	bne.n	800398e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800392c:	d005      	beq.n	800393a <HAL_ADC_ConfigChannel+0x72e>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a4e      	ldr	r2, [pc, #312]	@ (8003a6c <HAL_ADC_ConfigChannel+0x860>)
 8003934:	4293      	cmp	r3, r2
 8003936:	f040 8085 	bne.w	8003a44 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003942:	d004      	beq.n	800394e <HAL_ADC_ConfigChannel+0x742>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a49      	ldr	r2, [pc, #292]	@ (8003a70 <HAL_ADC_ConfigChannel+0x864>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d101      	bne.n	8003952 <HAL_ADC_ConfigChannel+0x746>
 800394e:	4a49      	ldr	r2, [pc, #292]	@ (8003a74 <HAL_ADC_ConfigChannel+0x868>)
 8003950:	e000      	b.n	8003954 <HAL_ADC_ConfigChannel+0x748>
 8003952:	4a43      	ldr	r2, [pc, #268]	@ (8003a60 <HAL_ADC_ConfigChannel+0x854>)
 8003954:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003958:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800395c:	4619      	mov	r1, r3
 800395e:	4610      	mov	r0, r2
 8003960:	f7fe fbcf 	bl	8002102 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003964:	4b44      	ldr	r3, [pc, #272]	@ (8003a78 <HAL_ADC_ConfigChannel+0x86c>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	099b      	lsrs	r3, r3, #6
 800396a:	4a44      	ldr	r2, [pc, #272]	@ (8003a7c <HAL_ADC_ConfigChannel+0x870>)
 800396c:	fba2 2303 	umull	r2, r3, r2, r3
 8003970:	099b      	lsrs	r3, r3, #6
 8003972:	1c5a      	adds	r2, r3, #1
 8003974:	4613      	mov	r3, r2
 8003976:	005b      	lsls	r3, r3, #1
 8003978:	4413      	add	r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800397e:	e002      	b.n	8003986 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	3b01      	subs	r3, #1
 8003984:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d1f9      	bne.n	8003980 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800398c:	e05a      	b.n	8003a44 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a3b      	ldr	r2, [pc, #236]	@ (8003a80 <HAL_ADC_ConfigChannel+0x874>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d125      	bne.n	80039e4 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003998:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800399c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d11f      	bne.n	80039e4 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a31      	ldr	r2, [pc, #196]	@ (8003a70 <HAL_ADC_ConfigChannel+0x864>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d104      	bne.n	80039b8 <HAL_ADC_ConfigChannel+0x7ac>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a34      	ldr	r2, [pc, #208]	@ (8003a84 <HAL_ADC_ConfigChannel+0x878>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d047      	beq.n	8003a48 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039c0:	d004      	beq.n	80039cc <HAL_ADC_ConfigChannel+0x7c0>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a2a      	ldr	r2, [pc, #168]	@ (8003a70 <HAL_ADC_ConfigChannel+0x864>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d101      	bne.n	80039d0 <HAL_ADC_ConfigChannel+0x7c4>
 80039cc:	4a29      	ldr	r2, [pc, #164]	@ (8003a74 <HAL_ADC_ConfigChannel+0x868>)
 80039ce:	e000      	b.n	80039d2 <HAL_ADC_ConfigChannel+0x7c6>
 80039d0:	4a23      	ldr	r2, [pc, #140]	@ (8003a60 <HAL_ADC_ConfigChannel+0x854>)
 80039d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80039d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039da:	4619      	mov	r1, r3
 80039dc:	4610      	mov	r0, r2
 80039de:	f7fe fb90 	bl	8002102 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039e2:	e031      	b.n	8003a48 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a27      	ldr	r2, [pc, #156]	@ (8003a88 <HAL_ADC_ConfigChannel+0x87c>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d12d      	bne.n	8003a4a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80039ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80039f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d127      	bne.n	8003a4a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a1c      	ldr	r2, [pc, #112]	@ (8003a70 <HAL_ADC_ConfigChannel+0x864>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d022      	beq.n	8003a4a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a0c:	d004      	beq.n	8003a18 <HAL_ADC_ConfigChannel+0x80c>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a17      	ldr	r2, [pc, #92]	@ (8003a70 <HAL_ADC_ConfigChannel+0x864>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d101      	bne.n	8003a1c <HAL_ADC_ConfigChannel+0x810>
 8003a18:	4a16      	ldr	r2, [pc, #88]	@ (8003a74 <HAL_ADC_ConfigChannel+0x868>)
 8003a1a:	e000      	b.n	8003a1e <HAL_ADC_ConfigChannel+0x812>
 8003a1c:	4a10      	ldr	r2, [pc, #64]	@ (8003a60 <HAL_ADC_ConfigChannel+0x854>)
 8003a1e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003a22:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003a26:	4619      	mov	r1, r3
 8003a28:	4610      	mov	r0, r2
 8003a2a:	f7fe fb6a 	bl	8002102 <LL_ADC_SetCommonPathInternalCh>
 8003a2e:	e00c      	b.n	8003a4a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a34:	f043 0220 	orr.w	r2, r3, #32
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003a42:	e002      	b.n	8003a4a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a44:	bf00      	nop
 8003a46:	e000      	b.n	8003a4a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003a48:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003a52:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	37d8      	adds	r7, #216	@ 0xd8
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	50000700 	.word	0x50000700
 8003a64:	c3210000 	.word	0xc3210000
 8003a68:	90c00010 	.word	0x90c00010
 8003a6c:	50000600 	.word	0x50000600
 8003a70:	50000100 	.word	0x50000100
 8003a74:	50000300 	.word	0x50000300
 8003a78:	20000000 	.word	0x20000000
 8003a7c:	053e2d63 	.word	0x053e2d63
 8003a80:	c7520000 	.word	0xc7520000
 8003a84:	50000500 	.word	0x50000500
 8003a88:	cb840000 	.word	0xcb840000

08003a8c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b084      	sub	sp, #16
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003a94:	2300      	movs	r3, #0
 8003a96:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f7fe fd23 	bl	80024e8 <LL_ADC_IsEnabled>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d176      	bne.n	8003b96 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	689a      	ldr	r2, [r3, #8]
 8003aae:	4b3c      	ldr	r3, [pc, #240]	@ (8003ba0 <ADC_Enable+0x114>)
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d00d      	beq.n	8003ad2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aba:	f043 0210 	orr.w	r2, r3, #16
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ac6:	f043 0201 	orr.w	r2, r3, #1
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e062      	b.n	8003b98 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7fe fcde 	bl	8002498 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ae4:	d004      	beq.n	8003af0 <ADC_Enable+0x64>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a2e      	ldr	r2, [pc, #184]	@ (8003ba4 <ADC_Enable+0x118>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d101      	bne.n	8003af4 <ADC_Enable+0x68>
 8003af0:	4b2d      	ldr	r3, [pc, #180]	@ (8003ba8 <ADC_Enable+0x11c>)
 8003af2:	e000      	b.n	8003af6 <ADC_Enable+0x6a>
 8003af4:	4b2d      	ldr	r3, [pc, #180]	@ (8003bac <ADC_Enable+0x120>)
 8003af6:	4618      	mov	r0, r3
 8003af8:	f7fe fb16 	bl	8002128 <LL_ADC_GetCommonPathInternalCh>
 8003afc:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003afe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d013      	beq.n	8003b2e <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003b06:	4b2a      	ldr	r3, [pc, #168]	@ (8003bb0 <ADC_Enable+0x124>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	099b      	lsrs	r3, r3, #6
 8003b0c:	4a29      	ldr	r2, [pc, #164]	@ (8003bb4 <ADC_Enable+0x128>)
 8003b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b12:	099b      	lsrs	r3, r3, #6
 8003b14:	1c5a      	adds	r2, r3, #1
 8003b16:	4613      	mov	r3, r2
 8003b18:	005b      	lsls	r3, r3, #1
 8003b1a:	4413      	add	r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003b20:	e002      	b.n	8003b28 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	3b01      	subs	r3, #1
 8003b26:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d1f9      	bne.n	8003b22 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003b2e:	f7fe faa7 	bl	8002080 <HAL_GetTick>
 8003b32:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b34:	e028      	b.n	8003b88 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7fe fcd4 	bl	80024e8 <LL_ADC_IsEnabled>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d104      	bne.n	8003b50 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f7fe fca4 	bl	8002498 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003b50:	f7fe fa96 	bl	8002080 <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	2b02      	cmp	r3, #2
 8003b5c:	d914      	bls.n	8003b88 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0301 	and.w	r3, r3, #1
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d00d      	beq.n	8003b88 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b70:	f043 0210 	orr.w	r2, r3, #16
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b7c:	f043 0201 	orr.w	r2, r3, #1
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e007      	b.n	8003b98 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0301 	and.w	r3, r3, #1
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d1cf      	bne.n	8003b36 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3710      	adds	r7, #16
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}
 8003ba0:	8000003f 	.word	0x8000003f
 8003ba4:	50000100 	.word	0x50000100
 8003ba8:	50000300 	.word	0x50000300
 8003bac:	50000700 	.word	0x50000700
 8003bb0:	20000000 	.word	0x20000000
 8003bb4:	053e2d63 	.word	0x053e2d63

08003bb8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f7fe fca2 	bl	800250e <LL_ADC_IsDisableOngoing>
 8003bca:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f7fe fc89 	bl	80024e8 <LL_ADC_IsEnabled>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d047      	beq.n	8003c6c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d144      	bne.n	8003c6c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	f003 030d 	and.w	r3, r3, #13
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d10c      	bne.n	8003c0a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f7fe fc63 	bl	80024c0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2203      	movs	r2, #3
 8003c00:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c02:	f7fe fa3d 	bl	8002080 <HAL_GetTick>
 8003c06:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c08:	e029      	b.n	8003c5e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c0e:	f043 0210 	orr.w	r2, r3, #16
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c1a:	f043 0201 	orr.w	r2, r3, #1
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e023      	b.n	8003c6e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003c26:	f7fe fa2b 	bl	8002080 <HAL_GetTick>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d914      	bls.n	8003c5e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	f003 0301 	and.w	r3, r3, #1
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d00d      	beq.n	8003c5e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c46:	f043 0210 	orr.w	r2, r3, #16
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c52:	f043 0201 	orr.w	r2, r3, #1
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e007      	b.n	8003c6e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	f003 0301 	and.w	r3, r3, #1
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d1dc      	bne.n	8003c26 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}

08003c76 <LL_ADC_IsEnabled>:
{
 8003c76:	b480      	push	{r7}
 8003c78:	b083      	sub	sp, #12
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f003 0301 	and.w	r3, r3, #1
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d101      	bne.n	8003c8e <LL_ADC_IsEnabled+0x18>
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e000      	b.n	8003c90 <LL_ADC_IsEnabled+0x1a>
 8003c8e:	2300      	movs	r3, #0
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <LL_ADC_StartCalibration>:
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003cae:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003cb2:	683a      	ldr	r2, [r7, #0]
 8003cb4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	609a      	str	r2, [r3, #8]
}
 8003cc2:	bf00      	nop
 8003cc4:	370c      	adds	r7, #12
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr

08003cce <LL_ADC_IsCalibrationOnGoing>:
{
 8003cce:	b480      	push	{r7}
 8003cd0:	b083      	sub	sp, #12
 8003cd2:	af00      	add	r7, sp, #0
 8003cd4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003cde:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003ce2:	d101      	bne.n	8003ce8 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e000      	b.n	8003cea <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	370c      	adds	r7, #12
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr

08003cf6 <LL_ADC_REG_IsConversionOngoing>:
{
 8003cf6:	b480      	push	{r7}
 8003cf8:	b083      	sub	sp, #12
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	f003 0304 	and.w	r3, r3, #4
 8003d06:	2b04      	cmp	r3, #4
 8003d08:	d101      	bne.n	8003d0e <LL_ADC_REG_IsConversionOngoing+0x18>
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e000      	b.n	8003d10 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003d0e:	2300      	movs	r3, #0
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	370c      	adds	r7, #12
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr

08003d1c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003d26:	2300      	movs	r3, #0
 8003d28:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d101      	bne.n	8003d38 <HAL_ADCEx_Calibration_Start+0x1c>
 8003d34:	2302      	movs	r3, #2
 8003d36:	e04d      	b.n	8003dd4 <HAL_ADCEx_Calibration_Start+0xb8>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f7ff ff39 	bl	8003bb8 <ADC_Disable>
 8003d46:	4603      	mov	r3, r0
 8003d48:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003d4a:	7bfb      	ldrb	r3, [r7, #15]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d136      	bne.n	8003dbe <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d54:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003d58:	f023 0302 	bic.w	r3, r3, #2
 8003d5c:	f043 0202 	orr.w	r2, r3, #2
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	6839      	ldr	r1, [r7, #0]
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7ff ff96 	bl	8003c9c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003d70:	e014      	b.n	8003d9c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	3301      	adds	r3, #1
 8003d76:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	4a18      	ldr	r2, [pc, #96]	@ (8003ddc <HAL_ADCEx_Calibration_Start+0xc0>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d90d      	bls.n	8003d9c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d84:	f023 0312 	bic.w	r3, r3, #18
 8003d88:	f043 0210 	orr.w	r2, r3, #16
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e01b      	b.n	8003dd4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4618      	mov	r0, r3
 8003da2:	f7ff ff94 	bl	8003cce <LL_ADC_IsCalibrationOnGoing>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d1e2      	bne.n	8003d72 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003db0:	f023 0303 	bic.w	r3, r3, #3
 8003db4:	f043 0201 	orr.w	r2, r3, #1
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003dbc:	e005      	b.n	8003dca <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc2:	f043 0210 	orr.w	r2, r3, #16
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003dd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	0004de01 	.word	0x0004de01

08003de0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003de8:	bf00      	nop
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr

08003df4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003dfc:	bf00      	nop
 8003dfe:	370c      	adds	r7, #12
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr

08003e08 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003e10:	bf00      	nop
 8003e12:	370c      	adds	r7, #12
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003e24:	bf00      	nop
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003e38:	bf00      	nop
 8003e3a:	370c      	adds	r7, #12
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr

08003e44 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003e44:	b590      	push	{r4, r7, lr}
 8003e46:	b0a1      	sub	sp, #132	@ 0x84
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d101      	bne.n	8003e62 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003e5e:	2302      	movs	r3, #2
 8003e60:	e0e7      	b.n	8004032 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2201      	movs	r2, #1
 8003e66:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003e6e:	2300      	movs	r3, #0
 8003e70:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e7a:	d102      	bne.n	8003e82 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003e7c:	4b6f      	ldr	r3, [pc, #444]	@ (800403c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003e7e:	60bb      	str	r3, [r7, #8]
 8003e80:	e009      	b.n	8003e96 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a6e      	ldr	r2, [pc, #440]	@ (8004040 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d102      	bne.n	8003e92 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003e8c:	4b6d      	ldr	r3, [pc, #436]	@ (8004044 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003e8e:	60bb      	str	r3, [r7, #8]
 8003e90:	e001      	b.n	8003e96 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003e92:	2300      	movs	r3, #0
 8003e94:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d10b      	bne.n	8003eb4 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ea0:	f043 0220 	orr.w	r2, r3, #32
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e0be      	b.n	8004032 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f7ff ff1d 	bl	8003cf6 <LL_ADC_REG_IsConversionOngoing>
 8003ebc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f7ff ff17 	bl	8003cf6 <LL_ADC_REG_IsConversionOngoing>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	f040 80a0 	bne.w	8004010 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003ed0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	f040 809c 	bne.w	8004010 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ee0:	d004      	beq.n	8003eec <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a55      	ldr	r2, [pc, #340]	@ (800403c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d101      	bne.n	8003ef0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003eec:	4b56      	ldr	r3, [pc, #344]	@ (8004048 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003eee:	e000      	b.n	8003ef2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003ef0:	4b56      	ldr	r3, [pc, #344]	@ (800404c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003ef2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d04b      	beq.n	8003f94 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003efc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	6859      	ldr	r1, [r3, #4]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003f0e:	035b      	lsls	r3, r3, #13
 8003f10:	430b      	orrs	r3, r1
 8003f12:	431a      	orrs	r2, r3
 8003f14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f16:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f20:	d004      	beq.n	8003f2c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a45      	ldr	r2, [pc, #276]	@ (800403c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d10f      	bne.n	8003f4c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003f2c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003f30:	f7ff fea1 	bl	8003c76 <LL_ADC_IsEnabled>
 8003f34:	4604      	mov	r4, r0
 8003f36:	4841      	ldr	r0, [pc, #260]	@ (800403c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003f38:	f7ff fe9d 	bl	8003c76 <LL_ADC_IsEnabled>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	4323      	orrs	r3, r4
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	bf0c      	ite	eq
 8003f44:	2301      	moveq	r3, #1
 8003f46:	2300      	movne	r3, #0
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	e012      	b.n	8003f72 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003f4c:	483c      	ldr	r0, [pc, #240]	@ (8004040 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003f4e:	f7ff fe92 	bl	8003c76 <LL_ADC_IsEnabled>
 8003f52:	4604      	mov	r4, r0
 8003f54:	483b      	ldr	r0, [pc, #236]	@ (8004044 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003f56:	f7ff fe8e 	bl	8003c76 <LL_ADC_IsEnabled>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	431c      	orrs	r4, r3
 8003f5e:	483c      	ldr	r0, [pc, #240]	@ (8004050 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003f60:	f7ff fe89 	bl	8003c76 <LL_ADC_IsEnabled>
 8003f64:	4603      	mov	r3, r0
 8003f66:	4323      	orrs	r3, r4
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	bf0c      	ite	eq
 8003f6c:	2301      	moveq	r3, #1
 8003f6e:	2300      	movne	r3, #0
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d056      	beq.n	8004024 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003f76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003f7e:	f023 030f 	bic.w	r3, r3, #15
 8003f82:	683a      	ldr	r2, [r7, #0]
 8003f84:	6811      	ldr	r1, [r2, #0]
 8003f86:	683a      	ldr	r2, [r7, #0]
 8003f88:	6892      	ldr	r2, [r2, #8]
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	431a      	orrs	r2, r3
 8003f8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f90:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003f92:	e047      	b.n	8004024 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003f94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f9c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f9e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003fa8:	d004      	beq.n	8003fb4 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a23      	ldr	r2, [pc, #140]	@ (800403c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d10f      	bne.n	8003fd4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003fb4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003fb8:	f7ff fe5d 	bl	8003c76 <LL_ADC_IsEnabled>
 8003fbc:	4604      	mov	r4, r0
 8003fbe:	481f      	ldr	r0, [pc, #124]	@ (800403c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003fc0:	f7ff fe59 	bl	8003c76 <LL_ADC_IsEnabled>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	4323      	orrs	r3, r4
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	bf0c      	ite	eq
 8003fcc:	2301      	moveq	r3, #1
 8003fce:	2300      	movne	r3, #0
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	e012      	b.n	8003ffa <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003fd4:	481a      	ldr	r0, [pc, #104]	@ (8004040 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003fd6:	f7ff fe4e 	bl	8003c76 <LL_ADC_IsEnabled>
 8003fda:	4604      	mov	r4, r0
 8003fdc:	4819      	ldr	r0, [pc, #100]	@ (8004044 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003fde:	f7ff fe4a 	bl	8003c76 <LL_ADC_IsEnabled>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	431c      	orrs	r4, r3
 8003fe6:	481a      	ldr	r0, [pc, #104]	@ (8004050 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003fe8:	f7ff fe45 	bl	8003c76 <LL_ADC_IsEnabled>
 8003fec:	4603      	mov	r3, r0
 8003fee:	4323      	orrs	r3, r4
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	bf0c      	ite	eq
 8003ff4:	2301      	moveq	r3, #1
 8003ff6:	2300      	movne	r3, #0
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d012      	beq.n	8004024 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003ffe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004006:	f023 030f 	bic.w	r3, r3, #15
 800400a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800400c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800400e:	e009      	b.n	8004024 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004014:	f043 0220 	orr.w	r2, r3, #32
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004022:	e000      	b.n	8004026 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004024:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800402e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004032:	4618      	mov	r0, r3
 8004034:	3784      	adds	r7, #132	@ 0x84
 8004036:	46bd      	mov	sp, r7
 8004038:	bd90      	pop	{r4, r7, pc}
 800403a:	bf00      	nop
 800403c:	50000100 	.word	0x50000100
 8004040:	50000400 	.word	0x50000400
 8004044:	50000500 	.word	0x50000500
 8004048:	50000300 	.word	0x50000300
 800404c:	50000700 	.word	0x50000700
 8004050:	50000600 	.word	0x50000600

08004054 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800405c:	4b05      	ldr	r3, [pc, #20]	@ (8004074 <LL_EXTI_EnableIT_0_31+0x20>)
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	4904      	ldr	r1, [pc, #16]	@ (8004074 <LL_EXTI_EnableIT_0_31+0x20>)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	4313      	orrs	r3, r2
 8004066:	600b      	str	r3, [r1, #0]
}
 8004068:	bf00      	nop
 800406a:	370c      	adds	r7, #12
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr
 8004074:	40010400 	.word	0x40010400

08004078 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8004080:	4b05      	ldr	r3, [pc, #20]	@ (8004098 <LL_EXTI_EnableIT_32_63+0x20>)
 8004082:	6a1a      	ldr	r2, [r3, #32]
 8004084:	4904      	ldr	r1, [pc, #16]	@ (8004098 <LL_EXTI_EnableIT_32_63+0x20>)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4313      	orrs	r3, r2
 800408a:	620b      	str	r3, [r1, #32]
}
 800408c:	bf00      	nop
 800408e:	370c      	adds	r7, #12
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr
 8004098:	40010400 	.word	0x40010400

0800409c <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80040a4:	4b06      	ldr	r3, [pc, #24]	@ (80040c0 <LL_EXTI_DisableIT_0_31+0x24>)
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	43db      	mvns	r3, r3
 80040ac:	4904      	ldr	r1, [pc, #16]	@ (80040c0 <LL_EXTI_DisableIT_0_31+0x24>)
 80040ae:	4013      	ands	r3, r2
 80040b0:	600b      	str	r3, [r1, #0]
}
 80040b2:	bf00      	nop
 80040b4:	370c      	adds	r7, #12
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr
 80040be:	bf00      	nop
 80040c0:	40010400 	.word	0x40010400

080040c4 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80040cc:	4b06      	ldr	r3, [pc, #24]	@ (80040e8 <LL_EXTI_DisableIT_32_63+0x24>)
 80040ce:	6a1a      	ldr	r2, [r3, #32]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	43db      	mvns	r3, r3
 80040d4:	4904      	ldr	r1, [pc, #16]	@ (80040e8 <LL_EXTI_DisableIT_32_63+0x24>)
 80040d6:	4013      	ands	r3, r2
 80040d8:	620b      	str	r3, [r1, #32]
}
 80040da:	bf00      	nop
 80040dc:	370c      	adds	r7, #12
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr
 80040e6:	bf00      	nop
 80040e8:	40010400 	.word	0x40010400

080040ec <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80040f4:	4b05      	ldr	r3, [pc, #20]	@ (800410c <LL_EXTI_EnableEvent_0_31+0x20>)
 80040f6:	685a      	ldr	r2, [r3, #4]
 80040f8:	4904      	ldr	r1, [pc, #16]	@ (800410c <LL_EXTI_EnableEvent_0_31+0x20>)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	604b      	str	r3, [r1, #4]

}
 8004100:	bf00      	nop
 8004102:	370c      	adds	r7, #12
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr
 800410c:	40010400 	.word	0x40010400

08004110 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8004110:	b480      	push	{r7}
 8004112:	b083      	sub	sp, #12
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8004118:	4b05      	ldr	r3, [pc, #20]	@ (8004130 <LL_EXTI_EnableEvent_32_63+0x20>)
 800411a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800411c:	4904      	ldr	r1, [pc, #16]	@ (8004130 <LL_EXTI_EnableEvent_32_63+0x20>)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4313      	orrs	r3, r2
 8004122:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8004124:	bf00      	nop
 8004126:	370c      	adds	r7, #12
 8004128:	46bd      	mov	sp, r7
 800412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412e:	4770      	bx	lr
 8004130:	40010400 	.word	0x40010400

08004134 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800413c:	4b06      	ldr	r3, [pc, #24]	@ (8004158 <LL_EXTI_DisableEvent_0_31+0x24>)
 800413e:	685a      	ldr	r2, [r3, #4]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	43db      	mvns	r3, r3
 8004144:	4904      	ldr	r1, [pc, #16]	@ (8004158 <LL_EXTI_DisableEvent_0_31+0x24>)
 8004146:	4013      	ands	r3, r2
 8004148:	604b      	str	r3, [r1, #4]
}
 800414a:	bf00      	nop
 800414c:	370c      	adds	r7, #12
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr
 8004156:	bf00      	nop
 8004158:	40010400 	.word	0x40010400

0800415c <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8004164:	4b06      	ldr	r3, [pc, #24]	@ (8004180 <LL_EXTI_DisableEvent_32_63+0x24>)
 8004166:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	43db      	mvns	r3, r3
 800416c:	4904      	ldr	r1, [pc, #16]	@ (8004180 <LL_EXTI_DisableEvent_32_63+0x24>)
 800416e:	4013      	ands	r3, r2
 8004170:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8004172:	bf00      	nop
 8004174:	370c      	adds	r7, #12
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	40010400 	.word	0x40010400

08004184 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800418c:	4b05      	ldr	r3, [pc, #20]	@ (80041a4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800418e:	689a      	ldr	r2, [r3, #8]
 8004190:	4904      	ldr	r1, [pc, #16]	@ (80041a4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4313      	orrs	r3, r2
 8004196:	608b      	str	r3, [r1, #8]

}
 8004198:	bf00      	nop
 800419a:	370c      	adds	r7, #12
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr
 80041a4:	40010400 	.word	0x40010400

080041a8 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80041b0:	4b05      	ldr	r3, [pc, #20]	@ (80041c8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80041b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80041b4:	4904      	ldr	r1, [pc, #16]	@ (80041c8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	628b      	str	r3, [r1, #40]	@ 0x28
}
 80041bc:	bf00      	nop
 80041be:	370c      	adds	r7, #12
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr
 80041c8:	40010400 	.word	0x40010400

080041cc <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80041d4:	4b06      	ldr	r3, [pc, #24]	@ (80041f0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80041d6:	689a      	ldr	r2, [r3, #8]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	43db      	mvns	r3, r3
 80041dc:	4904      	ldr	r1, [pc, #16]	@ (80041f0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80041de:	4013      	ands	r3, r2
 80041e0:	608b      	str	r3, [r1, #8]

}
 80041e2:	bf00      	nop
 80041e4:	370c      	adds	r7, #12
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	40010400 	.word	0x40010400

080041f4 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 80041fc:	4b06      	ldr	r3, [pc, #24]	@ (8004218 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80041fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	43db      	mvns	r3, r3
 8004204:	4904      	ldr	r1, [pc, #16]	@ (8004218 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8004206:	4013      	ands	r3, r2
 8004208:	628b      	str	r3, [r1, #40]	@ 0x28
}
 800420a:	bf00      	nop
 800420c:	370c      	adds	r7, #12
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop
 8004218:	40010400 	.word	0x40010400

0800421c <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8004224:	4b05      	ldr	r3, [pc, #20]	@ (800423c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8004226:	68da      	ldr	r2, [r3, #12]
 8004228:	4904      	ldr	r1, [pc, #16]	@ (800423c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4313      	orrs	r3, r2
 800422e:	60cb      	str	r3, [r1, #12]
}
 8004230:	bf00      	nop
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr
 800423c:	40010400 	.word	0x40010400

08004240 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8004248:	4b05      	ldr	r3, [pc, #20]	@ (8004260 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800424a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800424c:	4904      	ldr	r1, [pc, #16]	@ (8004260 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4313      	orrs	r3, r2
 8004252:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8004254:	bf00      	nop
 8004256:	370c      	adds	r7, #12
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr
 8004260:	40010400 	.word	0x40010400

08004264 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800426c:	4b06      	ldr	r3, [pc, #24]	@ (8004288 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800426e:	68da      	ldr	r2, [r3, #12]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	43db      	mvns	r3, r3
 8004274:	4904      	ldr	r1, [pc, #16]	@ (8004288 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8004276:	4013      	ands	r3, r2
 8004278:	60cb      	str	r3, [r1, #12]
}
 800427a:	bf00      	nop
 800427c:	370c      	adds	r7, #12
 800427e:	46bd      	mov	sp, r7
 8004280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004284:	4770      	bx	lr
 8004286:	bf00      	nop
 8004288:	40010400 	.word	0x40010400

0800428c <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8004294:	4b06      	ldr	r3, [pc, #24]	@ (80042b0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8004296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	43db      	mvns	r3, r3
 800429c:	4904      	ldr	r1, [pc, #16]	@ (80042b0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800429e:	4013      	ands	r3, r2
 80042a0:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 80042a2:	bf00      	nop
 80042a4:	370c      	adds	r7, #12
 80042a6:	46bd      	mov	sp, r7
 80042a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ac:	4770      	bx	lr
 80042ae:	bf00      	nop
 80042b0:	40010400 	.word	0x40010400

080042b4 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80042bc:	4a04      	ldr	r2, [pc, #16]	@ (80042d0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6153      	str	r3, [r2, #20]
}
 80042c2:	bf00      	nop
 80042c4:	370c      	adds	r7, #12
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop
 80042d0:	40010400 	.word	0x40010400

080042d4 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 80042dc:	4a04      	ldr	r2, [pc, #16]	@ (80042f0 <LL_EXTI_ClearFlag_32_63+0x1c>)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6353      	str	r3, [r2, #52]	@ 0x34
}
 80042e2:	bf00      	nop
 80042e4:	370c      	adds	r7, #12
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	40010400 	.word	0x40010400

080042f4 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b088      	sub	sp, #32
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80042fc:	2300      	movs	r3, #0
 80042fe:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004300:	2300      	movs	r3, #0
 8004302:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d102      	bne.n	8004310 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	77fb      	strb	r3, [r7, #31]
 800430e:	e181      	b.n	8004614 <HAL_COMP_Init+0x320>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800431a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800431e:	d102      	bne.n	8004326 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	77fb      	strb	r3, [r7, #31]
 8004324:	e176      	b.n	8004614 <HAL_COMP_Init+0x320>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	7f5b      	ldrb	r3, [r3, #29]
 800432a:	b2db      	uxtb	r3, r3
 800432c:	2b00      	cmp	r3, #0
 800432e:	d108      	bne.n	8004342 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	f7fd faf3 	bl	8001928 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800434c:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	695b      	ldr	r3, [r3, #20]
 800435c:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8004368:	4313      	orrs	r3, r2
 800436a:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	4b90      	ldr	r3, [pc, #576]	@ (80045b4 <HAL_COMP_Init+0x2c0>)
 8004374:	4013      	ands	r3, r2
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	6812      	ldr	r2, [r2, #0]
 800437a:	6979      	ldr	r1, [r7, #20]
 800437c:	430b      	orrs	r3, r1
 800437e:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800438a:	2b00      	cmp	r3, #0
 800438c:	d016      	beq.n	80043bc <HAL_COMP_Init+0xc8>
 800438e:	69bb      	ldr	r3, [r7, #24]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d113      	bne.n	80043bc <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004394:	4b88      	ldr	r3, [pc, #544]	@ (80045b8 <HAL_COMP_Init+0x2c4>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	099b      	lsrs	r3, r3, #6
 800439a:	4a88      	ldr	r2, [pc, #544]	@ (80045bc <HAL_COMP_Init+0x2c8>)
 800439c:	fba2 2303 	umull	r2, r3, r2, r3
 80043a0:	099b      	lsrs	r3, r3, #6
 80043a2:	1c5a      	adds	r2, r3, #1
 80043a4:	4613      	mov	r3, r2
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	4413      	add	r3, r2
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80043ae:	e002      	b.n	80043b6 <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	3b01      	subs	r3, #1
 80043b4:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d1f9      	bne.n	80043b0 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a7f      	ldr	r2, [pc, #508]	@ (80045c0 <HAL_COMP_Init+0x2cc>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d028      	beq.n	8004418 <HAL_COMP_Init+0x124>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a7e      	ldr	r2, [pc, #504]	@ (80045c4 <HAL_COMP_Init+0x2d0>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d020      	beq.n	8004412 <HAL_COMP_Init+0x11e>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a7c      	ldr	r2, [pc, #496]	@ (80045c8 <HAL_COMP_Init+0x2d4>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d018      	beq.n	800440c <HAL_COMP_Init+0x118>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a7b      	ldr	r2, [pc, #492]	@ (80045cc <HAL_COMP_Init+0x2d8>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d010      	beq.n	8004406 <HAL_COMP_Init+0x112>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a79      	ldr	r2, [pc, #484]	@ (80045d0 <HAL_COMP_Init+0x2dc>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d008      	beq.n	8004400 <HAL_COMP_Init+0x10c>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a78      	ldr	r2, [pc, #480]	@ (80045d4 <HAL_COMP_Init+0x2e0>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d101      	bne.n	80043fc <HAL_COMP_Init+0x108>
 80043f8:	2301      	movs	r3, #1
 80043fa:	e00f      	b.n	800441c <HAL_COMP_Init+0x128>
 80043fc:	2302      	movs	r3, #2
 80043fe:	e00d      	b.n	800441c <HAL_COMP_Init+0x128>
 8004400:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004404:	e00a      	b.n	800441c <HAL_COMP_Init+0x128>
 8004406:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800440a:	e007      	b.n	800441c <HAL_COMP_Init+0x128>
 800440c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004410:	e004      	b.n	800441c <HAL_COMP_Init+0x128>
 8004412:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004416:	e001      	b.n	800441c <HAL_COMP_Init+0x128>
 8004418:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800441c:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	699b      	ldr	r3, [r3, #24]
 8004422:	f003 0303 	and.w	r3, r3, #3
 8004426:	2b00      	cmp	r3, #0
 8004428:	f000 80b6 	beq.w	8004598 <HAL_COMP_Init+0x2a4>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	699b      	ldr	r3, [r3, #24]
 8004430:	f003 0310 	and.w	r3, r3, #16
 8004434:	2b00      	cmp	r3, #0
 8004436:	d011      	beq.n	800445c <HAL_COMP_Init+0x168>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a65      	ldr	r2, [pc, #404]	@ (80045d4 <HAL_COMP_Init+0x2e0>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d004      	beq.n	800444c <HAL_COMP_Init+0x158>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a64      	ldr	r2, [pc, #400]	@ (80045d8 <HAL_COMP_Init+0x2e4>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d103      	bne.n	8004454 <HAL_COMP_Init+0x160>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 800444c:	6938      	ldr	r0, [r7, #16]
 800444e:	f7ff feab 	bl	80041a8 <LL_EXTI_EnableRisingTrig_32_63>
 8004452:	e014      	b.n	800447e <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8004454:	6938      	ldr	r0, [r7, #16]
 8004456:	f7ff fe95 	bl	8004184 <LL_EXTI_EnableRisingTrig_0_31>
 800445a:	e010      	b.n	800447e <HAL_COMP_Init+0x18a>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a5c      	ldr	r2, [pc, #368]	@ (80045d4 <HAL_COMP_Init+0x2e0>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d004      	beq.n	8004470 <HAL_COMP_Init+0x17c>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a5b      	ldr	r2, [pc, #364]	@ (80045d8 <HAL_COMP_Init+0x2e4>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d103      	bne.n	8004478 <HAL_COMP_Init+0x184>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8004470:	6938      	ldr	r0, [r7, #16]
 8004472:	f7ff febf 	bl	80041f4 <LL_EXTI_DisableRisingTrig_32_63>
 8004476:	e002      	b.n	800447e <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8004478:	6938      	ldr	r0, [r7, #16]
 800447a:	f7ff fea7 	bl	80041cc <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	699b      	ldr	r3, [r3, #24]
 8004482:	f003 0320 	and.w	r3, r3, #32
 8004486:	2b00      	cmp	r3, #0
 8004488:	d011      	beq.n	80044ae <HAL_COMP_Init+0x1ba>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a51      	ldr	r2, [pc, #324]	@ (80045d4 <HAL_COMP_Init+0x2e0>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d004      	beq.n	800449e <HAL_COMP_Init+0x1aa>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a4f      	ldr	r2, [pc, #316]	@ (80045d8 <HAL_COMP_Init+0x2e4>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d103      	bne.n	80044a6 <HAL_COMP_Init+0x1b2>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 800449e:	6938      	ldr	r0, [r7, #16]
 80044a0:	f7ff fece 	bl	8004240 <LL_EXTI_EnableFallingTrig_32_63>
 80044a4:	e014      	b.n	80044d0 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 80044a6:	6938      	ldr	r0, [r7, #16]
 80044a8:	f7ff feb8 	bl	800421c <LL_EXTI_EnableFallingTrig_0_31>
 80044ac:	e010      	b.n	80044d0 <HAL_COMP_Init+0x1dc>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a48      	ldr	r2, [pc, #288]	@ (80045d4 <HAL_COMP_Init+0x2e0>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d004      	beq.n	80044c2 <HAL_COMP_Init+0x1ce>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a46      	ldr	r2, [pc, #280]	@ (80045d8 <HAL_COMP_Init+0x2e4>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d103      	bne.n	80044ca <HAL_COMP_Init+0x1d6>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 80044c2:	6938      	ldr	r0, [r7, #16]
 80044c4:	f7ff fee2 	bl	800428c <LL_EXTI_DisableFallingTrig_32_63>
 80044c8:	e002      	b.n	80044d0 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 80044ca:	6938      	ldr	r0, [r7, #16]
 80044cc:	f7ff feca 	bl	8004264 <LL_EXTI_DisableFallingTrig_0_31>
#endif /* COMP7 */
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a3f      	ldr	r2, [pc, #252]	@ (80045d4 <HAL_COMP_Init+0x2e0>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d004      	beq.n	80044e4 <HAL_COMP_Init+0x1f0>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a3e      	ldr	r2, [pc, #248]	@ (80045d8 <HAL_COMP_Init+0x2e4>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d103      	bne.n	80044ec <HAL_COMP_Init+0x1f8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 80044e4:	6938      	ldr	r0, [r7, #16]
 80044e6:	f7ff fef5 	bl	80042d4 <LL_EXTI_ClearFlag_32_63>
 80044ea:	e002      	b.n	80044f2 <HAL_COMP_Init+0x1fe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 80044ec:	6938      	ldr	r0, [r7, #16]
 80044ee:	f7ff fee1 	bl	80042b4 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	699b      	ldr	r3, [r3, #24]
 80044f6:	f003 0302 	and.w	r3, r3, #2
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d011      	beq.n	8004522 <HAL_COMP_Init+0x22e>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a34      	ldr	r2, [pc, #208]	@ (80045d4 <HAL_COMP_Init+0x2e0>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d004      	beq.n	8004512 <HAL_COMP_Init+0x21e>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a32      	ldr	r2, [pc, #200]	@ (80045d8 <HAL_COMP_Init+0x2e4>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d103      	bne.n	800451a <HAL_COMP_Init+0x226>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 8004512:	6938      	ldr	r0, [r7, #16]
 8004514:	f7ff fdfc 	bl	8004110 <LL_EXTI_EnableEvent_32_63>
 8004518:	e014      	b.n	8004544 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 800451a:	6938      	ldr	r0, [r7, #16]
 800451c:	f7ff fde6 	bl	80040ec <LL_EXTI_EnableEvent_0_31>
 8004520:	e010      	b.n	8004544 <HAL_COMP_Init+0x250>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a2b      	ldr	r2, [pc, #172]	@ (80045d4 <HAL_COMP_Init+0x2e0>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d004      	beq.n	8004536 <HAL_COMP_Init+0x242>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a29      	ldr	r2, [pc, #164]	@ (80045d8 <HAL_COMP_Init+0x2e4>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d103      	bne.n	800453e <HAL_COMP_Init+0x24a>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8004536:	6938      	ldr	r0, [r7, #16]
 8004538:	f7ff fe10 	bl	800415c <LL_EXTI_DisableEvent_32_63>
 800453c:	e002      	b.n	8004544 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 800453e:	6938      	ldr	r0, [r7, #16]
 8004540:	f7ff fdf8 	bl	8004134 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	699b      	ldr	r3, [r3, #24]
 8004548:	f003 0301 	and.w	r3, r3, #1
 800454c:	2b00      	cmp	r3, #0
 800454e:	d011      	beq.n	8004574 <HAL_COMP_Init+0x280>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a1f      	ldr	r2, [pc, #124]	@ (80045d4 <HAL_COMP_Init+0x2e0>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d004      	beq.n	8004564 <HAL_COMP_Init+0x270>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a1e      	ldr	r2, [pc, #120]	@ (80045d8 <HAL_COMP_Init+0x2e4>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d103      	bne.n	800456c <HAL_COMP_Init+0x278>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8004564:	6938      	ldr	r0, [r7, #16]
 8004566:	f7ff fd87 	bl	8004078 <LL_EXTI_EnableIT_32_63>
 800456a:	e04b      	b.n	8004604 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 800456c:	6938      	ldr	r0, [r7, #16]
 800456e:	f7ff fd71 	bl	8004054 <LL_EXTI_EnableIT_0_31>
 8004572:	e047      	b.n	8004604 <HAL_COMP_Init+0x310>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a16      	ldr	r2, [pc, #88]	@ (80045d4 <HAL_COMP_Init+0x2e0>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d004      	beq.n	8004588 <HAL_COMP_Init+0x294>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a15      	ldr	r2, [pc, #84]	@ (80045d8 <HAL_COMP_Init+0x2e4>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d103      	bne.n	8004590 <HAL_COMP_Init+0x29c>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8004588:	6938      	ldr	r0, [r7, #16]
 800458a:	f7ff fd9b 	bl	80040c4 <LL_EXTI_DisableIT_32_63>
 800458e:	e039      	b.n	8004604 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8004590:	6938      	ldr	r0, [r7, #16]
 8004592:	f7ff fd83 	bl	800409c <LL_EXTI_DisableIT_0_31>
 8004596:	e035      	b.n	8004604 <HAL_COMP_Init+0x310>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a0d      	ldr	r2, [pc, #52]	@ (80045d4 <HAL_COMP_Init+0x2e0>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d004      	beq.n	80045ac <HAL_COMP_Init+0x2b8>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a0c      	ldr	r2, [pc, #48]	@ (80045d8 <HAL_COMP_Init+0x2e4>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d117      	bne.n	80045dc <HAL_COMP_Init+0x2e8>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 80045ac:	6938      	ldr	r0, [r7, #16]
 80045ae:	f7ff fdd5 	bl	800415c <LL_EXTI_DisableEvent_32_63>
 80045b2:	e016      	b.n	80045e2 <HAL_COMP_Init+0x2ee>
 80045b4:	ff007e0f 	.word	0xff007e0f
 80045b8:	20000000 	.word	0x20000000
 80045bc:	053e2d63 	.word	0x053e2d63
 80045c0:	40010200 	.word	0x40010200
 80045c4:	40010204 	.word	0x40010204
 80045c8:	40010208 	.word	0x40010208
 80045cc:	4001020c 	.word	0x4001020c
 80045d0:	40010210 	.word	0x40010210
 80045d4:	40010214 	.word	0x40010214
 80045d8:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 80045dc:	6938      	ldr	r0, [r7, #16]
 80045de:	f7ff fda9 	bl	8004134 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */

      /* Disable EXTI interrupt mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a0e      	ldr	r2, [pc, #56]	@ (8004620 <HAL_COMP_Init+0x32c>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d004      	beq.n	80045f6 <HAL_COMP_Init+0x302>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a0c      	ldr	r2, [pc, #48]	@ (8004624 <HAL_COMP_Init+0x330>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d103      	bne.n	80045fe <HAL_COMP_Init+0x30a>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 80045f6:	6938      	ldr	r0, [r7, #16]
 80045f8:	f7ff fd64 	bl	80040c4 <LL_EXTI_DisableIT_32_63>
 80045fc:	e002      	b.n	8004604 <HAL_COMP_Init+0x310>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 80045fe:	6938      	ldr	r0, [r7, #16]
 8004600:	f7ff fd4c 	bl	800409c <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	7f5b      	ldrb	r3, [r3, #29]
 8004608:	b2db      	uxtb	r3, r3
 800460a:	2b00      	cmp	r3, #0
 800460c:	d102      	bne.n	8004614 <HAL_COMP_Init+0x320>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2201      	movs	r2, #1
 8004612:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8004614:	7ffb      	ldrb	r3, [r7, #31]
}
 8004616:	4618      	mov	r0, r3
 8004618:	3720      	adds	r7, #32
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	40010214 	.word	0x40010214
 8004624:	40010218 	.word	0x40010218

08004628 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004628:	b480      	push	{r7}
 800462a:	b085      	sub	sp, #20
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f003 0307 	and.w	r3, r3, #7
 8004636:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004638:	4b0c      	ldr	r3, [pc, #48]	@ (800466c <__NVIC_SetPriorityGrouping+0x44>)
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004644:	4013      	ands	r3, r2
 8004646:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004650:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004654:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004658:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800465a:	4a04      	ldr	r2, [pc, #16]	@ (800466c <__NVIC_SetPriorityGrouping+0x44>)
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	60d3      	str	r3, [r2, #12]
}
 8004660:	bf00      	nop
 8004662:	3714      	adds	r7, #20
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr
 800466c:	e000ed00 	.word	0xe000ed00

08004670 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004670:	b480      	push	{r7}
 8004672:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004674:	4b04      	ldr	r3, [pc, #16]	@ (8004688 <__NVIC_GetPriorityGrouping+0x18>)
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	0a1b      	lsrs	r3, r3, #8
 800467a:	f003 0307 	and.w	r3, r3, #7
}
 800467e:	4618      	mov	r0, r3
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr
 8004688:	e000ed00 	.word	0xe000ed00

0800468c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	4603      	mov	r3, r0
 8004694:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800469a:	2b00      	cmp	r3, #0
 800469c:	db0b      	blt.n	80046b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800469e:	79fb      	ldrb	r3, [r7, #7]
 80046a0:	f003 021f 	and.w	r2, r3, #31
 80046a4:	4907      	ldr	r1, [pc, #28]	@ (80046c4 <__NVIC_EnableIRQ+0x38>)
 80046a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046aa:	095b      	lsrs	r3, r3, #5
 80046ac:	2001      	movs	r0, #1
 80046ae:	fa00 f202 	lsl.w	r2, r0, r2
 80046b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80046b6:	bf00      	nop
 80046b8:	370c      	adds	r7, #12
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
 80046c2:	bf00      	nop
 80046c4:	e000e100 	.word	0xe000e100

080046c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	4603      	mov	r3, r0
 80046d0:	6039      	str	r1, [r7, #0]
 80046d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	db0a      	blt.n	80046f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	b2da      	uxtb	r2, r3
 80046e0:	490c      	ldr	r1, [pc, #48]	@ (8004714 <__NVIC_SetPriority+0x4c>)
 80046e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046e6:	0112      	lsls	r2, r2, #4
 80046e8:	b2d2      	uxtb	r2, r2
 80046ea:	440b      	add	r3, r1
 80046ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046f0:	e00a      	b.n	8004708 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	b2da      	uxtb	r2, r3
 80046f6:	4908      	ldr	r1, [pc, #32]	@ (8004718 <__NVIC_SetPriority+0x50>)
 80046f8:	79fb      	ldrb	r3, [r7, #7]
 80046fa:	f003 030f 	and.w	r3, r3, #15
 80046fe:	3b04      	subs	r3, #4
 8004700:	0112      	lsls	r2, r2, #4
 8004702:	b2d2      	uxtb	r2, r2
 8004704:	440b      	add	r3, r1
 8004706:	761a      	strb	r2, [r3, #24]
}
 8004708:	bf00      	nop
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr
 8004714:	e000e100 	.word	0xe000e100
 8004718:	e000ed00 	.word	0xe000ed00

0800471c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800471c:	b480      	push	{r7}
 800471e:	b089      	sub	sp, #36	@ 0x24
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f003 0307 	and.w	r3, r3, #7
 800472e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004730:	69fb      	ldr	r3, [r7, #28]
 8004732:	f1c3 0307 	rsb	r3, r3, #7
 8004736:	2b04      	cmp	r3, #4
 8004738:	bf28      	it	cs
 800473a:	2304      	movcs	r3, #4
 800473c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	3304      	adds	r3, #4
 8004742:	2b06      	cmp	r3, #6
 8004744:	d902      	bls.n	800474c <NVIC_EncodePriority+0x30>
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	3b03      	subs	r3, #3
 800474a:	e000      	b.n	800474e <NVIC_EncodePriority+0x32>
 800474c:	2300      	movs	r3, #0
 800474e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004750:	f04f 32ff 	mov.w	r2, #4294967295
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	fa02 f303 	lsl.w	r3, r2, r3
 800475a:	43da      	mvns	r2, r3
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	401a      	ands	r2, r3
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004764:	f04f 31ff 	mov.w	r1, #4294967295
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	fa01 f303 	lsl.w	r3, r1, r3
 800476e:	43d9      	mvns	r1, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004774:	4313      	orrs	r3, r2
         );
}
 8004776:	4618      	mov	r0, r3
 8004778:	3724      	adds	r7, #36	@ 0x24
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
	...

08004784 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b082      	sub	sp, #8
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	3b01      	subs	r3, #1
 8004790:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004794:	d301      	bcc.n	800479a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004796:	2301      	movs	r3, #1
 8004798:	e00f      	b.n	80047ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800479a:	4a0a      	ldr	r2, [pc, #40]	@ (80047c4 <SysTick_Config+0x40>)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	3b01      	subs	r3, #1
 80047a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80047a2:	210f      	movs	r1, #15
 80047a4:	f04f 30ff 	mov.w	r0, #4294967295
 80047a8:	f7ff ff8e 	bl	80046c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047ac:	4b05      	ldr	r3, [pc, #20]	@ (80047c4 <SysTick_Config+0x40>)
 80047ae:	2200      	movs	r2, #0
 80047b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80047b2:	4b04      	ldr	r3, [pc, #16]	@ (80047c4 <SysTick_Config+0x40>)
 80047b4:	2207      	movs	r2, #7
 80047b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80047b8:	2300      	movs	r3, #0
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3708      	adds	r7, #8
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	e000e010 	.word	0xe000e010

080047c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b082      	sub	sp, #8
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	f7ff ff29 	bl	8004628 <__NVIC_SetPriorityGrouping>
}
 80047d6:	bf00      	nop
 80047d8:	3708      	adds	r7, #8
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}

080047de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80047de:	b580      	push	{r7, lr}
 80047e0:	b086      	sub	sp, #24
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	4603      	mov	r3, r0
 80047e6:	60b9      	str	r1, [r7, #8]
 80047e8:	607a      	str	r2, [r7, #4]
 80047ea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80047ec:	f7ff ff40 	bl	8004670 <__NVIC_GetPriorityGrouping>
 80047f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	68b9      	ldr	r1, [r7, #8]
 80047f6:	6978      	ldr	r0, [r7, #20]
 80047f8:	f7ff ff90 	bl	800471c <NVIC_EncodePriority>
 80047fc:	4602      	mov	r2, r0
 80047fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004802:	4611      	mov	r1, r2
 8004804:	4618      	mov	r0, r3
 8004806:	f7ff ff5f 	bl	80046c8 <__NVIC_SetPriority>
}
 800480a:	bf00      	nop
 800480c:	3718      	adds	r7, #24
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}

08004812 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004812:	b580      	push	{r7, lr}
 8004814:	b082      	sub	sp, #8
 8004816:	af00      	add	r7, sp, #0
 8004818:	4603      	mov	r3, r0
 800481a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800481c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004820:	4618      	mov	r0, r3
 8004822:	f7ff ff33 	bl	800468c <__NVIC_EnableIRQ>
}
 8004826:	bf00      	nop
 8004828:	3708      	adds	r7, #8
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}

0800482e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800482e:	b580      	push	{r7, lr}
 8004830:	b082      	sub	sp, #8
 8004832:	af00      	add	r7, sp, #0
 8004834:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f7ff ffa4 	bl	8004784 <SysTick_Config>
 800483c:	4603      	mov	r3, r0
}
 800483e:	4618      	mov	r0, r3
 8004840:	3708      	adds	r7, #8
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}

08004846 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004846:	b580      	push	{r7, lr}
 8004848:	b082      	sub	sp, #8
 800484a:	af00      	add	r7, sp, #0
 800484c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d101      	bne.n	8004858 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	e014      	b.n	8004882 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	791b      	ldrb	r3, [r3, #4]
 800485c:	b2db      	uxtb	r3, r3
 800485e:	2b00      	cmp	r3, #0
 8004860:	d105      	bne.n	800486e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f7fd f8f3 	bl	8001a54 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2202      	movs	r2, #2
 8004872:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2201      	movs	r2, #1
 800487e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004880:	2300      	movs	r3, #0
}
 8004882:	4618      	mov	r0, r3
 8004884:	3708      	adds	r7, #8
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
	...

0800488c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b08a      	sub	sp, #40	@ 0x28
 8004890:	af00      	add	r7, sp, #0
 8004892:	60f8      	str	r0, [r7, #12]
 8004894:	60b9      	str	r1, [r7, #8]
 8004896:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004898:	2300      	movs	r3, #0
 800489a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d002      	beq.n	80048a8 <HAL_DAC_ConfigChannel+0x1c>
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d101      	bne.n	80048ac <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e1a1      	b.n	8004bf0 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	795b      	ldrb	r3, [r3, #5]
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d101      	bne.n	80048be <HAL_DAC_ConfigChannel+0x32>
 80048ba:	2302      	movs	r3, #2
 80048bc:	e198      	b.n	8004bf0 <HAL_DAC_ConfigChannel+0x364>
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2201      	movs	r2, #1
 80048c2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2202      	movs	r2, #2
 80048c8:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	2b04      	cmp	r3, #4
 80048d0:	d17a      	bne.n	80049c8 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80048d2:	f7fd fbd5 	bl	8002080 <HAL_GetTick>
 80048d6:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d13d      	bne.n	800495a <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80048de:	e018      	b.n	8004912 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80048e0:	f7fd fbce 	bl	8002080 <HAL_GetTick>
 80048e4:	4602      	mov	r2, r0
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d911      	bls.n	8004912 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00a      	beq.n	8004912 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	691b      	ldr	r3, [r3, #16]
 8004900:	f043 0208 	orr.w	r2, r3, #8
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2203      	movs	r2, #3
 800490c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800490e:	2303      	movs	r3, #3
 8004910:	e16e      	b.n	8004bf0 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004918:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800491c:	2b00      	cmp	r3, #0
 800491e:	d1df      	bne.n	80048e0 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	68ba      	ldr	r2, [r7, #8]
 8004926:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004928:	641a      	str	r2, [r3, #64]	@ 0x40
 800492a:	e020      	b.n	800496e <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800492c:	f7fd fba8 	bl	8002080 <HAL_GetTick>
 8004930:	4602      	mov	r2, r0
 8004932:	69bb      	ldr	r3, [r7, #24]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	2b01      	cmp	r3, #1
 8004938:	d90f      	bls.n	800495a <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004940:	2b00      	cmp	r3, #0
 8004942:	da0a      	bge.n	800495a <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	691b      	ldr	r3, [r3, #16]
 8004948:	f043 0208 	orr.w	r2, r3, #8
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2203      	movs	r2, #3
 8004954:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e14a      	b.n	8004bf0 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004960:	2b00      	cmp	r3, #0
 8004962:	dbe3      	blt.n	800492c <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	68ba      	ldr	r2, [r7, #8]
 800496a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800496c:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f003 0310 	and.w	r3, r3, #16
 800497a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800497e:	fa01 f303 	lsl.w	r3, r1, r3
 8004982:	43db      	mvns	r3, r3
 8004984:	ea02 0103 	and.w	r1, r2, r3
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f003 0310 	and.w	r3, r3, #16
 8004992:	409a      	lsls	r2, r3
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	430a      	orrs	r2, r1
 800499a:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	f003 0310 	and.w	r3, r3, #16
 80049a8:	21ff      	movs	r1, #255	@ 0xff
 80049aa:	fa01 f303 	lsl.w	r3, r1, r3
 80049ae:	43db      	mvns	r3, r3
 80049b0:	ea02 0103 	and.w	r1, r2, r3
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	f003 0310 	and.w	r3, r3, #16
 80049be:	409a      	lsls	r2, r3
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	430a      	orrs	r2, r1
 80049c6:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	69db      	ldr	r3, [r3, #28]
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d11d      	bne.n	8004a0c <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049d6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f003 0310 	and.w	r3, r3, #16
 80049de:	221f      	movs	r2, #31
 80049e0:	fa02 f303 	lsl.w	r3, r2, r3
 80049e4:	43db      	mvns	r3, r3
 80049e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049e8:	4013      	ands	r3, r2
 80049ea:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	6a1b      	ldr	r3, [r3, #32]
 80049f0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f003 0310 	and.w	r3, r3, #16
 80049f8:	697a      	ldr	r2, [r7, #20]
 80049fa:	fa02 f303 	lsl.w	r3, r2, r3
 80049fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a00:	4313      	orrs	r3, r2
 8004a02:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a0a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a12:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f003 0310 	and.w	r3, r3, #16
 8004a1a:	2207      	movs	r2, #7
 8004a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a20:	43db      	mvns	r3, r3
 8004a22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a24:	4013      	ands	r3, r2
 8004a26:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	699b      	ldr	r3, [r3, #24]
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d102      	bne.n	8004a36 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8004a30:	2300      	movs	r3, #0
 8004a32:	623b      	str	r3, [r7, #32]
 8004a34:	e00f      	b.n	8004a56 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	699b      	ldr	r3, [r3, #24]
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d102      	bne.n	8004a44 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	623b      	str	r3, [r7, #32]
 8004a42:	e008      	b.n	8004a56 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	695b      	ldr	r3, [r3, #20]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d102      	bne.n	8004a52 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	623b      	str	r3, [r7, #32]
 8004a50:	e001      	b.n	8004a56 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8004a52:	2300      	movs	r3, #0
 8004a54:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	689a      	ldr	r2, [r3, #8]
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	695b      	ldr	r3, [r3, #20]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	6a3a      	ldr	r2, [r7, #32]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f003 0310 	and.w	r3, r3, #16
 8004a6c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004a70:	fa02 f303 	lsl.w	r3, r2, r3
 8004a74:	43db      	mvns	r3, r3
 8004a76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a78:	4013      	ands	r3, r2
 8004a7a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	791b      	ldrb	r3, [r3, #4]
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d102      	bne.n	8004a8a <HAL_DAC_ConfigChannel+0x1fe>
 8004a84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004a88:	e000      	b.n	8004a8c <HAL_DAC_ConfigChannel+0x200>
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	697a      	ldr	r2, [r7, #20]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f003 0310 	and.w	r3, r3, #16
 8004a98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa0:	43db      	mvns	r3, r3
 8004aa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	795b      	ldrb	r3, [r3, #5]
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d102      	bne.n	8004ab6 <HAL_DAC_ConfigChannel+0x22a>
 8004ab0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004ab4:	e000      	b.n	8004ab8 <HAL_DAC_ConfigChannel+0x22c>
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	697a      	ldr	r2, [r7, #20]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8004abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004ac4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d114      	bne.n	8004af8 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8004ace:	f003 fe27 	bl	8008720 <HAL_RCC_GetHCLKFreq>
 8004ad2:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	4a48      	ldr	r2, [pc, #288]	@ (8004bf8 <HAL_DAC_ConfigChannel+0x36c>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d904      	bls.n	8004ae6 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8004adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ade:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ae2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ae4:	e00f      	b.n	8004b06 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	4a44      	ldr	r2, [pc, #272]	@ (8004bfc <HAL_DAC_ConfigChannel+0x370>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d90a      	bls.n	8004b04 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8004aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004af4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004af6:	e006      	b.n	8004b06 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004afe:	4313      	orrs	r3, r2
 8004b00:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b02:	e000      	b.n	8004b06 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8004b04:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f003 0310 	and.w	r3, r3, #16
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b14:	4313      	orrs	r3, r2
 8004b16:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b1e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	6819      	ldr	r1, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f003 0310 	and.w	r3, r3, #16
 8004b2c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004b30:	fa02 f303 	lsl.w	r3, r2, r3
 8004b34:	43da      	mvns	r2, r3
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	400a      	ands	r2, r1
 8004b3c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f003 0310 	and.w	r3, r3, #16
 8004b4c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004b50:	fa02 f303 	lsl.w	r3, r2, r3
 8004b54:	43db      	mvns	r3, r3
 8004b56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b58:	4013      	ands	r3, r2
 8004b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f003 0310 	and.w	r3, r3, #16
 8004b68:	697a      	ldr	r2, [r7, #20]
 8004b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b70:	4313      	orrs	r3, r2
 8004b72:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b7a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	6819      	ldr	r1, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f003 0310 	and.w	r3, r3, #16
 8004b88:	22c0      	movs	r2, #192	@ 0xc0
 8004b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8e:	43da      	mvns	r2, r3
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	400a      	ands	r2, r1
 8004b96:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	089b      	lsrs	r3, r3, #2
 8004b9e:	f003 030f 	and.w	r3, r3, #15
 8004ba2:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	691b      	ldr	r3, [r3, #16]
 8004ba8:	089b      	lsrs	r3, r3, #2
 8004baa:	021b      	lsls	r3, r3, #8
 8004bac:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004bb0:	697a      	ldr	r2, [r7, #20]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f003 0310 	and.w	r3, r3, #16
 8004bc2:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8004bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8004bca:	43db      	mvns	r3, r3
 8004bcc:	ea02 0103 	and.w	r1, r2, r3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f003 0310 	and.w	r3, r3, #16
 8004bd6:	697a      	ldr	r2, [r7, #20]
 8004bd8:	409a      	lsls	r2, r3
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	430a      	orrs	r2, r1
 8004be0:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2201      	movs	r2, #1
 8004be6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2200      	movs	r2, #0
 8004bec:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8004bee:	7ffb      	ldrb	r3, [r7, #31]
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3728      	adds	r7, #40	@ 0x28
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	09896800 	.word	0x09896800
 8004bfc:	04c4b400 	.word	0x04c4b400

08004c00 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b085      	sub	sp, #20
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	d005      	beq.n	8004c24 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2204      	movs	r2, #4
 8004c1c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	73fb      	strb	r3, [r7, #15]
 8004c22:	e037      	b.n	8004c94 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f022 020e 	bic.w	r2, r2, #14
 8004c32:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c3e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004c42:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f022 0201 	bic.w	r2, r2, #1
 8004c52:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c58:	f003 021f 	and.w	r2, r3, #31
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c60:	2101      	movs	r1, #1
 8004c62:	fa01 f202 	lsl.w	r2, r1, r2
 8004c66:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c6c:	687a      	ldr	r2, [r7, #4]
 8004c6e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004c70:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00c      	beq.n	8004c94 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c84:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004c88:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004c92:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8004ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3714      	adds	r7, #20
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr

08004cb2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004cb2:	b580      	push	{r7, lr}
 8004cb4:	b084      	sub	sp, #16
 8004cb6:	af00      	add	r7, sp, #0
 8004cb8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	2b02      	cmp	r3, #2
 8004cc8:	d00d      	beq.n	8004ce6 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2204      	movs	r2, #4
 8004cce:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	73fb      	strb	r3, [r7, #15]
 8004ce4:	e047      	b.n	8004d76 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f022 020e 	bic.w	r2, r2, #14
 8004cf4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f022 0201 	bic.w	r2, r2, #1
 8004d04:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d10:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d14:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d1a:	f003 021f 	and.w	r2, r3, #31
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d22:	2101      	movs	r1, #1
 8004d24:	fa01 f202 	lsl.w	r2, r1, r2
 8004d28:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d2e:	687a      	ldr	r2, [r7, #4]
 8004d30:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004d32:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d00c      	beq.n	8004d56 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d46:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d4a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004d54:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d003      	beq.n	8004d76 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	4798      	blx	r3
    }
  }
  return status;
 8004d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3710      	adds	r7, #16
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b087      	sub	sp, #28
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004d8e:	e15a      	b.n	8005046 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	2101      	movs	r1, #1
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	fa01 f303 	lsl.w	r3, r1, r3
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	f000 814c 	beq.w	8005040 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	f003 0303 	and.w	r3, r3, #3
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d005      	beq.n	8004dc0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d130      	bne.n	8004e22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	005b      	lsls	r3, r3, #1
 8004dca:	2203      	movs	r2, #3
 8004dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd0:	43db      	mvns	r3, r3
 8004dd2:	693a      	ldr	r2, [r7, #16]
 8004dd4:	4013      	ands	r3, r2
 8004dd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	68da      	ldr	r2, [r3, #12]
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	005b      	lsls	r3, r3, #1
 8004de0:	fa02 f303 	lsl.w	r3, r2, r3
 8004de4:	693a      	ldr	r2, [r7, #16]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	693a      	ldr	r2, [r7, #16]
 8004dee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004df6:	2201      	movs	r2, #1
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfe:	43db      	mvns	r3, r3
 8004e00:	693a      	ldr	r2, [r7, #16]
 8004e02:	4013      	ands	r3, r2
 8004e04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	091b      	lsrs	r3, r3, #4
 8004e0c:	f003 0201 	and.w	r2, r3, #1
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	fa02 f303 	lsl.w	r3, r2, r3
 8004e16:	693a      	ldr	r2, [r7, #16]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	693a      	ldr	r2, [r7, #16]
 8004e20:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	f003 0303 	and.w	r3, r3, #3
 8004e2a:	2b03      	cmp	r3, #3
 8004e2c:	d017      	beq.n	8004e5e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	005b      	lsls	r3, r3, #1
 8004e38:	2203      	movs	r2, #3
 8004e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3e:	43db      	mvns	r3, r3
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	4013      	ands	r3, r2
 8004e44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	689a      	ldr	r2, [r3, #8]
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	005b      	lsls	r3, r3, #1
 8004e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e52:	693a      	ldr	r2, [r7, #16]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	693a      	ldr	r2, [r7, #16]
 8004e5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	f003 0303 	and.w	r3, r3, #3
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d123      	bne.n	8004eb2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	08da      	lsrs	r2, r3, #3
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	3208      	adds	r2, #8
 8004e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e76:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	f003 0307 	and.w	r3, r3, #7
 8004e7e:	009b      	lsls	r3, r3, #2
 8004e80:	220f      	movs	r2, #15
 8004e82:	fa02 f303 	lsl.w	r3, r2, r3
 8004e86:	43db      	mvns	r3, r3
 8004e88:	693a      	ldr	r2, [r7, #16]
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	691a      	ldr	r2, [r3, #16]
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	f003 0307 	and.w	r3, r3, #7
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e9e:	693a      	ldr	r2, [r7, #16]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	08da      	lsrs	r2, r3, #3
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	3208      	adds	r2, #8
 8004eac:	6939      	ldr	r1, [r7, #16]
 8004eae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	005b      	lsls	r3, r3, #1
 8004ebc:	2203      	movs	r2, #3
 8004ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec2:	43db      	mvns	r3, r3
 8004ec4:	693a      	ldr	r2, [r7, #16]
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	f003 0203 	and.w	r2, r3, #3
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	005b      	lsls	r3, r3, #1
 8004ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8004eda:	693a      	ldr	r2, [r7, #16]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	693a      	ldr	r2, [r7, #16]
 8004ee4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	f000 80a6 	beq.w	8005040 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ef4:	4b5b      	ldr	r3, [pc, #364]	@ (8005064 <HAL_GPIO_Init+0x2e4>)
 8004ef6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ef8:	4a5a      	ldr	r2, [pc, #360]	@ (8005064 <HAL_GPIO_Init+0x2e4>)
 8004efa:	f043 0301 	orr.w	r3, r3, #1
 8004efe:	6613      	str	r3, [r2, #96]	@ 0x60
 8004f00:	4b58      	ldr	r3, [pc, #352]	@ (8005064 <HAL_GPIO_Init+0x2e4>)
 8004f02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f04:	f003 0301 	and.w	r3, r3, #1
 8004f08:	60bb      	str	r3, [r7, #8]
 8004f0a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f0c:	4a56      	ldr	r2, [pc, #344]	@ (8005068 <HAL_GPIO_Init+0x2e8>)
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	089b      	lsrs	r3, r3, #2
 8004f12:	3302      	adds	r3, #2
 8004f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f18:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	f003 0303 	and.w	r3, r3, #3
 8004f20:	009b      	lsls	r3, r3, #2
 8004f22:	220f      	movs	r2, #15
 8004f24:	fa02 f303 	lsl.w	r3, r2, r3
 8004f28:	43db      	mvns	r3, r3
 8004f2a:	693a      	ldr	r2, [r7, #16]
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004f36:	d01f      	beq.n	8004f78 <HAL_GPIO_Init+0x1f8>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4a4c      	ldr	r2, [pc, #304]	@ (800506c <HAL_GPIO_Init+0x2ec>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d019      	beq.n	8004f74 <HAL_GPIO_Init+0x1f4>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	4a4b      	ldr	r2, [pc, #300]	@ (8005070 <HAL_GPIO_Init+0x2f0>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d013      	beq.n	8004f70 <HAL_GPIO_Init+0x1f0>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	4a4a      	ldr	r2, [pc, #296]	@ (8005074 <HAL_GPIO_Init+0x2f4>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d00d      	beq.n	8004f6c <HAL_GPIO_Init+0x1ec>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	4a49      	ldr	r2, [pc, #292]	@ (8005078 <HAL_GPIO_Init+0x2f8>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d007      	beq.n	8004f68 <HAL_GPIO_Init+0x1e8>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	4a48      	ldr	r2, [pc, #288]	@ (800507c <HAL_GPIO_Init+0x2fc>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d101      	bne.n	8004f64 <HAL_GPIO_Init+0x1e4>
 8004f60:	2305      	movs	r3, #5
 8004f62:	e00a      	b.n	8004f7a <HAL_GPIO_Init+0x1fa>
 8004f64:	2306      	movs	r3, #6
 8004f66:	e008      	b.n	8004f7a <HAL_GPIO_Init+0x1fa>
 8004f68:	2304      	movs	r3, #4
 8004f6a:	e006      	b.n	8004f7a <HAL_GPIO_Init+0x1fa>
 8004f6c:	2303      	movs	r3, #3
 8004f6e:	e004      	b.n	8004f7a <HAL_GPIO_Init+0x1fa>
 8004f70:	2302      	movs	r3, #2
 8004f72:	e002      	b.n	8004f7a <HAL_GPIO_Init+0x1fa>
 8004f74:	2301      	movs	r3, #1
 8004f76:	e000      	b.n	8004f7a <HAL_GPIO_Init+0x1fa>
 8004f78:	2300      	movs	r3, #0
 8004f7a:	697a      	ldr	r2, [r7, #20]
 8004f7c:	f002 0203 	and.w	r2, r2, #3
 8004f80:	0092      	lsls	r2, r2, #2
 8004f82:	4093      	lsls	r3, r2
 8004f84:	693a      	ldr	r2, [r7, #16]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004f8a:	4937      	ldr	r1, [pc, #220]	@ (8005068 <HAL_GPIO_Init+0x2e8>)
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	089b      	lsrs	r3, r3, #2
 8004f90:	3302      	adds	r3, #2
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004f98:	4b39      	ldr	r3, [pc, #228]	@ (8005080 <HAL_GPIO_Init+0x300>)
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	43db      	mvns	r3, r3
 8004fa2:	693a      	ldr	r2, [r7, #16]
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d003      	beq.n	8004fbc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004fb4:	693a      	ldr	r2, [r7, #16]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004fbc:	4a30      	ldr	r2, [pc, #192]	@ (8005080 <HAL_GPIO_Init+0x300>)
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004fc2:	4b2f      	ldr	r3, [pc, #188]	@ (8005080 <HAL_GPIO_Init+0x300>)
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	43db      	mvns	r3, r3
 8004fcc:	693a      	ldr	r2, [r7, #16]
 8004fce:	4013      	ands	r3, r2
 8004fd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d003      	beq.n	8004fe6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004fde:	693a      	ldr	r2, [r7, #16]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004fe6:	4a26      	ldr	r2, [pc, #152]	@ (8005080 <HAL_GPIO_Init+0x300>)
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004fec:	4b24      	ldr	r3, [pc, #144]	@ (8005080 <HAL_GPIO_Init+0x300>)
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	43db      	mvns	r3, r3
 8004ff6:	693a      	ldr	r2, [r7, #16]
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005004:	2b00      	cmp	r3, #0
 8005006:	d003      	beq.n	8005010 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005008:	693a      	ldr	r2, [r7, #16]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	4313      	orrs	r3, r2
 800500e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005010:	4a1b      	ldr	r2, [pc, #108]	@ (8005080 <HAL_GPIO_Init+0x300>)
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005016:	4b1a      	ldr	r3, [pc, #104]	@ (8005080 <HAL_GPIO_Init+0x300>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	43db      	mvns	r3, r3
 8005020:	693a      	ldr	r2, [r7, #16]
 8005022:	4013      	ands	r3, r2
 8005024:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800502e:	2b00      	cmp	r3, #0
 8005030:	d003      	beq.n	800503a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005032:	693a      	ldr	r2, [r7, #16]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	4313      	orrs	r3, r2
 8005038:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800503a:	4a11      	ldr	r2, [pc, #68]	@ (8005080 <HAL_GPIO_Init+0x300>)
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	3301      	adds	r3, #1
 8005044:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	fa22 f303 	lsr.w	r3, r2, r3
 8005050:	2b00      	cmp	r3, #0
 8005052:	f47f ae9d 	bne.w	8004d90 <HAL_GPIO_Init+0x10>
  }
}
 8005056:	bf00      	nop
 8005058:	bf00      	nop
 800505a:	371c      	adds	r7, #28
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr
 8005064:	40021000 	.word	0x40021000
 8005068:	40010000 	.word	0x40010000
 800506c:	48000400 	.word	0x48000400
 8005070:	48000800 	.word	0x48000800
 8005074:	48000c00 	.word	0x48000c00
 8005078:	48001000 	.word	0x48001000
 800507c:	48001400 	.word	0x48001400
 8005080:	40010400 	.word	0x40010400

08005084 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005084:	b480      	push	{r7}
 8005086:	b085      	sub	sp, #20
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
 800508c:	460b      	mov	r3, r1
 800508e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	691a      	ldr	r2, [r3, #16]
 8005094:	887b      	ldrh	r3, [r7, #2]
 8005096:	4013      	ands	r3, r2
 8005098:	2b00      	cmp	r3, #0
 800509a:	d002      	beq.n	80050a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800509c:	2301      	movs	r3, #1
 800509e:	73fb      	strb	r3, [r7, #15]
 80050a0:	e001      	b.n	80050a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80050a2:	2300      	movs	r3, #0
 80050a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80050a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	3714      	adds	r7, #20
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
 80050bc:	460b      	mov	r3, r1
 80050be:	807b      	strh	r3, [r7, #2]
 80050c0:	4613      	mov	r3, r2
 80050c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80050c4:	787b      	ldrb	r3, [r7, #1]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d003      	beq.n	80050d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80050ca:	887a      	ldrh	r2, [r7, #2]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80050d0:	e002      	b.n	80050d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80050d2:	887a      	ldrh	r2, [r7, #2]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80050d8:	bf00      	nop
 80050da:	370c      	adds	r7, #12
 80050dc:	46bd      	mov	sp, r7
 80050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e2:	4770      	bx	lr

080050e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b082      	sub	sp, #8
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	4603      	mov	r3, r0
 80050ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80050ee:	4b08      	ldr	r3, [pc, #32]	@ (8005110 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80050f0:	695a      	ldr	r2, [r3, #20]
 80050f2:	88fb      	ldrh	r3, [r7, #6]
 80050f4:	4013      	ands	r3, r2
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d006      	beq.n	8005108 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80050fa:	4a05      	ldr	r2, [pc, #20]	@ (8005110 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80050fc:	88fb      	ldrh	r3, [r7, #6]
 80050fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005100:	88fb      	ldrh	r3, [r7, #6]
 8005102:	4618      	mov	r0, r3
 8005104:	f000 f806 	bl	8005114 <HAL_GPIO_EXTI_Callback>
  }
}
 8005108:	bf00      	nop
 800510a:	3708      	adds	r7, #8
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	40010400 	.word	0x40010400

08005114 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	4603      	mov	r3, r0
 800511c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800511e:	bf00      	nop
 8005120:	370c      	adds	r7, #12
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr
	...

0800512c <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef *hhrtim)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b086      	sub	sp, #24
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if (hhrtim == NULL)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d101      	bne.n	800513e <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e0be      	b.n	80052bc <HAL_HRTIM_Init+0x190>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2202      	movs	r2, #2
 8005142:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2200      	movs	r2, #0
 8005172:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
  hhrtim->hdmaTimerF = (DMA_HandleTypeDef *)NULL;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	2b00      	cmp	r3, #0
 8005188:	d02e      	beq.n	80051e8 <HAL_HRTIM_Init+0xbc>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a4d      	ldr	r2, [pc, #308]	@ (80052c4 <HAL_HRTIM_Init+0x198>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d10b      	bne.n	80051ac <HAL_HRTIM_Init+0x80>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8005194:	4b4c      	ldr	r3, [pc, #304]	@ (80052c8 <HAL_HRTIM_Init+0x19c>)
 8005196:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005198:	4a4b      	ldr	r2, [pc, #300]	@ (80052c8 <HAL_HRTIM_Init+0x19c>)
 800519a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800519e:	6613      	str	r3, [r2, #96]	@ 0x60
 80051a0:	4b49      	ldr	r3, [pc, #292]	@ (80052c8 <HAL_HRTIM_Init+0x19c>)
 80051a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80051a8:	60fb      	str	r3, [r7, #12]
 80051aa:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80051ba:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	691b      	ldr	r3, [r3, #16]
 80051c0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80051c4:	693a      	ldr	r2, [r7, #16]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80051d0:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	695b      	ldr	r3, [r3, #20]
 80051d6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80051da:	693a      	ldr	r2, [r7, #16]
 80051dc:	4313      	orrs	r3, r2
 80051de:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	693a      	ldr	r2, [r7, #16]
 80051e6:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f7fc fc7b 	bl	8001ae4 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	f003 0302 	and.w	r3, r3, #2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d012      	beq.n	8005220 <HAL_HRTIM_Init+0xf4>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005208:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005212:	693a      	ldr	r2, [r7, #16]
 8005214:	4313      	orrs	r3, r2
 8005216:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	693a      	ldr	r2, [r7, #16]
 800521e:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8005230:	2300      	movs	r3, #0
 8005232:	75fb      	strb	r3, [r7, #23]
 8005234:	e03e      	b.n	80052b4 <HAL_HRTIM_Init+0x188>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8005236:	7dfa      	ldrb	r2, [r7, #23]
 8005238:	6879      	ldr	r1, [r7, #4]
 800523a:	4613      	mov	r3, r2
 800523c:	00db      	lsls	r3, r3, #3
 800523e:	1a9b      	subs	r3, r3, r2
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	440b      	add	r3, r1
 8005244:	3318      	adds	r3, #24
 8005246:	2200      	movs	r2, #0
 8005248:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 800524a:	7dfa      	ldrb	r2, [r7, #23]
 800524c:	6879      	ldr	r1, [r7, #4]
 800524e:	4613      	mov	r3, r2
 8005250:	00db      	lsls	r3, r3, #3
 8005252:	1a9b      	subs	r3, r3, r2
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	440b      	add	r3, r1
 8005258:	331c      	adds	r3, #28
 800525a:	2200      	movs	r2, #0
 800525c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 800525e:	7dfa      	ldrb	r2, [r7, #23]
 8005260:	6879      	ldr	r1, [r7, #4]
 8005262:	4613      	mov	r3, r2
 8005264:	00db      	lsls	r3, r3, #3
 8005266:	1a9b      	subs	r3, r3, r2
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	440b      	add	r3, r1
 800526c:	3320      	adds	r3, #32
 800526e:	2200      	movs	r2, #0
 8005270:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 8005272:	7dfa      	ldrb	r2, [r7, #23]
 8005274:	6879      	ldr	r1, [r7, #4]
 8005276:	4613      	mov	r3, r2
 8005278:	00db      	lsls	r3, r3, #3
 800527a:	1a9b      	subs	r3, r3, r2
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	440b      	add	r3, r1
 8005280:	3324      	adds	r3, #36	@ 0x24
 8005282:	2200      	movs	r2, #0
 8005284:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8005286:	7dfa      	ldrb	r2, [r7, #23]
 8005288:	6879      	ldr	r1, [r7, #4]
 800528a:	4613      	mov	r3, r2
 800528c:	00db      	lsls	r3, r3, #3
 800528e:	1a9b      	subs	r3, r3, r2
 8005290:	009b      	lsls	r3, r3, #2
 8005292:	440b      	add	r3, r1
 8005294:	3328      	adds	r3, #40	@ 0x28
 8005296:	2200      	movs	r2, #0
 8005298:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 800529a:	7dfa      	ldrb	r2, [r7, #23]
 800529c:	6879      	ldr	r1, [r7, #4]
 800529e:	4613      	mov	r3, r2
 80052a0:	00db      	lsls	r3, r3, #3
 80052a2:	1a9b      	subs	r3, r3, r2
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	440b      	add	r3, r1
 80052a8:	3330      	adds	r3, #48	@ 0x30
 80052aa:	2200      	movs	r2, #0
 80052ac:	601a      	str	r2, [r3, #0]
       timer_idx++)
 80052ae:	7dfb      	ldrb	r3, [r7, #23]
 80052b0:	3301      	adds	r3, #1
 80052b2:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 80052b4:	7dfb      	ldrb	r3, [r7, #23]
 80052b6:	2b06      	cmp	r3, #6
 80052b8:	d9bd      	bls.n	8005236 <HAL_HRTIM_Init+0x10a>
  }

  return HAL_OK;
 80052ba:	2300      	movs	r3, #0
}
 80052bc:	4618      	mov	r0, r3
 80052be:	3718      	adds	r7, #24
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}
 80052c4:	40016800 	.word	0x40016800
 80052c8:	40021000 	.word	0x40021000

080052cc <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t CalibrationRate)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d101      	bne.n	80052e4 <HAL_HRTIM_DLLCalibrationStart+0x18>
 80052e0:	2302      	movs	r3, #2
 80052e2:	e045      	b.n	8005370 <HAL_HRTIM_DLLCalibrationStart+0xa4>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2202      	movs	r2, #2
 80052f0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052fa:	d114      	bne.n	8005326 <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f022 0202 	bic.w	r2, r2, #2
 800530c:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f042 0201 	orr.w	r2, r2, #1
 8005320:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 8005324:	e01f      	b.n	8005366 <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f042 0202 	orr.w	r2, r2, #2
 8005336:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 8005342:	f023 010c 	bic.w	r1, r3, #12
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	683a      	ldr	r2, [r7, #0]
 800534c:	430a      	orrs	r2, r1
 800534e:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f042 0201 	orr.w	r2, r2, #1
 8005362:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 800536e:	2300      	movs	r3, #0
}
 8005370:	4618      	mov	r0, r3
 8005372:	370c      	adds	r7, #12
 8005374:	46bd      	mov	sp, r7
 8005376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537a:	4770      	bx	lr

0800537c <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t Timeout)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b084      	sub	sp, #16
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 8005386:	f7fc fe7b 	bl	8002080 <HAL_GetTick>
 800538a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 800538c:	e014      	b.n	80053b8 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005394:	d010      	beq.n	80053b8 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005396:	f7fc fe73 	bl	8002080 <HAL_GetTick>
 800539a:	4602      	mov	r2, r0
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	1ad3      	subs	r3, r2, r3
 80053a0:	683a      	ldr	r2, [r7, #0]
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d302      	bcc.n	80053ac <HAL_HRTIM_PollForDLLCalibration+0x30>
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d105      	bne.n	80053b8 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2207      	movs	r2, #7
 80053b0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
        return HAL_TIMEOUT;
 80053b4:	2303      	movs	r3, #3
 80053b6:	e011      	b.n	80053dc <HAL_HRTIM_PollForDLLCalibration+0x60>
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 80053c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053c8:	d1e1      	bne.n	800538e <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2201      	movs	r2, #1
 80053ce:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80053da:	2300      	movs	r3, #0
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3710      	adds	r7, #16
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}

080053e4 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b084      	sub	sp, #16
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	60f8      	str	r0, [r7, #12]
 80053ec:	60b9      	str	r1, [r7, #8]
 80053ee:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	2b02      	cmp	r3, #2
 80053fa:	d101      	bne.n	8005400 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
    return HAL_BUSY;
 80053fc:	2302      	movs	r3, #2
 80053fe:	e015      	b.n	800542c <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2202      	movs	r2, #2
 8005404:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	2b06      	cmp	r3, #6
 800540c:	d104      	bne.n	8005418 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 800540e:	6879      	ldr	r1, [r7, #4]
 8005410:	68f8      	ldr	r0, [r7, #12]
 8005412:	f000 fa19 	bl	8005848 <HRTIM_MasterBase_Config>
 8005416:	e004      	b.n	8005422 <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	68b9      	ldr	r1, [r7, #8]
 800541c:	68f8      	ldr	r0, [r7, #12]
 800541e:	f000 fa42 	bl	80058a6 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2201      	movs	r2, #1
 8005426:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 800542a:	2300      	movs	r3, #0
}
 800542c:	4618      	mov	r0, r3
 800542e:	3710      	adds	r7, #16
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}

08005434 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	60f8      	str	r0, [r7, #12]
 800543c:	60b9      	str	r1, [r7, #8]
 800543e:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8005446:	b2db      	uxtb	r3, r3
 8005448:	2b02      	cmp	r3, #2
 800544a:	d101      	bne.n	8005450 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
    return HAL_BUSY;
 800544c:	2302      	movs	r3, #2
 800544e:	e07a      	b.n	8005546 <HAL_HRTIM_WaveformTimerConfig+0x112>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8005456:	2b01      	cmp	r3, #1
 8005458:	d101      	bne.n	800545e <HAL_HRTIM_WaveformTimerConfig+0x2a>
 800545a:	2302      	movs	r3, #2
 800545c:	e073      	b.n	8005546 <HAL_HRTIM_WaveformTimerConfig+0x112>
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2201      	movs	r2, #1
 8005462:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2202      	movs	r2, #2
 800546a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	2b06      	cmp	r3, #6
 8005472:	d104      	bne.n	800547e <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8005474:	6879      	ldr	r1, [r7, #4]
 8005476:	68f8      	ldr	r0, [r7, #12]
 8005478:	f000 fa55 	bl	8005926 <HRTIM_MasterWaveform_Config>
 800547c:	e004      	b.n	8005488 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));
    assert_param(IS_HRTIM_TIMSYNCUPDATE(pTimerCfg->ReSyncUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 800547e:	687a      	ldr	r2, [r7, #4]
 8005480:	68b9      	ldr	r1, [r7, #8]
 8005482:	68f8      	ldr	r0, [r7, #12]
 8005484:	f000 faec 	bl	8005a60 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6819      	ldr	r1, [r3, #0]
 800548c:	68f8      	ldr	r0, [r7, #12]
 800548e:	68ba      	ldr	r2, [r7, #8]
 8005490:	4613      	mov	r3, r2
 8005492:	00db      	lsls	r3, r3, #3
 8005494:	1a9b      	subs	r3, r3, r2
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	4403      	add	r3, r0
 800549a:	3320      	adds	r3, #32
 800549c:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6859      	ldr	r1, [r3, #4]
 80054a2:	68f8      	ldr	r0, [r7, #12]
 80054a4:	68ba      	ldr	r2, [r7, #8]
 80054a6:	4613      	mov	r3, r2
 80054a8:	00db      	lsls	r3, r3, #3
 80054aa:	1a9b      	subs	r3, r3, r2
 80054ac:	009b      	lsls	r3, r3, #2
 80054ae:	4403      	add	r3, r0
 80054b0:	3324      	adds	r3, #36	@ 0x24
 80054b2:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6899      	ldr	r1, [r3, #8]
 80054b8:	68f8      	ldr	r0, [r7, #12]
 80054ba:	68ba      	ldr	r2, [r7, #8]
 80054bc:	4613      	mov	r3, r2
 80054be:	00db      	lsls	r3, r3, #3
 80054c0:	1a9b      	subs	r3, r3, r2
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	4403      	add	r3, r0
 80054c6:	3328      	adds	r3, #40	@ 0x28
 80054c8:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	68d9      	ldr	r1, [r3, #12]
 80054ce:	68f8      	ldr	r0, [r7, #12]
 80054d0:	68ba      	ldr	r2, [r7, #8]
 80054d2:	4613      	mov	r3, r2
 80054d4:	00db      	lsls	r3, r3, #3
 80054d6:	1a9b      	subs	r3, r3, r2
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	4403      	add	r3, r0
 80054dc:	332c      	adds	r3, #44	@ 0x2c
 80054de:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6919      	ldr	r1, [r3, #16]
 80054e4:	68f8      	ldr	r0, [r7, #12]
 80054e6:	68ba      	ldr	r2, [r7, #8]
 80054e8:	4613      	mov	r3, r2
 80054ea:	00db      	lsls	r3, r3, #3
 80054ec:	1a9b      	subs	r3, r3, r2
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	4403      	add	r3, r0
 80054f2:	3330      	adds	r3, #48	@ 0x30
 80054f4:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 80054f6:	68b9      	ldr	r1, [r7, #8]
 80054f8:	68f8      	ldr	r0, [r7, #12]
 80054fa:	f000 fd7f 	bl	8005ffc <HRTIM_ForceRegistersUpdate>

  /* Configure slave timer update re-synchronization */
  if ((TimerIdx != HRTIM_TIMERINDEX_MASTER)
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	2b06      	cmp	r3, #6
 8005502:	d017      	beq.n	8005534 <HAL_HRTIM_WaveformTimerConfig+0x100>
      && (pTimerCfg->UpdateGating == HRTIM_UPDATEGATING_INDEPENDENT))
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005508:	2b00      	cmp	r3, #0
 800550a:	d113      	bne.n	8005534 <HAL_HRTIM_WaveformTimerConfig+0x100>
  {
    MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR,
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	3301      	adds	r3, #1
 8005514:	01db      	lsls	r3, r3, #7
 8005516:	4413      	add	r3, r2
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005522:	025b      	lsls	r3, r3, #9
 8005524:	68f9      	ldr	r1, [r7, #12]
 8005526:	6809      	ldr	r1, [r1, #0]
 8005528:	431a      	orrs	r2, r3
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	3301      	adds	r3, #1
 800552e:	01db      	lsls	r3, r3, #7
 8005530:	440b      	add	r3, r1
 8005532:	601a      	str	r2, [r3, #0]
               HRTIM_TIMCR_RSYNCU_Msk,
               pTimerCfg->ReSyncUpdate << HRTIM_TIMCR_RSYNCU_Pos);
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2200      	movs	r2, #0
 8005540:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	3710      	adds	r7, #16
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}

0800554e <HAL_HRTIM_WaveformTimerControl>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerControl(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 800554e:	b580      	push	{r7, lr}
 8005550:	b084      	sub	sp, #16
 8005552:	af00      	add	r7, sp, #0
 8005554:	60f8      	str	r0, [r7, #12]
 8005556:	60b9      	str	r1, [r7, #8]
 8005558:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMERGTCMP1(pTimerCtl->GreaterCMP1));
  assert_param(IS_HRTIM_DUALDAC_RESET(pTimerCtl->DualChannelDacReset));
  assert_param(IS_HRTIM_DUALDAC_STEP(pTimerCtl->DualChannelDacStep));
  assert_param(IS_HRTIM_DUALDAC_ENABLE(pTimerCtl->DualChannelDacEnable));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8005560:	b2db      	uxtb	r3, r3
 8005562:	2b02      	cmp	r3, #2
 8005564:	d101      	bne.n	800556a <HAL_HRTIM_WaveformTimerControl+0x1c>
  {
    return HAL_BUSY;
 8005566:	2302      	movs	r3, #2
 8005568:	e020      	b.n	80055ac <HAL_HRTIM_WaveformTimerControl+0x5e>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8005570:	2b01      	cmp	r3, #1
 8005572:	d101      	bne.n	8005578 <HAL_HRTIM_WaveformTimerControl+0x2a>
 8005574:	2302      	movs	r3, #2
 8005576:	e019      	b.n	80055ac <HAL_HRTIM_WaveformTimerControl+0x5e>
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2202      	movs	r2, #2
 8005584:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure timing unit */
  HRTIM_TimingUnitWaveform_Control(hhrtim, TimerIdx, pTimerCtl);
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	68b9      	ldr	r1, [r7, #8]
 800558c:	68f8      	ldr	r0, [r7, #12]
 800558e:	f000 fbed 	bl	8005d6c <HRTIM_TimingUnitWaveform_Control>

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8005592:	68b9      	ldr	r1, [r7, #8]
 8005594:	68f8      	ldr	r0, [r7, #12]
 8005596:	f000 fd31 	bl	8005ffc <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2201      	movs	r2, #1
 800559e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80055aa:	2300      	movs	r3, #0
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3710      	adds	r7, #16
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}

080055b4 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 uint32_t Output,
                                                 const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	60f8      	str	r0, [r7, #12]
 80055bc:	60b9      	str	r1, [r7, #8]
 80055be:	607a      	str	r2, [r7, #4]
 80055c0:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	2b02      	cmp	r3, #2
 80055cc:	d101      	bne.n	80055d2 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
    return HAL_BUSY;
 80055ce:	2302      	movs	r3, #2
 80055d0:	e01d      	b.n	800560e <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d101      	bne.n	80055e0 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 80055dc:	2302      	movs	r3, #2
 80055de:	e016      	b.n	800560e <HAL_HRTIM_WaveformOutputConfig+0x5a>
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2202      	movs	r2, #2
 80055ec:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	68b9      	ldr	r1, [r7, #8]
 80055f6:	68f8      	ldr	r0, [r7, #12]
 80055f8:	f000 fc18 	bl	8005e2c <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2200      	movs	r2, #0
 8005608:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800560c:	2300      	movs	r3, #0
}
 800560e:	4618      	mov	r0, r3
 8005610:	3710      	adds	r7, #16
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}

08005616 <HAL_HRTIM_IRQHandler>:
  *                   This parameter can be any value of HRTIM_Timer_Index
  * @retval None
  */
void HAL_HRTIM_IRQHandler(HRTIM_HandleTypeDef *hhrtim,
                          uint32_t TimerIdx)
{
 8005616:	b580      	push	{r7, lr}
 8005618:	b082      	sub	sp, #8
 800561a:	af00      	add	r7, sp, #0
 800561c:	6078      	str	r0, [r7, #4]
 800561e:	6039      	str	r1, [r7, #0]
  /* HRTIM interrupts handling */
  if (TimerIdx == HRTIM_TIMERINDEX_COMMON)
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	2bff      	cmp	r3, #255	@ 0xff
 8005624:	d103      	bne.n	800562e <HAL_HRTIM_IRQHandler+0x18>
  {
    HRTIM_HRTIM_ISR(hhrtim);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 fd56 	bl	80060d8 <HRTIM_HRTIM_ISR>
  {
    /* Timing unit related interrupts handling */
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
  }

}
 800562c:	e00a      	b.n	8005644 <HAL_HRTIM_IRQHandler+0x2e>
  else if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	2b06      	cmp	r3, #6
 8005632:	d103      	bne.n	800563c <HAL_HRTIM_IRQHandler+0x26>
    HRTIM_Master_ISR(hhrtim);
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f000 fddf 	bl	80061f8 <HRTIM_Master_ISR>
}
 800563a:	e003      	b.n	8005644 <HAL_HRTIM_IRQHandler+0x2e>
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
 800563c:	6839      	ldr	r1, [r7, #0]
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f000 fe9f 	bl	8006382 <HRTIM_Timer_ISR>
}
 8005644:	bf00      	nop
 8005646:	3708      	adds	r7, #8
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}

0800564c <HAL_HRTIM_Fault1Callback>:
  * @brief  Callback function invoked when a fault 1 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle  * @retval None
  * @retval None
  */
__weak void HAL_HRTIM_Fault1Callback(HRTIM_HandleTypeDef *hhrtim)
{
 800564c:	b480      	push	{r7}
 800564e:	b083      	sub	sp, #12
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault1Callback could be implemented in the user file
   */
}
 8005654:	bf00      	nop
 8005656:	370c      	adds	r7, #12
 8005658:	46bd      	mov	sp, r7
 800565a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565e:	4770      	bx	lr

08005660 <HAL_HRTIM_Fault2Callback>:
  * @brief  Callback function invoked when a fault 2 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault2Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8005660:	b480      	push	{r7}
 8005662:	b083      	sub	sp, #12
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault2Callback could be implemented in the user file
   */
}
 8005668:	bf00      	nop
 800566a:	370c      	adds	r7, #12
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr

08005674 <HAL_HRTIM_Fault3Callback>:
  * @brief  Callback function invoked when a fault 3 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault3Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8005674:	b480      	push	{r7}
 8005676:	b083      	sub	sp, #12
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault3Callback could be implemented in the user file
   */
}
 800567c:	bf00      	nop
 800567e:	370c      	adds	r7, #12
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <HAL_HRTIM_Fault4Callback>:
  * @brief  Callback function invoked when a fault 4 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault4Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8005688:	b480      	push	{r7}
 800568a:	b083      	sub	sp, #12
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault4Callback could be implemented in the user file
   */
}
 8005690:	bf00      	nop
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <HAL_HRTIM_Fault5Callback>:
  * @brief  Callback function invoked when a fault 5 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault5Callback(HRTIM_HandleTypeDef *hhrtim)
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault5Callback could be implemented in the user file
   */
}
 80056a4:	bf00      	nop
 80056a6:	370c      	adds	r7, #12
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr

080056b0 <HAL_HRTIM_Fault6Callback>:
  * @brief  Callback function invoked when a fault 6 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault6Callback(HRTIM_HandleTypeDef *hhrtim)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b083      	sub	sp, #12
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault6Callback could be implemented in the user file
   */
}
 80056b8:	bf00      	nop
 80056ba:	370c      	adds	r7, #12
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr

080056c4 <HAL_HRTIM_SystemFaultCallback>:
  * @brief  Callback function invoked when a system fault interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SystemFaultCallback(HRTIM_HandleTypeDef *hhrtim)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SystemFaultCallback could be implemented in the user file
   */
}
 80056cc:	bf00      	nop
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <HAL_HRTIM_DLLCalibrationReadyCallback>:
  * @brief  Callback function invoked when the DLL calibration is completed
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_DLLCalibrationReadyCallback(HRTIM_HandleTypeDef *hhrtim)
{
 80056d8:	b480      	push	{r7}
 80056da:	b083      	sub	sp, #12
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_DLLCalibrationCallback could be implemented in the user file
   */
}
 80056e0:	bf00      	nop
 80056e2:	370c      	adds	r7, #12
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr

080056ec <HAL_HRTIM_BurstModePeriodCallback>:
  * @brief  Callback function invoked when the end of the burst mode period is reached
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_BurstModePeriodCallback(HRTIM_HandleTypeDef *hhrtim)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b083      	sub	sp, #12
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_BurstModeCallback could be implemented in the user file
   */
}
 80056f4:	bf00      	nop
 80056f6:	370c      	adds	r7, #12
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <HAL_HRTIM_SynchronizationEventCallback>:
  * @brief  Callback function invoked when a synchronization input event is received
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SynchronizationEventCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SynchronizationEventCallback could be implemented in the user file
   */
}
 8005708:	bf00      	nop
 800570a:	370c      	adds	r7, #12
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr

08005714 <HAL_HRTIM_RegistersUpdateCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RegistersUpdateCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 8005714:	b480      	push	{r7}
 8005716:	b083      	sub	sp, #12
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RegistersUpdateCallback could be implemented in the user file
   */
}
 800571e:	bf00      	nop
 8005720:	370c      	adds	r7, #12
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr

0800572a <HAL_HRTIM_RepetitionEventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RepetitionEventCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 800572a:	b480      	push	{r7}
 800572c:	b083      	sub	sp, #12
 800572e:	af00      	add	r7, sp, #0
 8005730:	6078      	str	r0, [r7, #4]
 8005732:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RepetitionEventCallback could be implemented in the user file
   */
}
 8005734:	bf00      	nop
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr

08005740 <HAL_HRTIM_Compare1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8005740:	b480      	push	{r7}
 8005742:	b083      	sub	sp, #12
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare1EventCallback could be implemented in the user file
   */
}
 800574a:	bf00      	nop
 800574c:	370c      	adds	r7, #12
 800574e:	46bd      	mov	sp, r7
 8005750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005754:	4770      	bx	lr

08005756 <HAL_HRTIM_Compare2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  */
__weak void HAL_HRTIM_Compare2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8005756:	b480      	push	{r7}
 8005758:	b083      	sub	sp, #12
 800575a:	af00      	add	r7, sp, #0
 800575c:	6078      	str	r0, [r7, #4]
 800575e:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare2EventCallback could be implemented in the user file
   */
}
 8005760:	bf00      	nop
 8005762:	370c      	adds	r7, #12
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr

0800576c <HAL_HRTIM_Compare3EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare3EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare3EventCallback could be implemented in the user file
   */
}
 8005776:	bf00      	nop
 8005778:	370c      	adds	r7, #12
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr

08005782 <HAL_HRTIM_Compare4EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare4EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8005782:	b480      	push	{r7}
 8005784:	b083      	sub	sp, #12
 8005786:	af00      	add	r7, sp, #0
 8005788:	6078      	str	r0, [r7, #4]
 800578a:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare4EventCallback could be implemented in the user file
   */
}
 800578c:	bf00      	nop
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr

08005798 <HAL_HRTIM_Capture1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8005798:	b480      	push	{r7}
 800579a:	b083      	sub	sp, #12
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture1EventCallback could be implemented in the user file
   */
}
 80057a2:	bf00      	nop
 80057a4:	370c      	adds	r7, #12
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr

080057ae <HAL_HRTIM_Capture2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 80057ae:	b480      	push	{r7}
 80057b0:	b083      	sub	sp, #12
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	6078      	str	r0, [r7, #4]
 80057b6:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture2EventCallback could be implemented in the user file
   */
}
 80057b8:	bf00      	nop
 80057ba:	370c      	adds	r7, #12
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr

080057c4 <HAL_HRTIM_DelayedProtectionCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_DelayedProtectionCallback(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b083      	sub	sp, #12
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_DelayedProtectionCallback could be implemented in the user file
   */
}
 80057ce:	bf00      	nop
 80057d0:	370c      	adds	r7, #12
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr

080057da <HAL_HRTIM_CounterResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_CounterResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 80057da:	b480      	push	{r7}
 80057dc:	b083      	sub	sp, #12
 80057de:	af00      	add	r7, sp, #0
 80057e0:	6078      	str	r0, [r7, #4]
 80057e2:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_CounterResetCallback could be implemented in the user file
   */
}
 80057e4:	bf00      	nop
 80057e6:	370c      	adds	r7, #12
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr

080057f0 <HAL_HRTIM_Output1SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1SetCallback could be implemented in the user file
   */
}
 80057fa:	bf00      	nop
 80057fc:	370c      	adds	r7, #12
 80057fe:	46bd      	mov	sp, r7
 8005800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005804:	4770      	bx	lr

08005806 <HAL_HRTIM_Output1ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 8005806:	b480      	push	{r7}
 8005808:	b083      	sub	sp, #12
 800580a:	af00      	add	r7, sp, #0
 800580c:	6078      	str	r0, [r7, #4]
 800580e:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1ResetCallback could be implemented in the user file
   */
}
 8005810:	bf00      	nop
 8005812:	370c      	adds	r7, #12
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr

0800581c <HAL_HRTIM_Output2SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
 8005824:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2SetCallback could be implemented in the user file
   */
}
 8005826:	bf00      	nop
 8005828:	370c      	adds	r7, #12
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr

08005832 <HAL_HRTIM_Output2ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 8005832:	b480      	push	{r7}
 8005834:	b083      	sub	sp, #12
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
 800583a:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2ResetCallback could be implemented in the user file
   */
}
 800583c:	bf00      	nop
 800583e:	370c      	adds	r7, #12
 8005840:	46bd      	mov	sp, r7
 8005842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005846:	4770      	bx	lr

08005848 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8005848:	b480      	push	{r7}
 800584a:	b085      	sub	sp, #20
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f023 0307 	bic.w	r3, r3, #7
 8005860:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	68fa      	ldr	r2, [r7, #12]
 8005868:	4313      	orrs	r3, r2
 800586a:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f023 0318 	bic.w	r3, r3, #24
 8005872:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	68db      	ldr	r3, [r3, #12]
 8005878:	68fa      	ldr	r2, [r7, #12]
 800587a:	4313      	orrs	r3, r2
 800587c:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	68fa      	ldr	r2, [r7, #12]
 8005884:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	683a      	ldr	r2, [r7, #0]
 800588c:	6812      	ldr	r2, [r2, #0]
 800588e:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	683a      	ldr	r2, [r7, #0]
 8005896:	6852      	ldr	r2, [r2, #4]
 8005898:	619a      	str	r2, [r3, #24]
}
 800589a:	bf00      	nop
 800589c:	3714      	adds	r7, #20
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr

080058a6 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                        uint32_t TimerIdx,
                                        const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 80058a6:	b480      	push	{r7}
 80058a8:	b087      	sub	sp, #28
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	60f8      	str	r0, [r7, #12]
 80058ae:	60b9      	str	r1, [r7, #8]
 80058b0:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	3301      	adds	r3, #1
 80058ba:	01db      	lsls	r3, r3, #7
 80058bc:	4413      	add	r3, r2
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	f023 0307 	bic.w	r3, r3, #7
 80058c8:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	697a      	ldr	r2, [r7, #20]
 80058d0:	4313      	orrs	r3, r2
 80058d2:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	f023 0318 	bic.w	r3, r3, #24
 80058da:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	697a      	ldr	r2, [r7, #20]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	3301      	adds	r3, #1
 80058ee:	01db      	lsls	r3, r3, #7
 80058f0:	4413      	add	r3, r2
 80058f2:	697a      	ldr	r2, [r7, #20]
 80058f4:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	6819      	ldr	r1, [r3, #0]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	01db      	lsls	r3, r3, #7
 8005902:	440b      	add	r3, r1
 8005904:	3394      	adds	r3, #148	@ 0x94
 8005906:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6819      	ldr	r1, [r3, #0]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	685a      	ldr	r2, [r3, #4]
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	01db      	lsls	r3, r3, #7
 8005914:	440b      	add	r3, r1
 8005916:	3398      	adds	r3, #152	@ 0x98
 8005918:	601a      	str	r2, [r3, #0]
}
 800591a:	bf00      	nop
 800591c:	371c      	adds	r7, #28
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr

08005926 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                        const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8005926:	b480      	push	{r7}
 8005928:	b085      	sub	sp, #20
 800592a:	af00      	add	r7, sp, #0
 800592c:	6078      	str	r0, [r7, #4]
 800592e:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8005940:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f023 0320 	bic.w	r3, r3, #32
 8005948:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	68fa      	ldr	r2, [r7, #12]
 8005950:	4313      	orrs	r3, r2
 8005952:	60fb      	str	r3, [r7, #12]

  /* INTLVD bits are set to 00 */
  hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800595a:	60fb      	str	r3, [r7, #12]
  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	695b      	ldr	r3, [r3, #20]
 8005960:	2b20      	cmp	r3, #32
 8005962:	d003      	beq.n	800596c <HRTIM_MasterWaveform_Config+0x46>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	699b      	ldr	r3, [r3, #24]
 8005968:	2b02      	cmp	r3, #2
 800596a:	d108      	bne.n	800597e <HRTIM_MasterWaveform_Config+0x58>
  {
    /* INTLVD bits set to 00 */
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005972:	60fb      	str	r3, [r7, #12]
    hrtim_mcr |= (HRTIM_MCR_HALF);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f043 0320 	orr.w	r3, r3, #32
 800597a:	60fb      	str	r3, [r7, #12]
 800597c:	e021      	b.n	80059c2 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	699b      	ldr	r3, [r3, #24]
 8005982:	2b03      	cmp	r3, #3
 8005984:	d108      	bne.n	8005998 <HRTIM_MasterWaveform_Config+0x72>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_0);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800598c:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_1);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005994:	60fb      	str	r3, [r7, #12]
 8005996:	e014      	b.n	80059c2 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	2b04      	cmp	r3, #4
 800599e:	d108      	bne.n	80059b2 <HRTIM_MasterWaveform_Config+0x8c>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_1);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059a6:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_0);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059ae:	60fb      	str	r3, [r7, #12]
 80059b0:	e007      	b.n	80059c2 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else
  {
    hrtim_mcr &= ~(HRTIM_MCR_HALF);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	f023 0320 	bic.w	r3, r3, #32
 80059b8:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80059c0:	60fb      	str	r3, [r7, #12]
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80059c8:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	69db      	ldr	r3, [r3, #28]
 80059ce:	68fa      	ldr	r2, [r7, #12]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80059da:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	6a1b      	ldr	r3, [r3, #32]
 80059e0:	68fa      	ldr	r2, [r7, #12]
 80059e2:	4313      	orrs	r3, r2
 80059e4:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80059ec:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059f2:	68fa      	ldr	r2, [r7, #12]
 80059f4:	4313      	orrs	r3, r2
 80059f6:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 80059fe:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a04:	68fa      	ldr	r2, [r7, #12]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005a10:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	68fa      	ldr	r2, [r7, #12]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005a24:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a36:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a3c:	68ba      	ldr	r2, [r7, #8]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	68fa      	ldr	r2, [r7, #12]
 8005a48:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	68ba      	ldr	r2, [r7, #8]
 8005a50:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8005a54:	bf00      	nop
 8005a56:	3714      	adds	r7, #20
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr

08005a60 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b08b      	sub	sp, #44	@ 0x2c
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	60f8      	str	r0, [r7, #12]
 8005a68:	60b9      	str	r1, [r7, #8]
 8005a6a:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	3301      	adds	r3, #1
 8005a74:	01db      	lsls	r3, r3, #7
 8005a76:	4413      	add	r3, r2
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	68fa      	ldr	r2, [r7, #12]
 8005a7c:	6811      	ldr	r1, [r2, #0]
 8005a7e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	3301      	adds	r3, #1
 8005a86:	01db      	lsls	r3, r3, #7
 8005a88:	440b      	add	r3, r1
 8005a8a:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	3301      	adds	r3, #1
 8005a94:	01db      	lsls	r3, r3, #7
 8005a96:	4413      	add	r3, r2
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	01db      	lsls	r3, r3, #7
 8005aa4:	4413      	add	r3, r2
 8005aa6:	33e8      	adds	r3, #232	@ 0xe8
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	01db      	lsls	r3, r3, #7
 8005ab4:	4413      	add	r3, r2
 8005ab6:	33e4      	adds	r3, #228	@ 0xe4
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8005ac4:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8005ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac8:	f023 0320 	bic.w	r3, r3, #32
 8005acc:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	695b      	ldr	r3, [r3, #20]
 8005ad2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	627b      	str	r3, [r7, #36]	@ 0x24

  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	695b      	ldr	r3, [r3, #20]
 8005adc:	2b20      	cmp	r3, #32
 8005ade:	d003      	beq.n	8005ae8 <HRTIM_TimingUnitWaveform_Config+0x88>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	699b      	ldr	r3, [r3, #24]
 8005ae4:	2b02      	cmp	r3, #2
 8005ae6:	d108      	bne.n	8005afa <HRTIM_TimingUnitWaveform_Config+0x9a>
  {
    /* INTLVD bits set to 00 */
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8005ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aea:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8005aee:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr |= (HRTIM_TIMCR_HALF);
 8005af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af2:	f043 0320 	orr.w	r3, r3, #32
 8005af6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005af8:	e021      	b.n	8005b3e <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	2b03      	cmp	r3, #3
 8005b00:	d108      	bne.n	8005b14 <HRTIM_TimingUnitWaveform_Config+0xb4>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_0);
 8005b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b08:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_1);
 8005b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b10:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b12:	e014      	b.n	8005b3e <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	699b      	ldr	r3, [r3, #24]
 8005b18:	2b04      	cmp	r3, #4
 8005b1a:	d108      	bne.n	8005b2e <HRTIM_TimingUnitWaveform_Config+0xce>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_1);
 8005b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b22:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_0);
 8005b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b2c:	e007      	b.n	8005b3e <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else
  {
    hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8005b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b30:	f023 0320 	bic.w	r3, r3, #32
 8005b34:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8005b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b38:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8005b3c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 8005b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b40:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005b44:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	69db      	ldr	r3, [r3, #28]
 8005b4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 8005b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b56:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a1b      	ldr	r3, [r3, #32]
 8005b5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8005b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b64:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005b68:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b70:	4313      	orrs	r3, r2
 8005b72:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 8005b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b76:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8005b7a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b82:	4313      	orrs	r3, r2
 8005b84:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8005b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b88:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005b8c:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b94:	4313      	orrs	r3, r2
 8005b96:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8005b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b9a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005b9e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ba4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ba8:	d103      	bne.n	8005bb2 <HRTIM_TimingUnitWaveform_Config+0x152>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8005baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bb0:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8005bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005bb8:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8005bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005bca:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8005bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd8:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 8005bdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005be0:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005be6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005be8:	4313      	orrs	r3, r2
 8005bea:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8005bec:	69bb      	ldr	r3, [r7, #24]
 8005bee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005bf2:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bf8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005bfc:	69ba      	ldr	r2, [r7, #24]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 8005c02:	69bb      	ldr	r3, [r7, #24]
 8005c04:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005c08:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c0e:	69ba      	ldr	r2, [r7, #24]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	61bb      	str	r3, [r7, #24]

  /* Enable/Disable dead time insertion at timer level */
  hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8005c14:	6a3b      	ldr	r3, [r7, #32]
 8005c16:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c1a:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c20:	6a3a      	ldr	r2, [r7, #32]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if (((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c2a:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8005c2e:	d004      	beq.n	8005c3a <HRTIM_TimingUnitWaveform_Config+0x1da>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c34:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 8005c38:	d103      	bne.n	8005c42 <HRTIM_TimingUnitWaveform_Config+0x1e2>
      || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c3e:	2b40      	cmp	r3, #64	@ 0x40
 8005c40:	d108      	bne.n	8005c54 <HRTIM_TimingUnitWaveform_Config+0x1f4>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT | HRTIM_OUTR_DLYPRTEN);
 8005c42:	6a3b      	ldr	r3, [r7, #32]
 8005c44:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 8005c48:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c4e:	6a3a      	ldr	r2, [r7, #32]
 8005c50:	4313      	orrs	r3, r2
 8005c52:	623b      	str	r3, [r7, #32]
  }

  /* Set the BIAR mode : one bit for both outputs */
  hrtim_timoutr &= ~(HRTIM_OUTR_BIAR);
 8005c54:	6a3b      	ldr	r3, [r7, #32]
 8005c56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c5a:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= (pTimerCfg->BalancedIdleAutomaticResume);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c60:	6a3a      	ldr	r2, [r7, #32]
 8005c62:	4313      	orrs	r3, r2
 8005c64:	623b      	str	r3, [r7, #32]

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c6a:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	2b05      	cmp	r3, #5
 8005c70:	d850      	bhi.n	8005d14 <HRTIM_TimingUnitWaveform_Config+0x2b4>
 8005c72:	a201      	add	r2, pc, #4	@ (adr r2, 8005c78 <HRTIM_TimingUnitWaveform_Config+0x218>)
 8005c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c78:	08005c91 	.word	0x08005c91
 8005c7c:	08005ca7 	.word	0x08005ca7
 8005c80:	08005cbd 	.word	0x08005cbd
 8005c84:	08005cd3 	.word	0x08005cd3
 8005c88:	08005ce9 	.word	0x08005ce9
 8005c8c:	08005cff 	.word	0x08005cff
  {
    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 8005c90:	69fb      	ldr	r3, [r7, #28]
 8005c92:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005c96:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 1U);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c9c:	005b      	lsls	r3, r3, #1
 8005c9e:	69fa      	ldr	r2, [r7, #28]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	61fb      	str	r3, [r7, #28]
      break;
 8005ca4:	e037      	b.n	8005d16 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cac:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 2U);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	69fa      	ldr	r2, [r7, #28]
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	61fb      	str	r3, [r7, #28]
      break;
 8005cba:	e02c      	b.n	8005d16 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8005cc2:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 3U);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cc8:	00db      	lsls	r3, r3, #3
 8005cca:	69fa      	ldr	r2, [r7, #28]
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	61fb      	str	r3, [r7, #28]
      break;
 8005cd0:	e021      	b.n	8005d16 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 8005cd2:	69fb      	ldr	r3, [r7, #28]
 8005cd4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005cd8:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 4U);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cde:	011b      	lsls	r3, r3, #4
 8005ce0:	69fa      	ldr	r2, [r7, #28]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	61fb      	str	r3, [r7, #28]
      break;
 8005ce6:	e016      	b.n	8005d16 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005cee:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 5U);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cf4:	015b      	lsls	r3, r3, #5
 8005cf6:	69fa      	ldr	r2, [r7, #28]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	61fb      	str	r3, [r7, #28]
      break;
 8005cfc:	e00b      	b.n	8005d16 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TFBM);
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8005d04:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 6U);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d0a:	019b      	lsls	r3, r3, #6
 8005d0c:	69fa      	ldr	r2, [r7, #28]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	61fb      	str	r3, [r7, #28]
      break;
 8005d12:	e000      	b.n	8005d16 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    default:
      break;
 8005d14:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	3301      	adds	r3, #1
 8005d1e:	01db      	lsls	r3, r3, #7
 8005d20:	4413      	add	r3, r2
 8005d22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d24:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681a      	ldr	r2, [r3, #0]
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	01db      	lsls	r3, r3, #7
 8005d2e:	4413      	add	r3, r2
 8005d30:	33e8      	adds	r3, #232	@ 0xe8
 8005d32:	69ba      	ldr	r2, [r7, #24]
 8005d34:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	01db      	lsls	r3, r3, #7
 8005d3e:	4413      	add	r3, r2
 8005d40:	33e4      	adds	r3, #228	@ 0xe4
 8005d42:	6a3a      	ldr	r2, [r7, #32]
 8005d44:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681a      	ldr	r2, [r3, #0]
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	01db      	lsls	r3, r3, #7
 8005d4e:	4413      	add	r3, r2
 8005d50:	33d4      	adds	r3, #212	@ 0xd4
 8005d52:	697a      	ldr	r2, [r7, #20]
 8005d54:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	69fa      	ldr	r2, [r7, #28]
 8005d5c:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8005d60:	bf00      	nop
 8005d62:	372c      	adds	r7, #44	@ 0x2c
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr

08005d6c <HRTIM_TimingUnitWaveform_Control>:
  * @retval None
  */
static void HRTIM_TimingUnitWaveform_Control(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b087      	sub	sp, #28
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	60f8      	str	r0, [r7, #12]
 8005d74:	60b9      	str	r1, [r7, #8]
 8005d76:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr2;

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	01db      	lsls	r3, r3, #7
 8005d80:	4413      	add	r3, r2
 8005d82:	33ec      	adds	r3, #236	@ 0xec
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	617b      	str	r3, [r7, #20]

  /* Set the UpDown counting Mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_UDM);
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	f023 0310 	bic.w	r3, r3, #16
 8005d8e:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= (pTimerCtl->UpDownMode << HRTIM_TIMCR2_UDM_Pos) ;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	011b      	lsls	r3, r3, #4
 8005d96:	697a      	ldr	r2, [r7, #20]
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	617b      	str	r3, [r7, #20]

  /* Set the TrigHalf Mode : requires the counter to be disabled */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_TRGHLF);
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005da2:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->TrigHalf;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	697a      	ldr	r2, [r7, #20]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP1);
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005db4:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP1;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	68db      	ldr	r3, [r3, #12]
 8005dba:	697a      	ldr	r2, [r7, #20]
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP3);
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005dc6:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP3;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	697a      	ldr	r2, [r7, #20]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	617b      	str	r3, [r7, #20]

  if (pTimerCtl->DualChannelDacEnable == HRTIM_TIMER_DCDE_ENABLED)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	699b      	ldr	r3, [r3, #24]
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d11a      	bne.n	8005e10 <HRTIM_TimingUnitWaveform_Control+0xa4>
  {
    /* Set the DualChannel DAC Reset trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDR);
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	f023 0304 	bic.w	r3, r3, #4
 8005de0:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacReset;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	697a      	ldr	r2, [r7, #20]
 8005de8:	4313      	orrs	r3, r2
 8005dea:	617b      	str	r3, [r7, #20]

    /* Set the DualChannel DAC Step trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDS);
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	f023 0302 	bic.w	r3, r3, #2
 8005df2:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacStep;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	695b      	ldr	r3, [r3, #20]
 8005df8:	697a      	ldr	r2, [r7, #20]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	617b      	str	r3, [r7, #20]

    /* Enable the DualChannel DAC trigger */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDE);
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	f023 0301 	bic.w	r3, r3, #1
 8005e04:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacEnable;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	699b      	ldr	r3, [r3, #24]
 8005e0a:	697a      	ldr	r2, [r7, #20]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	617b      	str	r3, [r7, #20]
  }
  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2  = hrtim_timcr2;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	01db      	lsls	r3, r3, #7
 8005e18:	4413      	add	r3, r2
 8005e1a:	33ec      	adds	r3, #236	@ 0xec
 8005e1c:	697a      	ldr	r2, [r7, #20]
 8005e1e:	601a      	str	r2, [r3, #0]

}
 8005e20:	bf00      	nop
 8005e22:	371c      	adds	r7, #28
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b089      	sub	sp, #36	@ 0x24
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	60f8      	str	r0, [r7, #12]
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	607a      	str	r2, [r7, #4]
 8005e38:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	01db      	lsls	r3, r3, #7
 8005e46:	4413      	add	r3, r2
 8005e48:	33e4      	adds	r3, #228	@ 0xe4
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	01db      	lsls	r3, r3, #7
 8005e56:	4413      	add	r3, r2
 8005e58:	33b8      	adds	r3, #184	@ 0xb8
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	617b      	str	r3, [r7, #20]

  switch (Output)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e64:	d05d      	beq.n	8005f22 <HRTIM_OutputConfig+0xf6>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e6c:	d86e      	bhi.n	8005f4c <HRTIM_OutputConfig+0x120>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e74:	d042      	beq.n	8005efc <HRTIM_OutputConfig+0xd0>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e7c:	d866      	bhi.n	8005f4c <HRTIM_OutputConfig+0x120>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e84:	d04d      	beq.n	8005f22 <HRTIM_OutputConfig+0xf6>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e8c:	d85e      	bhi.n	8005f4c <HRTIM_OutputConfig+0x120>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e94:	d032      	beq.n	8005efc <HRTIM_OutputConfig+0xd0>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e9c:	d856      	bhi.n	8005f4c <HRTIM_OutputConfig+0x120>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2b80      	cmp	r3, #128	@ 0x80
 8005ea2:	d03e      	beq.n	8005f22 <HRTIM_OutputConfig+0xf6>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2b80      	cmp	r3, #128	@ 0x80
 8005ea8:	d850      	bhi.n	8005f4c <HRTIM_OutputConfig+0x120>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2b40      	cmp	r3, #64	@ 0x40
 8005eae:	d025      	beq.n	8005efc <HRTIM_OutputConfig+0xd0>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2b40      	cmp	r3, #64	@ 0x40
 8005eb4:	d84a      	bhi.n	8005f4c <HRTIM_OutputConfig+0x120>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	d01f      	beq.n	8005efc <HRTIM_OutputConfig+0xd0>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d044      	beq.n	8005f4c <HRTIM_OutputConfig+0x120>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2b20      	cmp	r3, #32
 8005ec6:	d841      	bhi.n	8005f4c <HRTIM_OutputConfig+0x120>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2b02      	cmp	r3, #2
 8005ecc:	d33e      	bcc.n	8005f4c <HRTIM_OutputConfig+0x120>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	3b02      	subs	r3, #2
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	409a      	lsls	r2, r3
 8005ed6:	4b48      	ldr	r3, [pc, #288]	@ (8005ff8 <HRTIM_OutputConfig+0x1cc>)
 8005ed8:	4013      	ands	r3, r2
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	bf14      	ite	ne
 8005ede:	2301      	movne	r3, #1
 8005ee0:	2300      	moveq	r3, #0
 8005ee2:	b2db      	uxtb	r3, r3
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d11c      	bne.n	8005f22 <HRTIM_OutputConfig+0xf6>
 8005ee8:	f244 0304 	movw	r3, #16388	@ 0x4004
 8005eec:	4013      	ands	r3, r2
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	bf14      	ite	ne
 8005ef2:	2301      	movne	r3, #1
 8005ef4:	2300      	moveq	r3, #0
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d027      	beq.n	8005f4c <HRTIM_OutputConfig+0x120>
    case HRTIM_OUTPUT_TD1:
    case HRTIM_OUTPUT_TE1:
    case HRTIM_OUTPUT_TF1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6819      	ldr	r1, [r3, #0]
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	685a      	ldr	r2, [r3, #4]
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	01db      	lsls	r3, r3, #7
 8005f08:	440b      	add	r3, r1
 8005f0a:	33bc      	adds	r3, #188	@ 0xbc
 8005f0c:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	6819      	ldr	r1, [r3, #0]
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	689a      	ldr	r2, [r3, #8]
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	01db      	lsls	r3, r3, #7
 8005f1a:	440b      	add	r3, r1
 8005f1c:	33c0      	adds	r3, #192	@ 0xc0
 8005f1e:	601a      	str	r2, [r3, #0]
      break;
 8005f20:	e015      	b.n	8005f4e <HRTIM_OutputConfig+0x122>
    case HRTIM_OUTPUT_TD2:
    case HRTIM_OUTPUT_TE2:
    case HRTIM_OUTPUT_TF2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	6819      	ldr	r1, [r3, #0]
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	685a      	ldr	r2, [r3, #4]
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	01db      	lsls	r3, r3, #7
 8005f2e:	440b      	add	r3, r1
 8005f30:	33c4      	adds	r3, #196	@ 0xc4
 8005f32:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	6819      	ldr	r1, [r3, #0]
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	689a      	ldr	r2, [r3, #8]
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	01db      	lsls	r3, r3, #7
 8005f40:	440b      	add	r3, r1
 8005f42:	33c8      	adds	r3, #200	@ 0xc8
 8005f44:	601a      	str	r2, [r3, #0]
      shift = 16U;
 8005f46:	2310      	movs	r3, #16
 8005f48:	61bb      	str	r3, [r7, #24]
      break;
 8005f4a:	e000      	b.n	8005f4e <HRTIM_OutputConfig+0x122>
    }

    default:
      break;
 8005f4c:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1 |
                   HRTIM_OUTR_FAULT1 |
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 8005f4e:	22fe      	movs	r2, #254	@ 0xfe
 8005f50:	69bb      	ldr	r3, [r7, #24]
 8005f52:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 8005f56:	43db      	mvns	r3, r3
 8005f58:	69fa      	ldr	r2, [r7, #28]
 8005f5a:	4013      	ands	r3, r2
 8005f5c:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	69bb      	ldr	r3, [r7, #24]
 8005f64:	fa02 f303 	lsl.w	r3, r2, r3
 8005f68:	69fa      	ldr	r2, [r7, #28]
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	68da      	ldr	r2, [r3, #12]
 8005f72:	69bb      	ldr	r3, [r7, #24]
 8005f74:	fa02 f303 	lsl.w	r3, r2, r3
 8005f78:	69fa      	ldr	r2, [r7, #28]
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	691a      	ldr	r2, [r3, #16]
 8005f82:	69bb      	ldr	r3, [r7, #24]
 8005f84:	fa02 f303 	lsl.w	r3, r2, r3
 8005f88:	69fa      	ldr	r2, [r7, #28]
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	695a      	ldr	r2, [r3, #20]
 8005f92:	69bb      	ldr	r3, [r7, #24]
 8005f94:	fa02 f303 	lsl.w	r3, r2, r3
 8005f98:	69fa      	ldr	r2, [r7, #28]
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	699a      	ldr	r2, [r3, #24]
 8005fa2:	69bb      	ldr	r3, [r7, #24]
 8005fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fa8:	69fa      	ldr	r2, [r7, #28]
 8005faa:	4313      	orrs	r3, r2
 8005fac:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	691b      	ldr	r3, [r3, #16]
 8005fb2:	2b08      	cmp	r3, #8
 8005fb4:	d111      	bne.n	8005fda <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d10c      	bne.n	8005fda <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d107      	bne.n	8005fda <HRTIM_OutputConfig+0x1ae>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	69da      	ldr	r2, [r3, #28]
 8005fce:	69bb      	ldr	r3, [r7, #24]
 8005fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd4:	69fa      	ldr	r2, [r7, #28]
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	01db      	lsls	r3, r3, #7
 8005fe2:	4413      	add	r3, r2
 8005fe4:	33e4      	adds	r3, #228	@ 0xe4
 8005fe6:	69fa      	ldr	r2, [r7, #28]
 8005fe8:	601a      	str	r2, [r3, #0]
}
 8005fea:	bf00      	nop
 8005fec:	3724      	adds	r7, #36	@ 0x24
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr
 8005ff6:	bf00      	nop
 8005ff8:	40000041 	.word	0x40000041

08005ffc <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef *hhrtim,
                                       uint32_t TimerIdx)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b083      	sub	sp, #12
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
 8006004:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	2b06      	cmp	r3, #6
 800600a:	d85e      	bhi.n	80060ca <HRTIM_ForceRegistersUpdate+0xce>
 800600c:	a201      	add	r2, pc, #4	@ (adr r2, 8006014 <HRTIM_ForceRegistersUpdate+0x18>)
 800600e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006012:	bf00      	nop
 8006014:	08006047 	.word	0x08006047
 8006018:	0800605d 	.word	0x0800605d
 800601c:	08006073 	.word	0x08006073
 8006020:	08006089 	.word	0x08006089
 8006024:	0800609f 	.word	0x0800609f
 8006028:	080060b5 	.word	0x080060b5
 800602c:	08006031 	.word	0x08006031
  {
    case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f042 0201 	orr.w	r2, r2, #1
 8006040:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8006044:	e042      	b.n	80060cc <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f042 0202 	orr.w	r2, r2, #2
 8006056:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800605a:	e037      	b.n	80060cc <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f042 0204 	orr.w	r2, r2, #4
 800606c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8006070:	e02c      	b.n	80060cc <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f042 0208 	orr.w	r2, r2, #8
 8006082:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8006086:	e021      	b.n	80060cc <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f042 0210 	orr.w	r2, r2, #16
 8006098:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800609c:	e016      	b.n	80060cc <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f042 0220 	orr.w	r2, r2, #32
 80060ae:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80060b2:	e00b      	b.n	80060cc <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TFSWU;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80060c4:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80060c8:	e000      	b.n	80060cc <HRTIM_ForceRegistersUpdate+0xd0>
    }

    default:
      break;
 80060ca:	bf00      	nop
  }
}
 80060cc:	bf00      	nop
 80060ce:	370c      	adds	r7, #12
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr

080060d8 <HRTIM_HRTIM_ISR>:
  * @brief  HRTIM interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_HRTIM_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b084      	sub	sp, #16
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 80060e8:	60fb      	str	r3, [r7, #12]
  uint32_t ierits   = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 80060f2:	60bb      	str	r3, [r7, #8]

  /* Fault 1 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT1) != (uint32_t)RESET)
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f003 0301 	and.w	r3, r3, #1
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d00c      	beq.n	8006118 <HRTIM_HRTIM_ISR+0x40>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT1) != (uint32_t)RESET)
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	f003 0301 	and.w	r3, r3, #1
 8006104:	2b00      	cmp	r3, #0
 8006106:	d007      	beq.n	8006118 <HRTIM_HRTIM_ISR+0x40>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT1);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	2201      	movs	r2, #1
 800610e:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault1Callback(hhrtim);
#else
      HAL_HRTIM_Fault1Callback(hhrtim);
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f7ff fa9a 	bl	800564c <HAL_HRTIM_Fault1Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 2 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT2) != (uint32_t)RESET)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f003 0302 	and.w	r3, r3, #2
 800611e:	2b00      	cmp	r3, #0
 8006120:	d00c      	beq.n	800613c <HRTIM_HRTIM_ISR+0x64>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT2) != (uint32_t)RESET)
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	f003 0302 	and.w	r3, r3, #2
 8006128:	2b00      	cmp	r3, #0
 800612a:	d007      	beq.n	800613c <HRTIM_HRTIM_ISR+0x64>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT2);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2202      	movs	r2, #2
 8006132:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault2Callback(hhrtim);
#else
      HAL_HRTIM_Fault2Callback(hhrtim);
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f7ff fa92 	bl	8005660 <HAL_HRTIM_Fault2Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 3 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT3) != (uint32_t)RESET)
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f003 0304 	and.w	r3, r3, #4
 8006142:	2b00      	cmp	r3, #0
 8006144:	d00c      	beq.n	8006160 <HRTIM_HRTIM_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT3) != (uint32_t)RESET)
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	f003 0304 	and.w	r3, r3, #4
 800614c:	2b00      	cmp	r3, #0
 800614e:	d007      	beq.n	8006160 <HRTIM_HRTIM_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT3);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	2204      	movs	r2, #4
 8006156:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault3Callback(hhrtim);
#else
      HAL_HRTIM_Fault3Callback(hhrtim);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f7ff fa8a 	bl	8005674 <HAL_HRTIM_Fault3Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 4 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT4) != (uint32_t)RESET)
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f003 0308 	and.w	r3, r3, #8
 8006166:	2b00      	cmp	r3, #0
 8006168:	d00c      	beq.n	8006184 <HRTIM_HRTIM_ISR+0xac>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT4) != (uint32_t)RESET)
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	f003 0308 	and.w	r3, r3, #8
 8006170:	2b00      	cmp	r3, #0
 8006172:	d007      	beq.n	8006184 <HRTIM_HRTIM_ISR+0xac>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT4);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	2208      	movs	r2, #8
 800617a:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault4Callback(hhrtim);
#else
      HAL_HRTIM_Fault4Callback(hhrtim);
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f7ff fa82 	bl	8005688 <HAL_HRTIM_Fault4Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 5 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT5) != (uint32_t)RESET)
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f003 0310 	and.w	r3, r3, #16
 800618a:	2b00      	cmp	r3, #0
 800618c:	d00c      	beq.n	80061a8 <HRTIM_HRTIM_ISR+0xd0>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT5) != (uint32_t)RESET)
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	f003 0310 	and.w	r3, r3, #16
 8006194:	2b00      	cmp	r3, #0
 8006196:	d007      	beq.n	80061a8 <HRTIM_HRTIM_ISR+0xd0>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT5);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	2210      	movs	r2, #16
 800619e:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 5 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault5Callback(hhrtim);
#else
      HAL_HRTIM_Fault5Callback(hhrtim);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f7ff fa7a 	bl	800569c <HAL_HRTIM_Fault5Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 6 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT6) != (uint32_t)RESET)
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d00c      	beq.n	80061cc <HRTIM_HRTIM_ISR+0xf4>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT6) != (uint32_t)RESET)
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d007      	beq.n	80061cc <HRTIM_HRTIM_ISR+0xf4>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT6);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	2240      	movs	r2, #64	@ 0x40
 80061c2:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 6 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault6Callback(hhrtim);
#else
      HAL_HRTIM_Fault6Callback(hhrtim);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f7ff fa72 	bl	80056b0 <HAL_HRTIM_Fault6Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* System fault event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_SYSFLT) != (uint32_t)RESET)
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f003 0320 	and.w	r3, r3, #32
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d00c      	beq.n	80061f0 <HRTIM_HRTIM_ISR+0x118>
  {
    if ((uint32_t)(ierits & HRTIM_IT_SYSFLT) != (uint32_t)RESET)
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	f003 0320 	and.w	r3, r3, #32
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d007      	beq.n	80061f0 <HRTIM_HRTIM_ISR+0x118>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_SYSFLT);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	2220      	movs	r2, #32
 80061e6:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SystemFaultCallback(hhrtim);
#else
      HAL_HRTIM_SystemFaultCallback(hhrtim);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f7ff fa6a 	bl	80056c4 <HAL_HRTIM_SystemFaultCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 80061f0:	bf00      	nop
 80061f2:	3710      	adds	r7, #16
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}

080061f8 <HRTIM_Master_ISR>:
  * @brief  Master timer interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_Master_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b086      	sub	sp, #24
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8006208:	617b      	str	r3, [r7, #20]
  uint32_t ierits    = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 8006212:	613b      	str	r3, [r7, #16]
  uint32_t misrflags = READ_REG(hhrtim->Instance->sMasterRegs.MISR);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	60fb      	str	r3, [r7, #12]
  uint32_t mdierits  = READ_REG(hhrtim->Instance->sMasterRegs.MDIER);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	68db      	ldr	r3, [r3, #12]
 8006222:	60bb      	str	r3, [r7, #8]

  /* DLL calibration ready event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_DLLRDY) != (uint32_t)RESET)
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800622a:	2b00      	cmp	r3, #0
 800622c:	d015      	beq.n	800625a <HRTIM_Master_ISR+0x62>
  {
    if ((uint32_t)(ierits & HRTIM_IT_DLLRDY) != (uint32_t)RESET)
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006234:	2b00      	cmp	r3, #0
 8006236:	d010      	beq.n	800625a <HRTIM_Master_ISR+0x62>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_DLLRDY);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006240:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Set HRTIM State */
      hhrtim->State = HAL_HRTIM_STATE_READY;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process unlocked */
      __HAL_UNLOCK(hhrtim);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2200      	movs	r2, #0
 8006250:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DLLCalibrationReadyCallback(hhrtim);
#else
      HAL_HRTIM_DLLCalibrationReadyCallback(hhrtim);
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f7ff fa3f 	bl	80056d8 <HAL_HRTIM_DLLCalibrationReadyCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Burst mode period event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_BMPER) != (uint32_t)RESET)
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006260:	2b00      	cmp	r3, #0
 8006262:	d00d      	beq.n	8006280 <HRTIM_Master_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_BMPER) != (uint32_t)RESET)
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800626a:	2b00      	cmp	r3, #0
 800626c:	d008      	beq.n	8006280 <HRTIM_Master_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_BMPER);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006276:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Burst mode period event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->BurstModePeriodCallback(hhrtim);
#else
      HAL_HRTIM_BurstModePeriodCallback(hhrtim);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f7ff fa36 	bl	80056ec <HAL_HRTIM_BurstModePeriodCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 1 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP1) != (uint32_t)RESET)
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f003 0301 	and.w	r3, r3, #1
 8006286:	2b00      	cmp	r3, #0
 8006288:	d00c      	beq.n	80062a4 <HRTIM_Master_ISR+0xac>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP1) != (uint32_t)RESET)
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	f003 0301 	and.w	r3, r3, #1
 8006290:	2b00      	cmp	r3, #0
 8006292:	d007      	beq.n	80062a4 <HRTIM_Master_ISR+0xac>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP1);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	2201      	movs	r2, #1
 800629a:	609a      	str	r2, [r3, #8]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 800629c:	2106      	movs	r1, #6
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f7ff fa4e 	bl	8005740 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 2 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP2) != (uint32_t)RESET)
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f003 0302 	and.w	r3, r3, #2
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d00c      	beq.n	80062c8 <HRTIM_Master_ISR+0xd0>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP2) != (uint32_t)RESET)
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	f003 0302 	and.w	r3, r3, #2
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d007      	beq.n	80062c8 <HRTIM_Master_ISR+0xd0>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP2);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2202      	movs	r2, #2
 80062be:	609a      	str	r2, [r3, #8]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80062c0:	2106      	movs	r1, #6
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f7ff fa47 	bl	8005756 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 3 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP3) != (uint32_t)RESET)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f003 0304 	and.w	r3, r3, #4
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d00c      	beq.n	80062ec <HRTIM_Master_ISR+0xf4>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP3) != (uint32_t)RESET)
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	f003 0304 	and.w	r3, r3, #4
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d007      	beq.n	80062ec <HRTIM_Master_ISR+0xf4>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP3);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2204      	movs	r2, #4
 80062e2:	609a      	str	r2, [r3, #8]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80062e4:	2106      	movs	r1, #6
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f7ff fa40 	bl	800576c <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 4 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP4) != (uint32_t)RESET)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	f003 0308 	and.w	r3, r3, #8
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d00c      	beq.n	8006310 <HRTIM_Master_ISR+0x118>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP4) != (uint32_t)RESET)
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	f003 0308 	and.w	r3, r3, #8
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d007      	beq.n	8006310 <HRTIM_Master_ISR+0x118>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP4);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	2208      	movs	r2, #8
 8006306:	609a      	str	r2, [r3, #8]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8006308:	2106      	movs	r1, #6
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f7ff fa39 	bl	8005782 <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer repetition event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MREP) != (uint32_t)RESET)
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f003 0310 	and.w	r3, r3, #16
 8006316:	2b00      	cmp	r3, #0
 8006318:	d00c      	beq.n	8006334 <HRTIM_Master_ISR+0x13c>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MREP) != (uint32_t)RESET)
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	f003 0310 	and.w	r3, r3, #16
 8006320:	2b00      	cmp	r3, #0
 8006322:	d007      	beq.n	8006334 <HRTIM_Master_ISR+0x13c>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MREP);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	2210      	movs	r2, #16
 800632a:	609a      	str	r2, [r3, #8]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 800632c:	2106      	movs	r1, #6
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f7ff f9fb 	bl	800572a <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization input event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_SYNC) != (uint32_t)RESET)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	f003 0320 	and.w	r3, r3, #32
 800633a:	2b00      	cmp	r3, #0
 800633c:	d00b      	beq.n	8006356 <HRTIM_Master_ISR+0x15e>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_SYNC) != (uint32_t)RESET)
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	f003 0320 	and.w	r3, r3, #32
 8006344:	2b00      	cmp	r3, #0
 8006346:	d006      	beq.n	8006356 <HRTIM_Master_ISR+0x15e>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_SYNC);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	2220      	movs	r2, #32
 800634e:	609a      	str	r2, [r3, #8]

      /* Invoke synchronization event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SynchronizationEventCallback(hhrtim);
#else
      HAL_HRTIM_SynchronizationEventCallback(hhrtim);
 8006350:	6878      	ldr	r0, [r7, #4]
 8006352:	f7ff f9d5 	bl	8005700 <HAL_HRTIM_SynchronizationEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer registers update event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MUPD) != (uint32_t)RESET)
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800635c:	2b00      	cmp	r3, #0
 800635e:	d00c      	beq.n	800637a <HRTIM_Master_ISR+0x182>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MUPD) != (uint32_t)RESET)
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006366:	2b00      	cmp	r3, #0
 8006368:	d007      	beq.n	800637a <HRTIM_Master_ISR+0x182>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MUPD);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	2240      	movs	r2, #64	@ 0x40
 8006370:	609a      	str	r2, [r3, #8]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8006372:	2106      	movs	r1, #6
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f7ff f9cd 	bl	8005714 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 800637a:	bf00      	nop
 800637c:	3718      	adds	r7, #24
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}

08006382 <HRTIM_Timer_ISR>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
static void HRTIM_Timer_ISR(HRTIM_HandleTypeDef *hhrtim,
                            uint32_t TimerIdx)
{
 8006382:	b580      	push	{r7, lr}
 8006384:	b084      	sub	sp, #16
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
 800638a:	6039      	str	r1, [r7, #0]
  uint32_t tisrflags = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxISR);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	3301      	adds	r3, #1
 8006394:	01db      	lsls	r3, r3, #7
 8006396:	4413      	add	r3, r2
 8006398:	3304      	adds	r3, #4
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	60fb      	str	r3, [r7, #12]
  uint32_t tdierits  = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxDIER);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	01db      	lsls	r3, r3, #7
 80063a6:	4413      	add	r3, r2
 80063a8:	338c      	adds	r3, #140	@ 0x8c
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	60bb      	str	r3, [r7, #8]

  /* Timer compare 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP1) != (uint32_t)RESET)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f003 0301 	and.w	r3, r3, #1
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d010      	beq.n	80063da <HRTIM_Timer_ISR+0x58>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP1) != (uint32_t)RESET)
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	f003 0301 	and.w	r3, r3, #1
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d00b      	beq.n	80063da <HRTIM_Timer_ISR+0x58>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP1);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681a      	ldr	r2, [r3, #0]
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	01db      	lsls	r3, r3, #7
 80063ca:	4413      	add	r3, r2
 80063cc:	3388      	adds	r3, #136	@ 0x88
 80063ce:	2201      	movs	r2, #1
 80063d0:	601a      	str	r2, [r3, #0]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, TimerIdx);
 80063d2:	6839      	ldr	r1, [r7, #0]
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f7ff f9b3 	bl	8005740 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP2) != (uint32_t)RESET)
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f003 0302 	and.w	r3, r3, #2
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d010      	beq.n	8006406 <HRTIM_Timer_ISR+0x84>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP2) != (uint32_t)RESET)
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	f003 0302 	and.w	r3, r3, #2
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00b      	beq.n	8006406 <HRTIM_Timer_ISR+0x84>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP2);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	01db      	lsls	r3, r3, #7
 80063f6:	4413      	add	r3, r2
 80063f8:	3388      	adds	r3, #136	@ 0x88
 80063fa:	2202      	movs	r2, #2
 80063fc:	601a      	str	r2, [r3, #0]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, TimerIdx);
 80063fe:	6839      	ldr	r1, [r7, #0]
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f7ff f9a8 	bl	8005756 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 3 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP3) != (uint32_t)RESET)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f003 0304 	and.w	r3, r3, #4
 800640c:	2b00      	cmp	r3, #0
 800640e:	d010      	beq.n	8006432 <HRTIM_Timer_ISR+0xb0>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP3) != (uint32_t)RESET)
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	f003 0304 	and.w	r3, r3, #4
 8006416:	2b00      	cmp	r3, #0
 8006418:	d00b      	beq.n	8006432 <HRTIM_Timer_ISR+0xb0>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP3);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	01db      	lsls	r3, r3, #7
 8006422:	4413      	add	r3, r2
 8006424:	3388      	adds	r3, #136	@ 0x88
 8006426:	2204      	movs	r2, #4
 8006428:	601a      	str	r2, [r3, #0]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, TimerIdx);
 800642a:	6839      	ldr	r1, [r7, #0]
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f7ff f99d 	bl	800576c <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 4 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP4) != (uint32_t)RESET)
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f003 0308 	and.w	r3, r3, #8
 8006438:	2b00      	cmp	r3, #0
 800643a:	d010      	beq.n	800645e <HRTIM_Timer_ISR+0xdc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP4) != (uint32_t)RESET)
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	f003 0308 	and.w	r3, r3, #8
 8006442:	2b00      	cmp	r3, #0
 8006444:	d00b      	beq.n	800645e <HRTIM_Timer_ISR+0xdc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP4);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	01db      	lsls	r3, r3, #7
 800644e:	4413      	add	r3, r2
 8006450:	3388      	adds	r3, #136	@ 0x88
 8006452:	2208      	movs	r2, #8
 8006454:	601a      	str	r2, [r3, #0]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, TimerIdx);
 8006456:	6839      	ldr	r1, [r7, #0]
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f7ff f992 	bl	8005782 <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer repetition event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_REP) != (uint32_t)RESET)
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f003 0310 	and.w	r3, r3, #16
 8006464:	2b00      	cmp	r3, #0
 8006466:	d010      	beq.n	800648a <HRTIM_Timer_ISR+0x108>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_REP) != (uint32_t)RESET)
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	f003 0310 	and.w	r3, r3, #16
 800646e:	2b00      	cmp	r3, #0
 8006470:	d00b      	beq.n	800648a <HRTIM_Timer_ISR+0x108>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_REP);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	01db      	lsls	r3, r3, #7
 800647a:	4413      	add	r3, r2
 800647c:	3388      	adds	r3, #136	@ 0x88
 800647e:	2210      	movs	r2, #16
 8006480:	601a      	str	r2, [r3, #0]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, TimerIdx);
 8006482:	6839      	ldr	r1, [r7, #0]
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f7ff f950 	bl	800572a <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer registers update event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_UPD) != (uint32_t)RESET)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006490:	2b00      	cmp	r3, #0
 8006492:	d010      	beq.n	80064b6 <HRTIM_Timer_ISR+0x134>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_UPD) != (uint32_t)RESET)
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800649a:	2b00      	cmp	r3, #0
 800649c:	d00b      	beq.n	80064b6 <HRTIM_Timer_ISR+0x134>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_UPD);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681a      	ldr	r2, [r3, #0]
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	01db      	lsls	r3, r3, #7
 80064a6:	4413      	add	r3, r2
 80064a8:	3388      	adds	r3, #136	@ 0x88
 80064aa:	2240      	movs	r2, #64	@ 0x40
 80064ac:	601a      	str	r2, [r3, #0]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, TimerIdx);
 80064ae:	6839      	ldr	r1, [r7, #0]
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f7ff f92f 	bl	8005714 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT1) != (uint32_t)RESET)
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d010      	beq.n	80064e2 <HRTIM_Timer_ISR+0x160>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT1) != (uint32_t)RESET)
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d00b      	beq.n	80064e2 <HRTIM_Timer_ISR+0x160>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT1);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	01db      	lsls	r3, r3, #7
 80064d2:	4413      	add	r3, r2
 80064d4:	3388      	adds	r3, #136	@ 0x88
 80064d6:	2280      	movs	r2, #128	@ 0x80
 80064d8:	601a      	str	r2, [r3, #0]

      /* Invoke capture 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture1EventCallback(hhrtim, TimerIdx);
 80064da:	6839      	ldr	r1, [r7, #0]
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f7ff f95b 	bl	8005798 <HAL_HRTIM_Capture1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT2) != (uint32_t)RESET)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d011      	beq.n	8006510 <HRTIM_Timer_ISR+0x18e>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT2) != (uint32_t)RESET)
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d00c      	beq.n	8006510 <HRTIM_Timer_ISR+0x18e>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT2);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681a      	ldr	r2, [r3, #0]
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	01db      	lsls	r3, r3, #7
 80064fe:	4413      	add	r3, r2
 8006500:	3388      	adds	r3, #136	@ 0x88
 8006502:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006506:	601a      	str	r2, [r3, #0]

      /* Invoke capture 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture2EventCallback(hhrtim, TimerIdx);
 8006508:	6839      	ldr	r1, [r7, #0]
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f7ff f94f 	bl	80057ae <HAL_HRTIM_Capture2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET1) != (uint32_t)RESET)
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006516:	2b00      	cmp	r3, #0
 8006518:	d011      	beq.n	800653e <HRTIM_Timer_ISR+0x1bc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET1) != (uint32_t)RESET)
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006520:	2b00      	cmp	r3, #0
 8006522:	d00c      	beq.n	800653e <HRTIM_Timer_ISR+0x1bc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET1);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	01db      	lsls	r3, r3, #7
 800652c:	4413      	add	r3, r2
 800652e:	3388      	adds	r3, #136	@ 0x88
 8006530:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006534:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1SetCallback(hhrtim, TimerIdx);
 8006536:	6839      	ldr	r1, [r7, #0]
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f7ff f959 	bl	80057f0 <HAL_HRTIM_Output1SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST1) != (uint32_t)RESET)
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006544:	2b00      	cmp	r3, #0
 8006546:	d011      	beq.n	800656c <HRTIM_Timer_ISR+0x1ea>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST1) != (uint32_t)RESET)
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00c      	beq.n	800656c <HRTIM_Timer_ISR+0x1ea>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST1);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	01db      	lsls	r3, r3, #7
 800655a:	4413      	add	r3, r2
 800655c:	3388      	adds	r3, #136	@ 0x88
 800655e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006562:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1ResetCallback(hhrtim, TimerIdx);
 8006564:	6839      	ldr	r1, [r7, #0]
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f7ff f94d 	bl	8005806 <HAL_HRTIM_Output1ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET2) != (uint32_t)RESET)
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006572:	2b00      	cmp	r3, #0
 8006574:	d011      	beq.n	800659a <HRTIM_Timer_ISR+0x218>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET2) != (uint32_t)RESET)
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800657c:	2b00      	cmp	r3, #0
 800657e:	d00c      	beq.n	800659a <HRTIM_Timer_ISR+0x218>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET2);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681a      	ldr	r2, [r3, #0]
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	01db      	lsls	r3, r3, #7
 8006588:	4413      	add	r3, r2
 800658a:	3388      	adds	r3, #136	@ 0x88
 800658c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006590:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2SetCallback(hhrtim, TimerIdx);
 8006592:	6839      	ldr	r1, [r7, #0]
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f7ff f941 	bl	800581c <HAL_HRTIM_Output2SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST2) != (uint32_t)RESET)
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d011      	beq.n	80065c8 <HRTIM_Timer_ISR+0x246>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST2) != (uint32_t)RESET)
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d00c      	beq.n	80065c8 <HRTIM_Timer_ISR+0x246>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST2);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	01db      	lsls	r3, r3, #7
 80065b6:	4413      	add	r3, r2
 80065b8:	3388      	adds	r3, #136	@ 0x88
 80065ba:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80065be:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2ResetCallback(hhrtim, TimerIdx);
 80065c0:	6839      	ldr	r1, [r7, #0]
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f7ff f935 	bl	8005832 <HAL_HRTIM_Output2ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST) != (uint32_t)RESET)
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d011      	beq.n	80065f6 <HRTIM_Timer_ISR+0x274>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST) != (uint32_t)RESET)
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d00c      	beq.n	80065f6 <HRTIM_Timer_ISR+0x274>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	01db      	lsls	r3, r3, #7
 80065e4:	4413      	add	r3, r2
 80065e6:	3388      	adds	r3, #136	@ 0x88
 80065e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80065ec:	601a      	str	r2, [r3, #0]

      /* Invoke timer reset callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->CounterResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_CounterResetCallback(hhrtim, TimerIdx);
 80065ee:	6839      	ldr	r1, [r7, #0]
 80065f0:	6878      	ldr	r0, [r7, #4]
 80065f2:	f7ff f8f2 	bl	80057da <HAL_HRTIM_CounterResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Delayed protection event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_DLYPRT) != (uint32_t)RESET)
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d011      	beq.n	8006624 <HRTIM_Timer_ISR+0x2a2>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_DLYPRT) != (uint32_t)RESET)
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006606:	2b00      	cmp	r3, #0
 8006608:	d00c      	beq.n	8006624 <HRTIM_Timer_ISR+0x2a2>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_DLYPRT);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	01db      	lsls	r3, r3, #7
 8006612:	4413      	add	r3, r2
 8006614:	3388      	adds	r3, #136	@ 0x88
 8006616:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800661a:	601a      	str	r2, [r3, #0]

      /* Invoke delayed protection callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DelayedProtectionCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_DelayedProtectionCallback(hhrtim, TimerIdx);
 800661c:	6839      	ldr	r1, [r7, #0]
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f7ff f8d0 	bl	80057c4 <HAL_HRTIM_DelayedProtectionCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8006624:	bf00      	nop
 8006626:	3710      	adds	r7, #16
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}

0800662c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b084      	sub	sp, #16
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d101      	bne.n	800663e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	e0c0      	b.n	80067c0 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8006644:	b2db      	uxtb	r3, r3
 8006646:	2b00      	cmp	r3, #0
 8006648:	d106      	bne.n	8006658 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2200      	movs	r2, #0
 800664e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f7fb fbb4 	bl	8001dc0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2203      	movs	r2, #3
 800665c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4618      	mov	r0, r3
 8006666:	f004 fe82 	bl	800b36e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800666a:	2300      	movs	r3, #0
 800666c:	73fb      	strb	r3, [r7, #15]
 800666e:	e03e      	b.n	80066ee <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006670:	7bfa      	ldrb	r2, [r7, #15]
 8006672:	6879      	ldr	r1, [r7, #4]
 8006674:	4613      	mov	r3, r2
 8006676:	009b      	lsls	r3, r3, #2
 8006678:	4413      	add	r3, r2
 800667a:	00db      	lsls	r3, r3, #3
 800667c:	440b      	add	r3, r1
 800667e:	3311      	adds	r3, #17
 8006680:	2201      	movs	r2, #1
 8006682:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006684:	7bfa      	ldrb	r2, [r7, #15]
 8006686:	6879      	ldr	r1, [r7, #4]
 8006688:	4613      	mov	r3, r2
 800668a:	009b      	lsls	r3, r3, #2
 800668c:	4413      	add	r3, r2
 800668e:	00db      	lsls	r3, r3, #3
 8006690:	440b      	add	r3, r1
 8006692:	3310      	adds	r3, #16
 8006694:	7bfa      	ldrb	r2, [r7, #15]
 8006696:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006698:	7bfa      	ldrb	r2, [r7, #15]
 800669a:	6879      	ldr	r1, [r7, #4]
 800669c:	4613      	mov	r3, r2
 800669e:	009b      	lsls	r3, r3, #2
 80066a0:	4413      	add	r3, r2
 80066a2:	00db      	lsls	r3, r3, #3
 80066a4:	440b      	add	r3, r1
 80066a6:	3313      	adds	r3, #19
 80066a8:	2200      	movs	r2, #0
 80066aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80066ac:	7bfa      	ldrb	r2, [r7, #15]
 80066ae:	6879      	ldr	r1, [r7, #4]
 80066b0:	4613      	mov	r3, r2
 80066b2:	009b      	lsls	r3, r3, #2
 80066b4:	4413      	add	r3, r2
 80066b6:	00db      	lsls	r3, r3, #3
 80066b8:	440b      	add	r3, r1
 80066ba:	3320      	adds	r3, #32
 80066bc:	2200      	movs	r2, #0
 80066be:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80066c0:	7bfa      	ldrb	r2, [r7, #15]
 80066c2:	6879      	ldr	r1, [r7, #4]
 80066c4:	4613      	mov	r3, r2
 80066c6:	009b      	lsls	r3, r3, #2
 80066c8:	4413      	add	r3, r2
 80066ca:	00db      	lsls	r3, r3, #3
 80066cc:	440b      	add	r3, r1
 80066ce:	3324      	adds	r3, #36	@ 0x24
 80066d0:	2200      	movs	r2, #0
 80066d2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80066d4:	7bfb      	ldrb	r3, [r7, #15]
 80066d6:	6879      	ldr	r1, [r7, #4]
 80066d8:	1c5a      	adds	r2, r3, #1
 80066da:	4613      	mov	r3, r2
 80066dc:	009b      	lsls	r3, r3, #2
 80066de:	4413      	add	r3, r2
 80066e0:	00db      	lsls	r3, r3, #3
 80066e2:	440b      	add	r3, r1
 80066e4:	2200      	movs	r2, #0
 80066e6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80066e8:	7bfb      	ldrb	r3, [r7, #15]
 80066ea:	3301      	adds	r3, #1
 80066ec:	73fb      	strb	r3, [r7, #15]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	791b      	ldrb	r3, [r3, #4]
 80066f2:	7bfa      	ldrb	r2, [r7, #15]
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d3bb      	bcc.n	8006670 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80066f8:	2300      	movs	r3, #0
 80066fa:	73fb      	strb	r3, [r7, #15]
 80066fc:	e044      	b.n	8006788 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80066fe:	7bfa      	ldrb	r2, [r7, #15]
 8006700:	6879      	ldr	r1, [r7, #4]
 8006702:	4613      	mov	r3, r2
 8006704:	009b      	lsls	r3, r3, #2
 8006706:	4413      	add	r3, r2
 8006708:	00db      	lsls	r3, r3, #3
 800670a:	440b      	add	r3, r1
 800670c:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8006710:	2200      	movs	r2, #0
 8006712:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006714:	7bfa      	ldrb	r2, [r7, #15]
 8006716:	6879      	ldr	r1, [r7, #4]
 8006718:	4613      	mov	r3, r2
 800671a:	009b      	lsls	r3, r3, #2
 800671c:	4413      	add	r3, r2
 800671e:	00db      	lsls	r3, r3, #3
 8006720:	440b      	add	r3, r1
 8006722:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006726:	7bfa      	ldrb	r2, [r7, #15]
 8006728:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800672a:	7bfa      	ldrb	r2, [r7, #15]
 800672c:	6879      	ldr	r1, [r7, #4]
 800672e:	4613      	mov	r3, r2
 8006730:	009b      	lsls	r3, r3, #2
 8006732:	4413      	add	r3, r2
 8006734:	00db      	lsls	r3, r3, #3
 8006736:	440b      	add	r3, r1
 8006738:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800673c:	2200      	movs	r2, #0
 800673e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006740:	7bfa      	ldrb	r2, [r7, #15]
 8006742:	6879      	ldr	r1, [r7, #4]
 8006744:	4613      	mov	r3, r2
 8006746:	009b      	lsls	r3, r3, #2
 8006748:	4413      	add	r3, r2
 800674a:	00db      	lsls	r3, r3, #3
 800674c:	440b      	add	r3, r1
 800674e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8006752:	2200      	movs	r2, #0
 8006754:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006756:	7bfa      	ldrb	r2, [r7, #15]
 8006758:	6879      	ldr	r1, [r7, #4]
 800675a:	4613      	mov	r3, r2
 800675c:	009b      	lsls	r3, r3, #2
 800675e:	4413      	add	r3, r2
 8006760:	00db      	lsls	r3, r3, #3
 8006762:	440b      	add	r3, r1
 8006764:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006768:	2200      	movs	r2, #0
 800676a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800676c:	7bfa      	ldrb	r2, [r7, #15]
 800676e:	6879      	ldr	r1, [r7, #4]
 8006770:	4613      	mov	r3, r2
 8006772:	009b      	lsls	r3, r3, #2
 8006774:	4413      	add	r3, r2
 8006776:	00db      	lsls	r3, r3, #3
 8006778:	440b      	add	r3, r1
 800677a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800677e:	2200      	movs	r2, #0
 8006780:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006782:	7bfb      	ldrb	r3, [r7, #15]
 8006784:	3301      	adds	r3, #1
 8006786:	73fb      	strb	r3, [r7, #15]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	791b      	ldrb	r3, [r3, #4]
 800678c:	7bfa      	ldrb	r2, [r7, #15]
 800678e:	429a      	cmp	r2, r3
 8006790:	d3b5      	bcc.n	80066fe <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6818      	ldr	r0, [r3, #0]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	3304      	adds	r3, #4
 800679a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800679e:	f004 fe01 	bl	800b3a4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2200      	movs	r2, #0
 80067a6:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2201      	movs	r2, #1
 80067ac:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	7a9b      	ldrb	r3, [r3, #10]
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d102      	bne.n	80067be <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80067b8:	6878      	ldr	r0, [r7, #4]
 80067ba:	f001 fa26 	bl	8007c0a <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80067be:	2300      	movs	r3, #0
}
 80067c0:	4618      	mov	r0, r3
 80067c2:	3710      	adds	r7, #16
 80067c4:	46bd      	mov	sp, r7
 80067c6:	bd80      	pop	{r7, pc}

080067c8 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4618      	mov	r0, r3
 80067d6:	f005 fbc6 	bl	800bf66 <USB_ReadInterrupts>
 80067da:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d003      	beq.n	80067ee <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f000 f983 	bl	8006af2 <PCD_EP_ISR_Handler>

    return;
 80067ec:	e110      	b.n	8006a10 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d013      	beq.n	8006820 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006800:	b29a      	uxth	r2, r3
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800680a:	b292      	uxth	r2, r2
 800680c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8006810:	6878      	ldr	r0, [r7, #4]
 8006812:	f000 f92c 	bl	8006a6e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006816:	2100      	movs	r1, #0
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f000 f946 	bl	8006aaa <HAL_PCD_SetAddress>

    return;
 800681e:	e0f7      	b.n	8006a10 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00c      	beq.n	8006844 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006832:	b29a      	uxth	r2, r3
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800683c:	b292      	uxth	r2, r2
 800683e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006842:	e0e5      	b.n	8006a10 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800684a:	2b00      	cmp	r3, #0
 800684c:	d00c      	beq.n	8006868 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006856:	b29a      	uxth	r2, r3
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006860:	b292      	uxth	r2, r2
 8006862:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006866:	e0d3      	b.n	8006a10 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800686e:	2b00      	cmp	r3, #0
 8006870:	d034      	beq.n	80068dc <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800687a:	b29a      	uxth	r2, r3
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f022 0204 	bic.w	r2, r2, #4
 8006884:	b292      	uxth	r2, r2
 8006886:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006892:	b29a      	uxth	r2, r3
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f022 0208 	bic.w	r2, r2, #8
 800689c:	b292      	uxth	r2, r2
 800689e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d107      	bne.n	80068bc <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2200      	movs	r2, #0
 80068b0:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80068b4:	2100      	movs	r1, #0
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f001 f9d1 	bl	8007c5e <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f000 f8ea 	bl	8006a96 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80068ca:	b29a      	uxth	r2, r3
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80068d4:	b292      	uxth	r2, r2
 80068d6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80068da:	e099      	b.n	8006a10 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d027      	beq.n	8006936 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80068ee:	b29a      	uxth	r2, r3
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f042 0208 	orr.w	r2, r2, #8
 80068f8:	b292      	uxth	r2, r2
 80068fa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006906:	b29a      	uxth	r2, r3
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006910:	b292      	uxth	r2, r2
 8006912:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800691e:	b29a      	uxth	r2, r3
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f042 0204 	orr.w	r2, r2, #4
 8006928:	b292      	uxth	r2, r2
 800692a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 f8a7 	bl	8006a82 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8006934:	e06c      	b.n	8006a10 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800693c:	2b00      	cmp	r3, #0
 800693e:	d040      	beq.n	80069c2 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006948:	b29a      	uxth	r2, r3
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006952:	b292      	uxth	r2, r2
 8006954:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800695e:	2b00      	cmp	r3, #0
 8006960:	d12b      	bne.n	80069ba <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800696a:	b29a      	uxth	r2, r3
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f042 0204 	orr.w	r2, r2, #4
 8006974:	b292      	uxth	r2, r2
 8006976:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006982:	b29a      	uxth	r2, r3
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f042 0208 	orr.w	r2, r2, #8
 800698c:	b292      	uxth	r2, r2
 800698e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2201      	movs	r2, #1
 8006996:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80069a2:	b29b      	uxth	r3, r3
 80069a4:	089b      	lsrs	r3, r3, #2
 80069a6:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80069b0:	2101      	movs	r1, #1
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f001 f953 	bl	8007c5e <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80069b8:	e02a      	b.n	8006a10 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f000 f861 	bl	8006a82 <HAL_PCD_SuspendCallback>
    return;
 80069c0:	e026      	b.n	8006a10 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d00f      	beq.n	80069ec <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80069d4:	b29a      	uxth	r2, r3
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80069de:	b292      	uxth	r2, r2
 80069e0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f000 f838 	bl	8006a5a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80069ea:	e011      	b.n	8006a10 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d00c      	beq.n	8006a10 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80069fe:	b29a      	uxth	r2, r3
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006a08:	b292      	uxth	r2, r2
 8006a0a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006a0e:	bf00      	nop
  }
}
 8006a10:	3710      	adds	r7, #16
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}

08006a16 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8006a16:	b480      	push	{r7}
 8006a18:	b083      	sub	sp, #12
 8006a1a:	af00      	add	r7, sp, #0
 8006a1c:	6078      	str	r0, [r7, #4]
 8006a1e:	460b      	mov	r3, r1
 8006a20:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8006a22:	bf00      	nop
 8006a24:	370c      	adds	r7, #12
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr

08006a2e <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8006a2e:	b480      	push	{r7}
 8006a30:	b083      	sub	sp, #12
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6078      	str	r0, [r7, #4]
 8006a36:	460b      	mov	r3, r1
 8006a38:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8006a3a:	bf00      	nop
 8006a3c:	370c      	adds	r7, #12
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr

08006a46 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8006a46:	b480      	push	{r7}
 8006a48:	b083      	sub	sp, #12
 8006a4a:	af00      	add	r7, sp, #0
 8006a4c:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8006a4e:	bf00      	nop
 8006a50:	370c      	adds	r7, #12
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr

08006a5a <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8006a5a:	b480      	push	{r7}
 8006a5c:	b083      	sub	sp, #12
 8006a5e:	af00      	add	r7, sp, #0
 8006a60:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8006a62:	bf00      	nop
 8006a64:	370c      	adds	r7, #12
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr

08006a6e <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8006a6e:	b480      	push	{r7}
 8006a70:	b083      	sub	sp, #12
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8006a76:	bf00      	nop
 8006a78:	370c      	adds	r7, #12
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr

08006a82 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8006a82:	b480      	push	{r7}
 8006a84:	b083      	sub	sp, #12
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8006a8a:	bf00      	nop
 8006a8c:	370c      	adds	r7, #12
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a94:	4770      	bx	lr

08006a96 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8006a96:	b480      	push	{r7}
 8006a98:	b083      	sub	sp, #12
 8006a9a:	af00      	add	r7, sp, #0
 8006a9c:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8006a9e:	bf00      	nop
 8006aa0:	370c      	adds	r7, #12
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa8:	4770      	bx	lr

08006aaa <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006aaa:	b580      	push	{r7, lr}
 8006aac:	b082      	sub	sp, #8
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	6078      	str	r0, [r7, #4]
 8006ab2:	460b      	mov	r3, r1
 8006ab4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d101      	bne.n	8006ac4 <HAL_PCD_SetAddress+0x1a>
 8006ac0:	2302      	movs	r3, #2
 8006ac2:	e012      	b.n	8006aea <HAL_PCD_SetAddress+0x40>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	78fa      	ldrb	r2, [r7, #3]
 8006ad0:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	78fa      	ldrb	r2, [r7, #3]
 8006ad8:	4611      	mov	r1, r2
 8006ada:	4618      	mov	r0, r3
 8006adc:	f005 fa2f 	bl	800bf3e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006ae8:	2300      	movs	r3, #0
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3708      	adds	r7, #8
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}

08006af2 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8006af2:	b580      	push	{r7, lr}
 8006af4:	b092      	sub	sp, #72	@ 0x48
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006afa:	e333      	b.n	8007164 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006b04:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8006b06:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006b08:	b2db      	uxtb	r3, r3
 8006b0a:	f003 030f 	and.w	r3, r3, #15
 8006b0e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8006b12:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	f040 8108 	bne.w	8006d2c <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8006b1c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006b1e:	f003 0310 	and.w	r3, r3, #16
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d14c      	bne.n	8006bc0 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	881b      	ldrh	r3, [r3, #0]
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8006b32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b36:	813b      	strh	r3, [r7, #8]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681a      	ldr	r2, [r3, #0]
 8006b3c:	893b      	ldrh	r3, [r7, #8]
 8006b3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b46:	b29b      	uxth	r3, r3
 8006b48:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	3310      	adds	r3, #16
 8006b4e:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	461a      	mov	r2, r3
 8006b5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	00db      	lsls	r3, r3, #3
 8006b62:	4413      	add	r3, r2
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	6812      	ldr	r2, [r2, #0]
 8006b68:	4413      	add	r3, r2
 8006b6a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006b6e:	881b      	ldrh	r3, [r3, #0]
 8006b70:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006b74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b76:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8006b78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b7a:	695a      	ldr	r2, [r3, #20]
 8006b7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b7e:	69db      	ldr	r3, [r3, #28]
 8006b80:	441a      	add	r2, r3
 8006b82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b84:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8006b86:	2100      	movs	r1, #0
 8006b88:	6878      	ldr	r0, [r7, #4]
 8006b8a:	f7ff ff50 	bl	8006a2e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	7b1b      	ldrb	r3, [r3, #12]
 8006b92:	b2db      	uxtb	r3, r3
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	f000 82e5 	beq.w	8007164 <PCD_EP_ISR_Handler+0x672>
 8006b9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b9c:	699b      	ldr	r3, [r3, #24]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	f040 82e0 	bne.w	8007164 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	7b1b      	ldrb	r3, [r3, #12]
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006bae:	b2da      	uxtb	r2, r3
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	731a      	strb	r2, [r3, #12]
 8006bbe:	e2d1      	b.n	8007164 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006bc6:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	881b      	ldrh	r3, [r3, #0]
 8006bce:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8006bd0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006bd2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d032      	beq.n	8006c40 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	461a      	mov	r2, r3
 8006be6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	00db      	lsls	r3, r3, #3
 8006bec:	4413      	add	r3, r2
 8006bee:	687a      	ldr	r2, [r7, #4]
 8006bf0:	6812      	ldr	r2, [r2, #0]
 8006bf2:	4413      	add	r3, r2
 8006bf4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006bf8:	881b      	ldrh	r3, [r3, #0]
 8006bfa:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006bfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c00:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6818      	ldr	r0, [r3, #0]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8006c0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c0e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8006c10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c12:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006c14:	b29b      	uxth	r3, r3
 8006c16:	f005 f9f8 	bl	800c00a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	881b      	ldrh	r3, [r3, #0]
 8006c20:	b29a      	uxth	r2, r3
 8006c22:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006c26:	4013      	ands	r3, r2
 8006c28:	817b      	strh	r3, [r7, #10]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	897a      	ldrh	r2, [r7, #10]
 8006c30:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006c34:	b292      	uxth	r2, r2
 8006c36:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f7ff ff04 	bl	8006a46 <HAL_PCD_SetupStageCallback>
 8006c3e:	e291      	b.n	8007164 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006c40:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	f280 828d 	bge.w	8007164 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	881b      	ldrh	r3, [r3, #0]
 8006c50:	b29a      	uxth	r2, r3
 8006c52:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006c56:	4013      	ands	r3, r2
 8006c58:	81fb      	strh	r3, [r7, #14]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	89fa      	ldrh	r2, [r7, #14]
 8006c60:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006c64:	b292      	uxth	r2, r2
 8006c66:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	461a      	mov	r2, r3
 8006c74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c76:	781b      	ldrb	r3, [r3, #0]
 8006c78:	00db      	lsls	r3, r3, #3
 8006c7a:	4413      	add	r3, r2
 8006c7c:	687a      	ldr	r2, [r7, #4]
 8006c7e:	6812      	ldr	r2, [r2, #0]
 8006c80:	4413      	add	r3, r2
 8006c82:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006c86:	881b      	ldrh	r3, [r3, #0]
 8006c88:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006c8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c8e:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8006c90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c92:	69db      	ldr	r3, [r3, #28]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d019      	beq.n	8006ccc <PCD_EP_ISR_Handler+0x1da>
 8006c98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c9a:	695b      	ldr	r3, [r3, #20]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d015      	beq.n	8006ccc <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6818      	ldr	r0, [r3, #0]
 8006ca4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ca6:	6959      	ldr	r1, [r3, #20]
 8006ca8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006caa:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8006cac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cae:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	f005 f9aa 	bl	800c00a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8006cb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cb8:	695a      	ldr	r2, [r3, #20]
 8006cba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cbc:	69db      	ldr	r3, [r3, #28]
 8006cbe:	441a      	add	r2, r3
 8006cc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cc2:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006cc4:	2100      	movs	r1, #0
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f7ff fea5 	bl	8006a16 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	881b      	ldrh	r3, [r3, #0]
 8006cd2:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8006cd4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006cd6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	f040 8242 	bne.w	8007164 <PCD_EP_ISR_Handler+0x672>
 8006ce0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006ce2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006ce6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006cea:	f000 823b 	beq.w	8007164 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	881b      	ldrh	r3, [r3, #0]
 8006cf4:	b29b      	uxth	r3, r3
 8006cf6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006cfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cfe:	81bb      	strh	r3, [r7, #12]
 8006d00:	89bb      	ldrh	r3, [r7, #12]
 8006d02:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006d06:	81bb      	strh	r3, [r7, #12]
 8006d08:	89bb      	ldrh	r3, [r7, #12]
 8006d0a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006d0e:	81bb      	strh	r3, [r7, #12]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681a      	ldr	r2, [r3, #0]
 8006d14:	89bb      	ldrh	r3, [r7, #12]
 8006d16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d26:	b29b      	uxth	r3, r3
 8006d28:	8013      	strh	r3, [r2, #0]
 8006d2a:	e21b      	b.n	8007164 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	461a      	mov	r2, r3
 8006d32:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006d36:	009b      	lsls	r3, r3, #2
 8006d38:	4413      	add	r3, r2
 8006d3a:	881b      	ldrh	r3, [r3, #0]
 8006d3c:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006d3e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	f280 80f1 	bge.w	8006f2a <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006d52:	009b      	lsls	r3, r3, #2
 8006d54:	4413      	add	r3, r2
 8006d56:	881b      	ldrh	r3, [r3, #0]
 8006d58:	b29a      	uxth	r2, r3
 8006d5a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006d5e:	4013      	ands	r3, r2
 8006d60:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	461a      	mov	r2, r3
 8006d68:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006d6c:	009b      	lsls	r3, r3, #2
 8006d6e:	4413      	add	r3, r2
 8006d70:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006d72:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006d76:	b292      	uxth	r2, r2
 8006d78:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8006d7a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8006d7e:	4613      	mov	r3, r2
 8006d80:	009b      	lsls	r3, r3, #2
 8006d82:	4413      	add	r3, r2
 8006d84:	00db      	lsls	r3, r3, #3
 8006d86:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	4413      	add	r3, r2
 8006d8e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8006d90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d92:	7b1b      	ldrb	r3, [r3, #12]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d123      	bne.n	8006de0 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006da0:	b29b      	uxth	r3, r3
 8006da2:	461a      	mov	r2, r3
 8006da4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	00db      	lsls	r3, r3, #3
 8006daa:	4413      	add	r3, r2
 8006dac:	687a      	ldr	r2, [r7, #4]
 8006dae:	6812      	ldr	r2, [r2, #0]
 8006db0:	4413      	add	r3, r2
 8006db2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006db6:	881b      	ldrh	r3, [r3, #0]
 8006db8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006dbc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8006dc0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	f000 808b 	beq.w	8006ee0 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6818      	ldr	r0, [r3, #0]
 8006dce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dd0:	6959      	ldr	r1, [r3, #20]
 8006dd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dd4:	88da      	ldrh	r2, [r3, #6]
 8006dd6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006dda:	f005 f916 	bl	800c00a <USB_ReadPMA>
 8006dde:	e07f      	b.n	8006ee0 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8006de0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006de2:	78db      	ldrb	r3, [r3, #3]
 8006de4:	2b02      	cmp	r3, #2
 8006de6:	d109      	bne.n	8006dfc <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8006de8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006dea:	461a      	mov	r2, r3
 8006dec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f000 f9c6 	bl	8007180 <HAL_PCD_EP_DB_Receive>
 8006df4:	4603      	mov	r3, r0
 8006df6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8006dfa:	e071      	b.n	8006ee0 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	461a      	mov	r2, r3
 8006e02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e04:	781b      	ldrb	r3, [r3, #0]
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	4413      	add	r3, r2
 8006e0a:	881b      	ldrh	r3, [r3, #0]
 8006e0c:	b29b      	uxth	r3, r3
 8006e0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e16:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	461a      	mov	r2, r3
 8006e1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e20:	781b      	ldrb	r3, [r3, #0]
 8006e22:	009b      	lsls	r3, r3, #2
 8006e24:	441a      	add	r2, r3
 8006e26:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006e28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e34:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006e38:	b29b      	uxth	r3, r3
 8006e3a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	461a      	mov	r2, r3
 8006e42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e44:	781b      	ldrb	r3, [r3, #0]
 8006e46:	009b      	lsls	r3, r3, #2
 8006e48:	4413      	add	r3, r2
 8006e4a:	881b      	ldrh	r3, [r3, #0]
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d022      	beq.n	8006e9c <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	461a      	mov	r2, r3
 8006e62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e64:	781b      	ldrb	r3, [r3, #0]
 8006e66:	00db      	lsls	r3, r3, #3
 8006e68:	4413      	add	r3, r2
 8006e6a:	687a      	ldr	r2, [r7, #4]
 8006e6c:	6812      	ldr	r2, [r2, #0]
 8006e6e:	4413      	add	r3, r2
 8006e70:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006e74:	881b      	ldrh	r3, [r3, #0]
 8006e76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e7a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8006e7e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d02c      	beq.n	8006ee0 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6818      	ldr	r0, [r3, #0]
 8006e8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e8c:	6959      	ldr	r1, [r3, #20]
 8006e8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e90:	891a      	ldrh	r2, [r3, #8]
 8006e92:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006e96:	f005 f8b8 	bl	800c00a <USB_ReadPMA>
 8006e9a:	e021      	b.n	8006ee0 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006eaa:	781b      	ldrb	r3, [r3, #0]
 8006eac:	00db      	lsls	r3, r3, #3
 8006eae:	4413      	add	r3, r2
 8006eb0:	687a      	ldr	r2, [r7, #4]
 8006eb2:	6812      	ldr	r2, [r2, #0]
 8006eb4:	4413      	add	r3, r2
 8006eb6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006eba:	881b      	ldrh	r3, [r3, #0]
 8006ebc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ec0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8006ec4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d009      	beq.n	8006ee0 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6818      	ldr	r0, [r3, #0]
 8006ed0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ed2:	6959      	ldr	r1, [r3, #20]
 8006ed4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ed6:	895a      	ldrh	r2, [r3, #10]
 8006ed8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006edc:	f005 f895 	bl	800c00a <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8006ee0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ee2:	69da      	ldr	r2, [r3, #28]
 8006ee4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006ee8:	441a      	add	r2, r3
 8006eea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006eec:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8006eee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ef0:	695a      	ldr	r2, [r3, #20]
 8006ef2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006ef6:	441a      	add	r2, r3
 8006ef8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006efa:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8006efc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006efe:	699b      	ldr	r3, [r3, #24]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d005      	beq.n	8006f10 <PCD_EP_ISR_Handler+0x41e>
 8006f04:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8006f08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f0a:	691b      	ldr	r3, [r3, #16]
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d206      	bcs.n	8006f1e <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8006f10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f12:	781b      	ldrb	r3, [r3, #0]
 8006f14:	4619      	mov	r1, r3
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f7ff fd7d 	bl	8006a16 <HAL_PCD_DataOutStageCallback>
 8006f1c:	e005      	b.n	8006f2a <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006f24:	4618      	mov	r0, r3
 8006f26:	f004 fa5b 	bl	800b3e0 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8006f2a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006f2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	f000 8117 	beq.w	8007164 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8006f36:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8006f3a:	4613      	mov	r3, r2
 8006f3c:	009b      	lsls	r3, r3, #2
 8006f3e:	4413      	add	r3, r2
 8006f40:	00db      	lsls	r3, r3, #3
 8006f42:	3310      	adds	r3, #16
 8006f44:	687a      	ldr	r2, [r7, #4]
 8006f46:	4413      	add	r3, r2
 8006f48:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	461a      	mov	r2, r3
 8006f50:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006f54:	009b      	lsls	r3, r3, #2
 8006f56:	4413      	add	r3, r2
 8006f58:	881b      	ldrh	r3, [r3, #0]
 8006f5a:	b29b      	uxth	r3, r3
 8006f5c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8006f60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f64:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	461a      	mov	r2, r3
 8006f6c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006f70:	009b      	lsls	r3, r3, #2
 8006f72:	441a      	add	r2, r3
 8006f74:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006f76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f7e:	b29b      	uxth	r3, r3
 8006f80:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8006f82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f84:	78db      	ldrb	r3, [r3, #3]
 8006f86:	2b01      	cmp	r3, #1
 8006f88:	f040 80a1 	bne.w	80070ce <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8006f8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f8e:	2200      	movs	r2, #0
 8006f90:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8006f92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f94:	7b1b      	ldrb	r3, [r3, #12]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	f000 8092 	beq.w	80070c0 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006f9c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006f9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d046      	beq.n	8007034 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006fa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fa8:	785b      	ldrb	r3, [r3, #1]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d126      	bne.n	8006ffc <PCD_EP_ISR_Handler+0x50a>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	617b      	str	r3, [r7, #20]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	4413      	add	r3, r2
 8006fc4:	617b      	str	r3, [r7, #20]
 8006fc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fc8:	781b      	ldrb	r3, [r3, #0]
 8006fca:	00da      	lsls	r2, r3, #3
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	4413      	add	r3, r2
 8006fd0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006fd4:	613b      	str	r3, [r7, #16]
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	881b      	ldrh	r3, [r3, #0]
 8006fda:	b29b      	uxth	r3, r3
 8006fdc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006fe0:	b29a      	uxth	r2, r3
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	801a      	strh	r2, [r3, #0]
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	881b      	ldrh	r3, [r3, #0]
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ff0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ff4:	b29a      	uxth	r2, r3
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	801a      	strh	r2, [r3, #0]
 8006ffa:	e061      	b.n	80070c0 <PCD_EP_ISR_Handler+0x5ce>
 8006ffc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ffe:	785b      	ldrb	r3, [r3, #1]
 8007000:	2b01      	cmp	r3, #1
 8007002:	d15d      	bne.n	80070c0 <PCD_EP_ISR_Handler+0x5ce>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	61fb      	str	r3, [r7, #28]
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007012:	b29b      	uxth	r3, r3
 8007014:	461a      	mov	r2, r3
 8007016:	69fb      	ldr	r3, [r7, #28]
 8007018:	4413      	add	r3, r2
 800701a:	61fb      	str	r3, [r7, #28]
 800701c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800701e:	781b      	ldrb	r3, [r3, #0]
 8007020:	00da      	lsls	r2, r3, #3
 8007022:	69fb      	ldr	r3, [r7, #28]
 8007024:	4413      	add	r3, r2
 8007026:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800702a:	61bb      	str	r3, [r7, #24]
 800702c:	69bb      	ldr	r3, [r7, #24]
 800702e:	2200      	movs	r2, #0
 8007030:	801a      	strh	r2, [r3, #0]
 8007032:	e045      	b.n	80070c0 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800703a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800703c:	785b      	ldrb	r3, [r3, #1]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d126      	bne.n	8007090 <PCD_EP_ISR_Handler+0x59e>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	627b      	str	r3, [r7, #36]	@ 0x24
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007050:	b29b      	uxth	r3, r3
 8007052:	461a      	mov	r2, r3
 8007054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007056:	4413      	add	r3, r2
 8007058:	627b      	str	r3, [r7, #36]	@ 0x24
 800705a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	00da      	lsls	r2, r3, #3
 8007060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007062:	4413      	add	r3, r2
 8007064:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007068:	623b      	str	r3, [r7, #32]
 800706a:	6a3b      	ldr	r3, [r7, #32]
 800706c:	881b      	ldrh	r3, [r3, #0]
 800706e:	b29b      	uxth	r3, r3
 8007070:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007074:	b29a      	uxth	r2, r3
 8007076:	6a3b      	ldr	r3, [r7, #32]
 8007078:	801a      	strh	r2, [r3, #0]
 800707a:	6a3b      	ldr	r3, [r7, #32]
 800707c:	881b      	ldrh	r3, [r3, #0]
 800707e:	b29b      	uxth	r3, r3
 8007080:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007084:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007088:	b29a      	uxth	r2, r3
 800708a:	6a3b      	ldr	r3, [r7, #32]
 800708c:	801a      	strh	r2, [r3, #0]
 800708e:	e017      	b.n	80070c0 <PCD_EP_ISR_Handler+0x5ce>
 8007090:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007092:	785b      	ldrb	r3, [r3, #1]
 8007094:	2b01      	cmp	r3, #1
 8007096:	d113      	bne.n	80070c0 <PCD_EP_ISR_Handler+0x5ce>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	461a      	mov	r2, r3
 80070a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070a6:	4413      	add	r3, r2
 80070a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80070aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070ac:	781b      	ldrb	r3, [r3, #0]
 80070ae:	00da      	lsls	r2, r3, #3
 80070b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070b2:	4413      	add	r3, r2
 80070b4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80070b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80070ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070bc:	2200      	movs	r2, #0
 80070be:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80070c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070c2:	781b      	ldrb	r3, [r3, #0]
 80070c4:	4619      	mov	r1, r3
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f7ff fcb1 	bl	8006a2e <HAL_PCD_DataInStageCallback>
 80070cc:	e04a      	b.n	8007164 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80070ce:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80070d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d13f      	bne.n	8007158 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070e0:	b29b      	uxth	r3, r3
 80070e2:	461a      	mov	r2, r3
 80070e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070e6:	781b      	ldrb	r3, [r3, #0]
 80070e8:	00db      	lsls	r3, r3, #3
 80070ea:	4413      	add	r3, r2
 80070ec:	687a      	ldr	r2, [r7, #4]
 80070ee:	6812      	ldr	r2, [r2, #0]
 80070f0:	4413      	add	r3, r2
 80070f2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80070f6:	881b      	ldrh	r3, [r3, #0]
 80070f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80070fc:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80070fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007100:	699a      	ldr	r2, [r3, #24]
 8007102:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007104:	429a      	cmp	r2, r3
 8007106:	d906      	bls.n	8007116 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8007108:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800710a:	699a      	ldr	r2, [r3, #24]
 800710c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800710e:	1ad2      	subs	r2, r2, r3
 8007110:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007112:	619a      	str	r2, [r3, #24]
 8007114:	e002      	b.n	800711c <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8007116:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007118:	2200      	movs	r2, #0
 800711a:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800711c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800711e:	699b      	ldr	r3, [r3, #24]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d106      	bne.n	8007132 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007124:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007126:	781b      	ldrb	r3, [r3, #0]
 8007128:	4619      	mov	r1, r3
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f7ff fc7f 	bl	8006a2e <HAL_PCD_DataInStageCallback>
 8007130:	e018      	b.n	8007164 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8007132:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007134:	695a      	ldr	r2, [r3, #20]
 8007136:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007138:	441a      	add	r2, r3
 800713a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800713c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800713e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007140:	69da      	ldr	r2, [r3, #28]
 8007142:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007144:	441a      	add	r2, r3
 8007146:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007148:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007150:	4618      	mov	r0, r3
 8007152:	f004 f945 	bl	800b3e0 <USB_EPStartXfer>
 8007156:	e005      	b.n	8007164 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8007158:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800715a:	461a      	mov	r2, r3
 800715c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f000 f917 	bl	8007392 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800716c:	b29b      	uxth	r3, r3
 800716e:	b21b      	sxth	r3, r3
 8007170:	2b00      	cmp	r3, #0
 8007172:	f6ff acc3 	blt.w	8006afc <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8007176:	2300      	movs	r3, #0
}
 8007178:	4618      	mov	r0, r3
 800717a:	3748      	adds	r7, #72	@ 0x48
 800717c:	46bd      	mov	sp, r7
 800717e:	bd80      	pop	{r7, pc}

08007180 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b088      	sub	sp, #32
 8007184:	af00      	add	r7, sp, #0
 8007186:	60f8      	str	r0, [r7, #12]
 8007188:	60b9      	str	r1, [r7, #8]
 800718a:	4613      	mov	r3, r2
 800718c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800718e:	88fb      	ldrh	r3, [r7, #6]
 8007190:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007194:	2b00      	cmp	r3, #0
 8007196:	d07c      	beq.n	8007292 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80071a0:	b29b      	uxth	r3, r3
 80071a2:	461a      	mov	r2, r3
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	781b      	ldrb	r3, [r3, #0]
 80071a8:	00db      	lsls	r3, r3, #3
 80071aa:	4413      	add	r3, r2
 80071ac:	68fa      	ldr	r2, [r7, #12]
 80071ae:	6812      	ldr	r2, [r2, #0]
 80071b0:	4413      	add	r3, r2
 80071b2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80071b6:	881b      	ldrh	r3, [r3, #0]
 80071b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80071bc:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	699a      	ldr	r2, [r3, #24]
 80071c2:	8b7b      	ldrh	r3, [r7, #26]
 80071c4:	429a      	cmp	r2, r3
 80071c6:	d306      	bcc.n	80071d6 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	699a      	ldr	r2, [r3, #24]
 80071cc:	8b7b      	ldrh	r3, [r7, #26]
 80071ce:	1ad2      	subs	r2, r2, r3
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	619a      	str	r2, [r3, #24]
 80071d4:	e002      	b.n	80071dc <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	2200      	movs	r2, #0
 80071da:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	699b      	ldr	r3, [r3, #24]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d123      	bne.n	800722c <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	461a      	mov	r2, r3
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	781b      	ldrb	r3, [r3, #0]
 80071ee:	009b      	lsls	r3, r3, #2
 80071f0:	4413      	add	r3, r2
 80071f2:	881b      	ldrh	r3, [r3, #0]
 80071f4:	b29b      	uxth	r3, r3
 80071f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80071fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071fe:	833b      	strh	r3, [r7, #24]
 8007200:	8b3b      	ldrh	r3, [r7, #24]
 8007202:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007206:	833b      	strh	r3, [r7, #24]
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	461a      	mov	r2, r3
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	781b      	ldrb	r3, [r3, #0]
 8007212:	009b      	lsls	r3, r3, #2
 8007214:	441a      	add	r2, r3
 8007216:	8b3b      	ldrh	r3, [r7, #24]
 8007218:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800721c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007220:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007224:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007228:	b29b      	uxth	r3, r3
 800722a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800722c:	88fb      	ldrh	r3, [r7, #6]
 800722e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007232:	2b00      	cmp	r3, #0
 8007234:	d01f      	beq.n	8007276 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	461a      	mov	r2, r3
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	781b      	ldrb	r3, [r3, #0]
 8007240:	009b      	lsls	r3, r3, #2
 8007242:	4413      	add	r3, r2
 8007244:	881b      	ldrh	r3, [r3, #0]
 8007246:	b29b      	uxth	r3, r3
 8007248:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800724c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007250:	82fb      	strh	r3, [r7, #22]
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	461a      	mov	r2, r3
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	009b      	lsls	r3, r3, #2
 800725e:	441a      	add	r2, r3
 8007260:	8afb      	ldrh	r3, [r7, #22]
 8007262:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007266:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800726a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800726e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007272:	b29b      	uxth	r3, r3
 8007274:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8007276:	8b7b      	ldrh	r3, [r7, #26]
 8007278:	2b00      	cmp	r3, #0
 800727a:	f000 8085 	beq.w	8007388 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	6818      	ldr	r0, [r3, #0]
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	6959      	ldr	r1, [r3, #20]
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	891a      	ldrh	r2, [r3, #8]
 800728a:	8b7b      	ldrh	r3, [r7, #26]
 800728c:	f004 febd 	bl	800c00a <USB_ReadPMA>
 8007290:	e07a      	b.n	8007388 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800729a:	b29b      	uxth	r3, r3
 800729c:	461a      	mov	r2, r3
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	781b      	ldrb	r3, [r3, #0]
 80072a2:	00db      	lsls	r3, r3, #3
 80072a4:	4413      	add	r3, r2
 80072a6:	68fa      	ldr	r2, [r7, #12]
 80072a8:	6812      	ldr	r2, [r2, #0]
 80072aa:	4413      	add	r3, r2
 80072ac:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80072b0:	881b      	ldrh	r3, [r3, #0]
 80072b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80072b6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	699a      	ldr	r2, [r3, #24]
 80072bc:	8b7b      	ldrh	r3, [r7, #26]
 80072be:	429a      	cmp	r2, r3
 80072c0:	d306      	bcc.n	80072d0 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	699a      	ldr	r2, [r3, #24]
 80072c6:	8b7b      	ldrh	r3, [r7, #26]
 80072c8:	1ad2      	subs	r2, r2, r3
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	619a      	str	r2, [r3, #24]
 80072ce:	e002      	b.n	80072d6 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	2200      	movs	r2, #0
 80072d4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	699b      	ldr	r3, [r3, #24]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d123      	bne.n	8007326 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	461a      	mov	r2, r3
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	781b      	ldrb	r3, [r3, #0]
 80072e8:	009b      	lsls	r3, r3, #2
 80072ea:	4413      	add	r3, r2
 80072ec:	881b      	ldrh	r3, [r3, #0]
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80072f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072f8:	83fb      	strh	r3, [r7, #30]
 80072fa:	8bfb      	ldrh	r3, [r7, #30]
 80072fc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007300:	83fb      	strh	r3, [r7, #30]
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	461a      	mov	r2, r3
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	781b      	ldrb	r3, [r3, #0]
 800730c:	009b      	lsls	r3, r3, #2
 800730e:	441a      	add	r2, r3
 8007310:	8bfb      	ldrh	r3, [r7, #30]
 8007312:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007316:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800731a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800731e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007322:	b29b      	uxth	r3, r3
 8007324:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8007326:	88fb      	ldrh	r3, [r7, #6]
 8007328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800732c:	2b00      	cmp	r3, #0
 800732e:	d11f      	bne.n	8007370 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	461a      	mov	r2, r3
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	781b      	ldrb	r3, [r3, #0]
 800733a:	009b      	lsls	r3, r3, #2
 800733c:	4413      	add	r3, r2
 800733e:	881b      	ldrh	r3, [r3, #0]
 8007340:	b29b      	uxth	r3, r3
 8007342:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007346:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800734a:	83bb      	strh	r3, [r7, #28]
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	461a      	mov	r2, r3
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	781b      	ldrb	r3, [r3, #0]
 8007356:	009b      	lsls	r3, r3, #2
 8007358:	441a      	add	r2, r3
 800735a:	8bbb      	ldrh	r3, [r7, #28]
 800735c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007360:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007364:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007368:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800736c:	b29b      	uxth	r3, r3
 800736e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8007370:	8b7b      	ldrh	r3, [r7, #26]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d008      	beq.n	8007388 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	6818      	ldr	r0, [r3, #0]
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	6959      	ldr	r1, [r3, #20]
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	895a      	ldrh	r2, [r3, #10]
 8007382:	8b7b      	ldrh	r3, [r7, #26]
 8007384:	f004 fe41 	bl	800c00a <USB_ReadPMA>
    }
  }

  return count;
 8007388:	8b7b      	ldrh	r3, [r7, #26]
}
 800738a:	4618      	mov	r0, r3
 800738c:	3720      	adds	r7, #32
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}

08007392 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007392:	b580      	push	{r7, lr}
 8007394:	b0a6      	sub	sp, #152	@ 0x98
 8007396:	af00      	add	r7, sp, #0
 8007398:	60f8      	str	r0, [r7, #12]
 800739a:	60b9      	str	r1, [r7, #8]
 800739c:	4613      	mov	r3, r2
 800739e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80073a0:	88fb      	ldrh	r3, [r7, #6]
 80073a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	f000 81f7 	beq.w	800779a <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	461a      	mov	r2, r3
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	781b      	ldrb	r3, [r3, #0]
 80073bc:	00db      	lsls	r3, r3, #3
 80073be:	4413      	add	r3, r2
 80073c0:	68fa      	ldr	r2, [r7, #12]
 80073c2:	6812      	ldr	r2, [r2, #0]
 80073c4:	4413      	add	r3, r2
 80073c6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80073ca:	881b      	ldrh	r3, [r3, #0]
 80073cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80073d0:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	699a      	ldr	r2, [r3, #24]
 80073d8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80073dc:	429a      	cmp	r2, r3
 80073de:	d907      	bls.n	80073f0 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	699a      	ldr	r2, [r3, #24]
 80073e4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80073e8:	1ad2      	subs	r2, r2, r3
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	619a      	str	r2, [r3, #24]
 80073ee:	e002      	b.n	80073f6 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	2200      	movs	r2, #0
 80073f4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	699b      	ldr	r3, [r3, #24]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	f040 80e1 	bne.w	80075c2 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	785b      	ldrb	r3, [r3, #1]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d126      	bne.n	8007456 <HAL_PCD_EP_DB_Transmit+0xc4>
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	633b      	str	r3, [r7, #48]	@ 0x30
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007416:	b29b      	uxth	r3, r3
 8007418:	461a      	mov	r2, r3
 800741a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800741c:	4413      	add	r3, r2
 800741e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	781b      	ldrb	r3, [r3, #0]
 8007424:	00da      	lsls	r2, r3, #3
 8007426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007428:	4413      	add	r3, r2
 800742a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800742e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007432:	881b      	ldrh	r3, [r3, #0]
 8007434:	b29b      	uxth	r3, r3
 8007436:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800743a:	b29a      	uxth	r2, r3
 800743c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800743e:	801a      	strh	r2, [r3, #0]
 8007440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007442:	881b      	ldrh	r3, [r3, #0]
 8007444:	b29b      	uxth	r3, r3
 8007446:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800744a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800744e:	b29a      	uxth	r2, r3
 8007450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007452:	801a      	strh	r2, [r3, #0]
 8007454:	e01a      	b.n	800748c <HAL_PCD_EP_DB_Transmit+0xfa>
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	785b      	ldrb	r3, [r3, #1]
 800745a:	2b01      	cmp	r3, #1
 800745c:	d116      	bne.n	800748c <HAL_PCD_EP_DB_Transmit+0xfa>
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800746c:	b29b      	uxth	r3, r3
 800746e:	461a      	mov	r2, r3
 8007470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007472:	4413      	add	r3, r2
 8007474:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	781b      	ldrb	r3, [r3, #0]
 800747a:	00da      	lsls	r2, r3, #3
 800747c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800747e:	4413      	add	r3, r2
 8007480:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007484:	637b      	str	r3, [r7, #52]	@ 0x34
 8007486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007488:	2200      	movs	r2, #0
 800748a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	785b      	ldrb	r3, [r3, #1]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d126      	bne.n	80074e8 <HAL_PCD_EP_DB_Transmit+0x156>
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	623b      	str	r3, [r7, #32]
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074a8:	b29b      	uxth	r3, r3
 80074aa:	461a      	mov	r2, r3
 80074ac:	6a3b      	ldr	r3, [r7, #32]
 80074ae:	4413      	add	r3, r2
 80074b0:	623b      	str	r3, [r7, #32]
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	781b      	ldrb	r3, [r3, #0]
 80074b6:	00da      	lsls	r2, r3, #3
 80074b8:	6a3b      	ldr	r3, [r7, #32]
 80074ba:	4413      	add	r3, r2
 80074bc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80074c0:	61fb      	str	r3, [r7, #28]
 80074c2:	69fb      	ldr	r3, [r7, #28]
 80074c4:	881b      	ldrh	r3, [r3, #0]
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80074cc:	b29a      	uxth	r2, r3
 80074ce:	69fb      	ldr	r3, [r7, #28]
 80074d0:	801a      	strh	r2, [r3, #0]
 80074d2:	69fb      	ldr	r3, [r7, #28]
 80074d4:	881b      	ldrh	r3, [r3, #0]
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074e0:	b29a      	uxth	r2, r3
 80074e2:	69fb      	ldr	r3, [r7, #28]
 80074e4:	801a      	strh	r2, [r3, #0]
 80074e6:	e017      	b.n	8007518 <HAL_PCD_EP_DB_Transmit+0x186>
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	785b      	ldrb	r3, [r3, #1]
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	d113      	bne.n	8007518 <HAL_PCD_EP_DB_Transmit+0x186>
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	461a      	mov	r2, r3
 80074fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074fe:	4413      	add	r3, r2
 8007500:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	781b      	ldrb	r3, [r3, #0]
 8007506:	00da      	lsls	r2, r3, #3
 8007508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800750a:	4413      	add	r3, r2
 800750c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007510:	627b      	str	r3, [r7, #36]	@ 0x24
 8007512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007514:	2200      	movs	r2, #0
 8007516:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	78db      	ldrb	r3, [r3, #3]
 800751c:	2b02      	cmp	r3, #2
 800751e:	d123      	bne.n	8007568 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	461a      	mov	r2, r3
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	781b      	ldrb	r3, [r3, #0]
 800752a:	009b      	lsls	r3, r3, #2
 800752c:	4413      	add	r3, r2
 800752e:	881b      	ldrh	r3, [r3, #0]
 8007530:	b29b      	uxth	r3, r3
 8007532:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007536:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800753a:	837b      	strh	r3, [r7, #26]
 800753c:	8b7b      	ldrh	r3, [r7, #26]
 800753e:	f083 0320 	eor.w	r3, r3, #32
 8007542:	837b      	strh	r3, [r7, #26]
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	461a      	mov	r2, r3
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	781b      	ldrb	r3, [r3, #0]
 800754e:	009b      	lsls	r3, r3, #2
 8007550:	441a      	add	r2, r3
 8007552:	8b7b      	ldrh	r3, [r7, #26]
 8007554:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007558:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800755c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007560:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007564:	b29b      	uxth	r3, r3
 8007566:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	781b      	ldrb	r3, [r3, #0]
 800756c:	4619      	mov	r1, r3
 800756e:	68f8      	ldr	r0, [r7, #12]
 8007570:	f7ff fa5d 	bl	8006a2e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007574:	88fb      	ldrh	r3, [r7, #6]
 8007576:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800757a:	2b00      	cmp	r3, #0
 800757c:	d01f      	beq.n	80075be <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	461a      	mov	r2, r3
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	781b      	ldrb	r3, [r3, #0]
 8007588:	009b      	lsls	r3, r3, #2
 800758a:	4413      	add	r3, r2
 800758c:	881b      	ldrh	r3, [r3, #0]
 800758e:	b29b      	uxth	r3, r3
 8007590:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007594:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007598:	833b      	strh	r3, [r7, #24]
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	461a      	mov	r2, r3
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	781b      	ldrb	r3, [r3, #0]
 80075a4:	009b      	lsls	r3, r3, #2
 80075a6:	441a      	add	r2, r3
 80075a8:	8b3b      	ldrh	r3, [r7, #24]
 80075aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075b2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80075b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80075be:	2300      	movs	r3, #0
 80075c0:	e31f      	b.n	8007c02 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80075c2:	88fb      	ldrh	r3, [r7, #6]
 80075c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d021      	beq.n	8007610 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	461a      	mov	r2, r3
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	009b      	lsls	r3, r3, #2
 80075d8:	4413      	add	r3, r2
 80075da:	881b      	ldrh	r3, [r3, #0]
 80075dc:	b29b      	uxth	r3, r3
 80075de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075e6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	461a      	mov	r2, r3
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	781b      	ldrb	r3, [r3, #0]
 80075f4:	009b      	lsls	r3, r3, #2
 80075f6:	441a      	add	r2, r3
 80075f8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80075fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007600:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007604:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007608:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800760c:	b29b      	uxth	r3, r3
 800760e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007616:	2b01      	cmp	r3, #1
 8007618:	f040 82ca 	bne.w	8007bb0 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	695a      	ldr	r2, [r3, #20]
 8007620:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007624:	441a      	add	r2, r3
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	69da      	ldr	r2, [r3, #28]
 800762e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007632:	441a      	add	r2, r3
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	6a1a      	ldr	r2, [r3, #32]
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	691b      	ldr	r3, [r3, #16]
 8007640:	429a      	cmp	r2, r3
 8007642:	d309      	bcc.n	8007658 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	691b      	ldr	r3, [r3, #16]
 8007648:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	6a1a      	ldr	r2, [r3, #32]
 800764e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007650:	1ad2      	subs	r2, r2, r3
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	621a      	str	r2, [r3, #32]
 8007656:	e015      	b.n	8007684 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	6a1b      	ldr	r3, [r3, #32]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d107      	bne.n	8007670 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8007660:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007664:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	2200      	movs	r2, #0
 800766a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800766e:	e009      	b.n	8007684 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	2200      	movs	r2, #0
 8007674:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	6a1b      	ldr	r3, [r3, #32]
 800767c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	2200      	movs	r2, #0
 8007682:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	785b      	ldrb	r3, [r3, #1]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d15f      	bne.n	800774c <HAL_PCD_EP_DB_Transmit+0x3ba>
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	643b      	str	r3, [r7, #64]	@ 0x40
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800769a:	b29b      	uxth	r3, r3
 800769c:	461a      	mov	r2, r3
 800769e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076a0:	4413      	add	r3, r2
 80076a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	781b      	ldrb	r3, [r3, #0]
 80076a8:	00da      	lsls	r2, r3, #3
 80076aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076ac:	4413      	add	r3, r2
 80076ae:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80076b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076b6:	881b      	ldrh	r3, [r3, #0]
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80076be:	b29a      	uxth	r2, r3
 80076c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076c2:	801a      	strh	r2, [r3, #0]
 80076c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d10a      	bne.n	80076e0 <HAL_PCD_EP_DB_Transmit+0x34e>
 80076ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076cc:	881b      	ldrh	r3, [r3, #0]
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80076d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80076d8:	b29a      	uxth	r2, r3
 80076da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076dc:	801a      	strh	r2, [r3, #0]
 80076de:	e051      	b.n	8007784 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80076e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80076e2:	2b3e      	cmp	r3, #62	@ 0x3e
 80076e4:	d816      	bhi.n	8007714 <HAL_PCD_EP_DB_Transmit+0x382>
 80076e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80076e8:	085b      	lsrs	r3, r3, #1
 80076ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80076ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80076ee:	f003 0301 	and.w	r3, r3, #1
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d002      	beq.n	80076fc <HAL_PCD_EP_DB_Transmit+0x36a>
 80076f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076f8:	3301      	adds	r3, #1
 80076fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80076fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076fe:	881b      	ldrh	r3, [r3, #0]
 8007700:	b29a      	uxth	r2, r3
 8007702:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007704:	b29b      	uxth	r3, r3
 8007706:	029b      	lsls	r3, r3, #10
 8007708:	b29b      	uxth	r3, r3
 800770a:	4313      	orrs	r3, r2
 800770c:	b29a      	uxth	r2, r3
 800770e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007710:	801a      	strh	r2, [r3, #0]
 8007712:	e037      	b.n	8007784 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007714:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007716:	095b      	lsrs	r3, r3, #5
 8007718:	653b      	str	r3, [r7, #80]	@ 0x50
 800771a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800771c:	f003 031f 	and.w	r3, r3, #31
 8007720:	2b00      	cmp	r3, #0
 8007722:	d102      	bne.n	800772a <HAL_PCD_EP_DB_Transmit+0x398>
 8007724:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007726:	3b01      	subs	r3, #1
 8007728:	653b      	str	r3, [r7, #80]	@ 0x50
 800772a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800772c:	881b      	ldrh	r3, [r3, #0]
 800772e:	b29a      	uxth	r2, r3
 8007730:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007732:	b29b      	uxth	r3, r3
 8007734:	029b      	lsls	r3, r3, #10
 8007736:	b29b      	uxth	r3, r3
 8007738:	4313      	orrs	r3, r2
 800773a:	b29b      	uxth	r3, r3
 800773c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007740:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007744:	b29a      	uxth	r2, r3
 8007746:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007748:	801a      	strh	r2, [r3, #0]
 800774a:	e01b      	b.n	8007784 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	785b      	ldrb	r3, [r3, #1]
 8007750:	2b01      	cmp	r3, #1
 8007752:	d117      	bne.n	8007784 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	64bb      	str	r3, [r7, #72]	@ 0x48
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007762:	b29b      	uxth	r3, r3
 8007764:	461a      	mov	r2, r3
 8007766:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007768:	4413      	add	r3, r2
 800776a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	781b      	ldrb	r3, [r3, #0]
 8007770:	00da      	lsls	r2, r3, #3
 8007772:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007774:	4413      	add	r3, r2
 8007776:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800777a:	647b      	str	r3, [r7, #68]	@ 0x44
 800777c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800777e:	b29a      	uxth	r2, r3
 8007780:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007782:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	6818      	ldr	r0, [r3, #0]
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	6959      	ldr	r1, [r3, #20]
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	891a      	ldrh	r2, [r3, #8]
 8007790:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007792:	b29b      	uxth	r3, r3
 8007794:	f004 fbf7 	bl	800bf86 <USB_WritePMA>
 8007798:	e20a      	b.n	8007bb0 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	461a      	mov	r2, r3
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	781b      	ldrb	r3, [r3, #0]
 80077aa:	00db      	lsls	r3, r3, #3
 80077ac:	4413      	add	r3, r2
 80077ae:	68fa      	ldr	r2, [r7, #12]
 80077b0:	6812      	ldr	r2, [r2, #0]
 80077b2:	4413      	add	r3, r2
 80077b4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80077b8:	881b      	ldrh	r3, [r3, #0]
 80077ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80077be:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	699a      	ldr	r2, [r3, #24]
 80077c6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80077ca:	429a      	cmp	r2, r3
 80077cc:	d307      	bcc.n	80077de <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	699a      	ldr	r2, [r3, #24]
 80077d2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80077d6:	1ad2      	subs	r2, r2, r3
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	619a      	str	r2, [r3, #24]
 80077dc:	e002      	b.n	80077e4 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	2200      	movs	r2, #0
 80077e2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	699b      	ldr	r3, [r3, #24]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	f040 80f6 	bne.w	80079da <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	785b      	ldrb	r3, [r3, #1]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d126      	bne.n	8007844 <HAL_PCD_EP_DB_Transmit+0x4b2>
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	677b      	str	r3, [r7, #116]	@ 0x74
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007804:	b29b      	uxth	r3, r3
 8007806:	461a      	mov	r2, r3
 8007808:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800780a:	4413      	add	r3, r2
 800780c:	677b      	str	r3, [r7, #116]	@ 0x74
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	781b      	ldrb	r3, [r3, #0]
 8007812:	00da      	lsls	r2, r3, #3
 8007814:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007816:	4413      	add	r3, r2
 8007818:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800781c:	673b      	str	r3, [r7, #112]	@ 0x70
 800781e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007820:	881b      	ldrh	r3, [r3, #0]
 8007822:	b29b      	uxth	r3, r3
 8007824:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007828:	b29a      	uxth	r2, r3
 800782a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800782c:	801a      	strh	r2, [r3, #0]
 800782e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007830:	881b      	ldrh	r3, [r3, #0]
 8007832:	b29b      	uxth	r3, r3
 8007834:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007838:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800783c:	b29a      	uxth	r2, r3
 800783e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007840:	801a      	strh	r2, [r3, #0]
 8007842:	e01a      	b.n	800787a <HAL_PCD_EP_DB_Transmit+0x4e8>
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	785b      	ldrb	r3, [r3, #1]
 8007848:	2b01      	cmp	r3, #1
 800784a:	d116      	bne.n	800787a <HAL_PCD_EP_DB_Transmit+0x4e8>
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800785a:	b29b      	uxth	r3, r3
 800785c:	461a      	mov	r2, r3
 800785e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007860:	4413      	add	r3, r2
 8007862:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	00da      	lsls	r2, r3, #3
 800786a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800786c:	4413      	add	r3, r2
 800786e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007872:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007874:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007876:	2200      	movs	r2, #0
 8007878:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	785b      	ldrb	r3, [r3, #1]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d12f      	bne.n	80078ea <HAL_PCD_EP_DB_Transmit+0x558>
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800789a:	b29b      	uxth	r3, r3
 800789c:	461a      	mov	r2, r3
 800789e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80078a2:	4413      	add	r3, r2
 80078a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	781b      	ldrb	r3, [r3, #0]
 80078ac:	00da      	lsls	r2, r3, #3
 80078ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80078b2:	4413      	add	r3, r2
 80078b4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80078b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80078bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80078c0:	881b      	ldrh	r3, [r3, #0]
 80078c2:	b29b      	uxth	r3, r3
 80078c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80078c8:	b29a      	uxth	r2, r3
 80078ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80078ce:	801a      	strh	r2, [r3, #0]
 80078d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80078d4:	881b      	ldrh	r3, [r3, #0]
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078e0:	b29a      	uxth	r2, r3
 80078e2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80078e6:	801a      	strh	r2, [r3, #0]
 80078e8:	e01c      	b.n	8007924 <HAL_PCD_EP_DB_Transmit+0x592>
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	785b      	ldrb	r3, [r3, #1]
 80078ee:	2b01      	cmp	r3, #1
 80078f0:	d118      	bne.n	8007924 <HAL_PCD_EP_DB_Transmit+0x592>
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	461a      	mov	r2, r3
 80078fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007902:	4413      	add	r3, r2
 8007904:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	781b      	ldrb	r3, [r3, #0]
 800790c:	00da      	lsls	r2, r3, #3
 800790e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007912:	4413      	add	r3, r2
 8007914:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007918:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800791c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007920:	2200      	movs	r2, #0
 8007922:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	78db      	ldrb	r3, [r3, #3]
 8007928:	2b02      	cmp	r3, #2
 800792a:	d127      	bne.n	800797c <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	461a      	mov	r2, r3
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	781b      	ldrb	r3, [r3, #0]
 8007936:	009b      	lsls	r3, r3, #2
 8007938:	4413      	add	r3, r2
 800793a:	881b      	ldrh	r3, [r3, #0]
 800793c:	b29b      	uxth	r3, r3
 800793e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007942:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007946:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800794a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800794e:	f083 0320 	eor.w	r3, r3, #32
 8007952:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	461a      	mov	r2, r3
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	781b      	ldrb	r3, [r3, #0]
 8007960:	009b      	lsls	r3, r3, #2
 8007962:	441a      	add	r2, r3
 8007964:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007968:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800796c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007970:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007974:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007978:	b29b      	uxth	r3, r3
 800797a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	781b      	ldrb	r3, [r3, #0]
 8007980:	4619      	mov	r1, r3
 8007982:	68f8      	ldr	r0, [r7, #12]
 8007984:	f7ff f853 	bl	8006a2e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007988:	88fb      	ldrh	r3, [r7, #6]
 800798a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800798e:	2b00      	cmp	r3, #0
 8007990:	d121      	bne.n	80079d6 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	461a      	mov	r2, r3
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	781b      	ldrb	r3, [r3, #0]
 800799c:	009b      	lsls	r3, r3, #2
 800799e:	4413      	add	r3, r2
 80079a0:	881b      	ldrh	r3, [r3, #0]
 80079a2:	b29b      	uxth	r3, r3
 80079a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80079a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079ac:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	461a      	mov	r2, r3
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	781b      	ldrb	r3, [r3, #0]
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	441a      	add	r2, r3
 80079be:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80079c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80079c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80079ca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80079ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079d2:	b29b      	uxth	r3, r3
 80079d4:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80079d6:	2300      	movs	r3, #0
 80079d8:	e113      	b.n	8007c02 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80079da:	88fb      	ldrh	r3, [r7, #6]
 80079dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d121      	bne.n	8007a28 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	461a      	mov	r2, r3
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	781b      	ldrb	r3, [r3, #0]
 80079ee:	009b      	lsls	r3, r3, #2
 80079f0:	4413      	add	r3, r2
 80079f2:	881b      	ldrh	r3, [r3, #0]
 80079f4:	b29b      	uxth	r3, r3
 80079f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80079fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079fe:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	461a      	mov	r2, r3
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	781b      	ldrb	r3, [r3, #0]
 8007a0c:	009b      	lsls	r3, r3, #2
 8007a0e:	441a      	add	r2, r3
 8007a10:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007a14:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a18:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a1c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007a20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a24:	b29b      	uxth	r3, r3
 8007a26:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	f040 80be 	bne.w	8007bb0 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	695a      	ldr	r2, [r3, #20]
 8007a38:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007a3c:	441a      	add	r2, r3
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	69da      	ldr	r2, [r3, #28]
 8007a46:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007a4a:	441a      	add	r2, r3
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	6a1a      	ldr	r2, [r3, #32]
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	691b      	ldr	r3, [r3, #16]
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	d309      	bcc.n	8007a70 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	691b      	ldr	r3, [r3, #16]
 8007a60:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	6a1a      	ldr	r2, [r3, #32]
 8007a66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007a68:	1ad2      	subs	r2, r2, r3
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	621a      	str	r2, [r3, #32]
 8007a6e:	e015      	b.n	8007a9c <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	6a1b      	ldr	r3, [r3, #32]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d107      	bne.n	8007a88 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8007a78:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007a7c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8007a86:	e009      	b.n	8007a9c <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	6a1b      	ldr	r3, [r3, #32]
 8007a8c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	2200      	movs	r2, #0
 8007a92:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	2200      	movs	r2, #0
 8007a98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	785b      	ldrb	r3, [r3, #1]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d15f      	bne.n	8007b6a <HAL_PCD_EP_DB_Transmit+0x7d8>
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ab8:	b29b      	uxth	r3, r3
 8007aba:	461a      	mov	r2, r3
 8007abc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007abe:	4413      	add	r3, r2
 8007ac0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	781b      	ldrb	r3, [r3, #0]
 8007ac6:	00da      	lsls	r2, r3, #3
 8007ac8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007aca:	4413      	add	r3, r2
 8007acc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007ad0:	667b      	str	r3, [r7, #100]	@ 0x64
 8007ad2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ad4:	881b      	ldrh	r3, [r3, #0]
 8007ad6:	b29b      	uxth	r3, r3
 8007ad8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007adc:	b29a      	uxth	r2, r3
 8007ade:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ae0:	801a      	strh	r2, [r3, #0]
 8007ae2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d10a      	bne.n	8007afe <HAL_PCD_EP_DB_Transmit+0x76c>
 8007ae8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007aea:	881b      	ldrh	r3, [r3, #0]
 8007aec:	b29b      	uxth	r3, r3
 8007aee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007af2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007af6:	b29a      	uxth	r2, r3
 8007af8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007afa:	801a      	strh	r2, [r3, #0]
 8007afc:	e04e      	b.n	8007b9c <HAL_PCD_EP_DB_Transmit+0x80a>
 8007afe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007b00:	2b3e      	cmp	r3, #62	@ 0x3e
 8007b02:	d816      	bhi.n	8007b32 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8007b04:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007b06:	085b      	lsrs	r3, r3, #1
 8007b08:	663b      	str	r3, [r7, #96]	@ 0x60
 8007b0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007b0c:	f003 0301 	and.w	r3, r3, #1
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d002      	beq.n	8007b1a <HAL_PCD_EP_DB_Transmit+0x788>
 8007b14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b16:	3301      	adds	r3, #1
 8007b18:	663b      	str	r3, [r7, #96]	@ 0x60
 8007b1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b1c:	881b      	ldrh	r3, [r3, #0]
 8007b1e:	b29a      	uxth	r2, r3
 8007b20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b22:	b29b      	uxth	r3, r3
 8007b24:	029b      	lsls	r3, r3, #10
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	b29a      	uxth	r2, r3
 8007b2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b2e:	801a      	strh	r2, [r3, #0]
 8007b30:	e034      	b.n	8007b9c <HAL_PCD_EP_DB_Transmit+0x80a>
 8007b32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007b34:	095b      	lsrs	r3, r3, #5
 8007b36:	663b      	str	r3, [r7, #96]	@ 0x60
 8007b38:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007b3a:	f003 031f 	and.w	r3, r3, #31
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d102      	bne.n	8007b48 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8007b42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b44:	3b01      	subs	r3, #1
 8007b46:	663b      	str	r3, [r7, #96]	@ 0x60
 8007b48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b4a:	881b      	ldrh	r3, [r3, #0]
 8007b4c:	b29a      	uxth	r2, r3
 8007b4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	029b      	lsls	r3, r3, #10
 8007b54:	b29b      	uxth	r3, r3
 8007b56:	4313      	orrs	r3, r2
 8007b58:	b29b      	uxth	r3, r3
 8007b5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b62:	b29a      	uxth	r2, r3
 8007b64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b66:	801a      	strh	r2, [r3, #0]
 8007b68:	e018      	b.n	8007b9c <HAL_PCD_EP_DB_Transmit+0x80a>
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	785b      	ldrb	r3, [r3, #1]
 8007b6e:	2b01      	cmp	r3, #1
 8007b70:	d114      	bne.n	8007b9c <HAL_PCD_EP_DB_Transmit+0x80a>
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b7a:	b29b      	uxth	r3, r3
 8007b7c:	461a      	mov	r2, r3
 8007b7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b80:	4413      	add	r3, r2
 8007b82:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	781b      	ldrb	r3, [r3, #0]
 8007b88:	00da      	lsls	r2, r3, #3
 8007b8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b8c:	4413      	add	r3, r2
 8007b8e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007b92:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007b94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007b96:	b29a      	uxth	r2, r3
 8007b98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b9a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6818      	ldr	r0, [r3, #0]
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	6959      	ldr	r1, [r3, #20]
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	895a      	ldrh	r2, [r3, #10]
 8007ba8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007baa:	b29b      	uxth	r3, r3
 8007bac:	f004 f9eb 	bl	800bf86 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	461a      	mov	r2, r3
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	781b      	ldrb	r3, [r3, #0]
 8007bba:	009b      	lsls	r3, r3, #2
 8007bbc:	4413      	add	r3, r2
 8007bbe:	881b      	ldrh	r3, [r3, #0]
 8007bc0:	b29b      	uxth	r3, r3
 8007bc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007bc6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bca:	82fb      	strh	r3, [r7, #22]
 8007bcc:	8afb      	ldrh	r3, [r7, #22]
 8007bce:	f083 0310 	eor.w	r3, r3, #16
 8007bd2:	82fb      	strh	r3, [r7, #22]
 8007bd4:	8afb      	ldrh	r3, [r7, #22]
 8007bd6:	f083 0320 	eor.w	r3, r3, #32
 8007bda:	82fb      	strh	r3, [r7, #22]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	461a      	mov	r2, r3
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	781b      	ldrb	r3, [r3, #0]
 8007be6:	009b      	lsls	r3, r3, #2
 8007be8:	441a      	add	r2, r3
 8007bea:	8afb      	ldrh	r3, [r7, #22]
 8007bec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007bf0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007bf4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007bf8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bfc:	b29b      	uxth	r3, r3
 8007bfe:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3798      	adds	r7, #152	@ 0x98
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}

08007c0a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007c0a:	b480      	push	{r7}
 8007c0c:	b085      	sub	sp, #20
 8007c0e:	af00      	add	r7, sp, #0
 8007c10:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007c2e:	b29b      	uxth	r3, r3
 8007c30:	f043 0301 	orr.w	r3, r3, #1
 8007c34:	b29a      	uxth	r2, r3
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007c42:	b29b      	uxth	r3, r3
 8007c44:	f043 0302 	orr.w	r3, r3, #2
 8007c48:	b29a      	uxth	r2, r3
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8007c50:	2300      	movs	r3, #0
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	3714      	adds	r7, #20
 8007c56:	46bd      	mov	sp, r7
 8007c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5c:	4770      	bx	lr

08007c5e <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007c5e:	b480      	push	{r7}
 8007c60:	b083      	sub	sp, #12
 8007c62:	af00      	add	r7, sp, #0
 8007c64:	6078      	str	r0, [r7, #4]
 8007c66:	460b      	mov	r3, r1
 8007c68:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007c6a:	bf00      	nop
 8007c6c:	370c      	adds	r7, #12
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c74:	4770      	bx	lr
	...

08007c78 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b085      	sub	sp, #20
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d141      	bne.n	8007d0a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007c86:	4b4b      	ldr	r3, [pc, #300]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007c8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c92:	d131      	bne.n	8007cf8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007c94:	4b47      	ldr	r3, [pc, #284]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c9a:	4a46      	ldr	r2, [pc, #280]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ca0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007ca4:	4b43      	ldr	r3, [pc, #268]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007cac:	4a41      	ldr	r2, [pc, #260]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007cae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007cb2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007cb4:	4b40      	ldr	r3, [pc, #256]	@ (8007db8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	2232      	movs	r2, #50	@ 0x32
 8007cba:	fb02 f303 	mul.w	r3, r2, r3
 8007cbe:	4a3f      	ldr	r2, [pc, #252]	@ (8007dbc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8007cc4:	0c9b      	lsrs	r3, r3, #18
 8007cc6:	3301      	adds	r3, #1
 8007cc8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007cca:	e002      	b.n	8007cd2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	3b01      	subs	r3, #1
 8007cd0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007cd2:	4b38      	ldr	r3, [pc, #224]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007cd4:	695b      	ldr	r3, [r3, #20]
 8007cd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007cda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cde:	d102      	bne.n	8007ce6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d1f2      	bne.n	8007ccc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007ce6:	4b33      	ldr	r3, [pc, #204]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ce8:	695b      	ldr	r3, [r3, #20]
 8007cea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007cee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cf2:	d158      	bne.n	8007da6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007cf4:	2303      	movs	r3, #3
 8007cf6:	e057      	b.n	8007da8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007cf8:	4b2e      	ldr	r3, [pc, #184]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007cfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007cfe:	4a2d      	ldr	r2, [pc, #180]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d04:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007d08:	e04d      	b.n	8007da6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d10:	d141      	bne.n	8007d96 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007d12:	4b28      	ldr	r3, [pc, #160]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007d1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d1e:	d131      	bne.n	8007d84 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007d20:	4b24      	ldr	r3, [pc, #144]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d26:	4a23      	ldr	r2, [pc, #140]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d2c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007d30:	4b20      	ldr	r3, [pc, #128]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007d38:	4a1e      	ldr	r2, [pc, #120]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007d3e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007d40:	4b1d      	ldr	r3, [pc, #116]	@ (8007db8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2232      	movs	r2, #50	@ 0x32
 8007d46:	fb02 f303 	mul.w	r3, r2, r3
 8007d4a:	4a1c      	ldr	r2, [pc, #112]	@ (8007dbc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8007d50:	0c9b      	lsrs	r3, r3, #18
 8007d52:	3301      	adds	r3, #1
 8007d54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007d56:	e002      	b.n	8007d5e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	3b01      	subs	r3, #1
 8007d5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007d5e:	4b15      	ldr	r3, [pc, #84]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d60:	695b      	ldr	r3, [r3, #20]
 8007d62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d6a:	d102      	bne.n	8007d72 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d1f2      	bne.n	8007d58 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007d72:	4b10      	ldr	r3, [pc, #64]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d74:	695b      	ldr	r3, [r3, #20]
 8007d76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d7e:	d112      	bne.n	8007da6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007d80:	2303      	movs	r3, #3
 8007d82:	e011      	b.n	8007da8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007d84:	4b0b      	ldr	r3, [pc, #44]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d8a:	4a0a      	ldr	r2, [pc, #40]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007d94:	e007      	b.n	8007da6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007d96:	4b07      	ldr	r3, [pc, #28]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007d9e:	4a05      	ldr	r2, [pc, #20]	@ (8007db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007da0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007da4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007da6:	2300      	movs	r3, #0
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3714      	adds	r7, #20
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr
 8007db4:	40007000 	.word	0x40007000
 8007db8:	20000000 	.word	0x20000000
 8007dbc:	431bde83 	.word	0x431bde83

08007dc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b088      	sub	sp, #32
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d101      	bne.n	8007dd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	e2fe      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f003 0301 	and.w	r3, r3, #1
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d075      	beq.n	8007eca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007dde:	4b97      	ldr	r3, [pc, #604]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007de0:	689b      	ldr	r3, [r3, #8]
 8007de2:	f003 030c 	and.w	r3, r3, #12
 8007de6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007de8:	4b94      	ldr	r3, [pc, #592]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007dea:	68db      	ldr	r3, [r3, #12]
 8007dec:	f003 0303 	and.w	r3, r3, #3
 8007df0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007df2:	69bb      	ldr	r3, [r7, #24]
 8007df4:	2b0c      	cmp	r3, #12
 8007df6:	d102      	bne.n	8007dfe <HAL_RCC_OscConfig+0x3e>
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	2b03      	cmp	r3, #3
 8007dfc:	d002      	beq.n	8007e04 <HAL_RCC_OscConfig+0x44>
 8007dfe:	69bb      	ldr	r3, [r7, #24]
 8007e00:	2b08      	cmp	r3, #8
 8007e02:	d10b      	bne.n	8007e1c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e04:	4b8d      	ldr	r3, [pc, #564]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d05b      	beq.n	8007ec8 <HAL_RCC_OscConfig+0x108>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d157      	bne.n	8007ec8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007e18:	2301      	movs	r3, #1
 8007e1a:	e2d9      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	685b      	ldr	r3, [r3, #4]
 8007e20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e24:	d106      	bne.n	8007e34 <HAL_RCC_OscConfig+0x74>
 8007e26:	4b85      	ldr	r3, [pc, #532]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a84      	ldr	r2, [pc, #528]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007e2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e30:	6013      	str	r3, [r2, #0]
 8007e32:	e01d      	b.n	8007e70 <HAL_RCC_OscConfig+0xb0>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	685b      	ldr	r3, [r3, #4]
 8007e38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007e3c:	d10c      	bne.n	8007e58 <HAL_RCC_OscConfig+0x98>
 8007e3e:	4b7f      	ldr	r3, [pc, #508]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4a7e      	ldr	r2, [pc, #504]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007e44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007e48:	6013      	str	r3, [r2, #0]
 8007e4a:	4b7c      	ldr	r3, [pc, #496]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4a7b      	ldr	r2, [pc, #492]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007e50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e54:	6013      	str	r3, [r2, #0]
 8007e56:	e00b      	b.n	8007e70 <HAL_RCC_OscConfig+0xb0>
 8007e58:	4b78      	ldr	r3, [pc, #480]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a77      	ldr	r2, [pc, #476]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007e5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e62:	6013      	str	r3, [r2, #0]
 8007e64:	4b75      	ldr	r3, [pc, #468]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4a74      	ldr	r2, [pc, #464]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007e6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007e6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d013      	beq.n	8007ea0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e78:	f7fa f902 	bl	8002080 <HAL_GetTick>
 8007e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007e7e:	e008      	b.n	8007e92 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e80:	f7fa f8fe 	bl	8002080 <HAL_GetTick>
 8007e84:	4602      	mov	r2, r0
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	1ad3      	subs	r3, r2, r3
 8007e8a:	2b64      	cmp	r3, #100	@ 0x64
 8007e8c:	d901      	bls.n	8007e92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007e8e:	2303      	movs	r3, #3
 8007e90:	e29e      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007e92:	4b6a      	ldr	r3, [pc, #424]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d0f0      	beq.n	8007e80 <HAL_RCC_OscConfig+0xc0>
 8007e9e:	e014      	b.n	8007eca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ea0:	f7fa f8ee 	bl	8002080 <HAL_GetTick>
 8007ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007ea6:	e008      	b.n	8007eba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ea8:	f7fa f8ea 	bl	8002080 <HAL_GetTick>
 8007eac:	4602      	mov	r2, r0
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	1ad3      	subs	r3, r2, r3
 8007eb2:	2b64      	cmp	r3, #100	@ 0x64
 8007eb4:	d901      	bls.n	8007eba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007eb6:	2303      	movs	r3, #3
 8007eb8:	e28a      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007eba:	4b60      	ldr	r3, [pc, #384]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d1f0      	bne.n	8007ea8 <HAL_RCC_OscConfig+0xe8>
 8007ec6:	e000      	b.n	8007eca <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ec8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f003 0302 	and.w	r3, r3, #2
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d075      	beq.n	8007fc2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007ed6:	4b59      	ldr	r3, [pc, #356]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007ed8:	689b      	ldr	r3, [r3, #8]
 8007eda:	f003 030c 	and.w	r3, r3, #12
 8007ede:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007ee0:	4b56      	ldr	r3, [pc, #344]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007ee2:	68db      	ldr	r3, [r3, #12]
 8007ee4:	f003 0303 	and.w	r3, r3, #3
 8007ee8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007eea:	69bb      	ldr	r3, [r7, #24]
 8007eec:	2b0c      	cmp	r3, #12
 8007eee:	d102      	bne.n	8007ef6 <HAL_RCC_OscConfig+0x136>
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	2b02      	cmp	r3, #2
 8007ef4:	d002      	beq.n	8007efc <HAL_RCC_OscConfig+0x13c>
 8007ef6:	69bb      	ldr	r3, [r7, #24]
 8007ef8:	2b04      	cmp	r3, #4
 8007efa:	d11f      	bne.n	8007f3c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007efc:	4b4f      	ldr	r3, [pc, #316]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d005      	beq.n	8007f14 <HAL_RCC_OscConfig+0x154>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	68db      	ldr	r3, [r3, #12]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d101      	bne.n	8007f14 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007f10:	2301      	movs	r3, #1
 8007f12:	e25d      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f14:	4b49      	ldr	r3, [pc, #292]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	691b      	ldr	r3, [r3, #16]
 8007f20:	061b      	lsls	r3, r3, #24
 8007f22:	4946      	ldr	r1, [pc, #280]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007f24:	4313      	orrs	r3, r2
 8007f26:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007f28:	4b45      	ldr	r3, [pc, #276]	@ (8008040 <HAL_RCC_OscConfig+0x280>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	f7fa f85b 	bl	8001fe8 <HAL_InitTick>
 8007f32:	4603      	mov	r3, r0
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d043      	beq.n	8007fc0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007f38:	2301      	movs	r3, #1
 8007f3a:	e249      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	68db      	ldr	r3, [r3, #12]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d023      	beq.n	8007f8c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007f44:	4b3d      	ldr	r3, [pc, #244]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a3c      	ldr	r2, [pc, #240]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007f4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007f4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f50:	f7fa f896 	bl	8002080 <HAL_GetTick>
 8007f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007f56:	e008      	b.n	8007f6a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f58:	f7fa f892 	bl	8002080 <HAL_GetTick>
 8007f5c:	4602      	mov	r2, r0
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	1ad3      	subs	r3, r2, r3
 8007f62:	2b02      	cmp	r3, #2
 8007f64:	d901      	bls.n	8007f6a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007f66:	2303      	movs	r3, #3
 8007f68:	e232      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007f6a:	4b34      	ldr	r3, [pc, #208]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d0f0      	beq.n	8007f58 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f76:	4b31      	ldr	r3, [pc, #196]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	691b      	ldr	r3, [r3, #16]
 8007f82:	061b      	lsls	r3, r3, #24
 8007f84:	492d      	ldr	r1, [pc, #180]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007f86:	4313      	orrs	r3, r2
 8007f88:	604b      	str	r3, [r1, #4]
 8007f8a:	e01a      	b.n	8007fc2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007f8c:	4b2b      	ldr	r3, [pc, #172]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4a2a      	ldr	r2, [pc, #168]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007f92:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f98:	f7fa f872 	bl	8002080 <HAL_GetTick>
 8007f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007f9e:	e008      	b.n	8007fb2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007fa0:	f7fa f86e 	bl	8002080 <HAL_GetTick>
 8007fa4:	4602      	mov	r2, r0
 8007fa6:	693b      	ldr	r3, [r7, #16]
 8007fa8:	1ad3      	subs	r3, r2, r3
 8007faa:	2b02      	cmp	r3, #2
 8007fac:	d901      	bls.n	8007fb2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007fae:	2303      	movs	r3, #3
 8007fb0:	e20e      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007fb2:	4b22      	ldr	r3, [pc, #136]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d1f0      	bne.n	8007fa0 <HAL_RCC_OscConfig+0x1e0>
 8007fbe:	e000      	b.n	8007fc2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007fc0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f003 0308 	and.w	r3, r3, #8
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d041      	beq.n	8008052 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	695b      	ldr	r3, [r3, #20]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d01c      	beq.n	8008010 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007fd6:	4b19      	ldr	r3, [pc, #100]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007fd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007fdc:	4a17      	ldr	r2, [pc, #92]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8007fde:	f043 0301 	orr.w	r3, r3, #1
 8007fe2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007fe6:	f7fa f84b 	bl	8002080 <HAL_GetTick>
 8007fea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007fec:	e008      	b.n	8008000 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007fee:	f7fa f847 	bl	8002080 <HAL_GetTick>
 8007ff2:	4602      	mov	r2, r0
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	1ad3      	subs	r3, r2, r3
 8007ff8:	2b02      	cmp	r3, #2
 8007ffa:	d901      	bls.n	8008000 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007ffc:	2303      	movs	r3, #3
 8007ffe:	e1e7      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008000:	4b0e      	ldr	r3, [pc, #56]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8008002:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008006:	f003 0302 	and.w	r3, r3, #2
 800800a:	2b00      	cmp	r3, #0
 800800c:	d0ef      	beq.n	8007fee <HAL_RCC_OscConfig+0x22e>
 800800e:	e020      	b.n	8008052 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008010:	4b0a      	ldr	r3, [pc, #40]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8008012:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008016:	4a09      	ldr	r2, [pc, #36]	@ (800803c <HAL_RCC_OscConfig+0x27c>)
 8008018:	f023 0301 	bic.w	r3, r3, #1
 800801c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008020:	f7fa f82e 	bl	8002080 <HAL_GetTick>
 8008024:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008026:	e00d      	b.n	8008044 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008028:	f7fa f82a 	bl	8002080 <HAL_GetTick>
 800802c:	4602      	mov	r2, r0
 800802e:	693b      	ldr	r3, [r7, #16]
 8008030:	1ad3      	subs	r3, r2, r3
 8008032:	2b02      	cmp	r3, #2
 8008034:	d906      	bls.n	8008044 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008036:	2303      	movs	r3, #3
 8008038:	e1ca      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
 800803a:	bf00      	nop
 800803c:	40021000 	.word	0x40021000
 8008040:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008044:	4b8c      	ldr	r3, [pc, #560]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 8008046:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800804a:	f003 0302 	and.w	r3, r3, #2
 800804e:	2b00      	cmp	r3, #0
 8008050:	d1ea      	bne.n	8008028 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f003 0304 	and.w	r3, r3, #4
 800805a:	2b00      	cmp	r3, #0
 800805c:	f000 80a6 	beq.w	80081ac <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008060:	2300      	movs	r3, #0
 8008062:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008064:	4b84      	ldr	r3, [pc, #528]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 8008066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008068:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800806c:	2b00      	cmp	r3, #0
 800806e:	d101      	bne.n	8008074 <HAL_RCC_OscConfig+0x2b4>
 8008070:	2301      	movs	r3, #1
 8008072:	e000      	b.n	8008076 <HAL_RCC_OscConfig+0x2b6>
 8008074:	2300      	movs	r3, #0
 8008076:	2b00      	cmp	r3, #0
 8008078:	d00d      	beq.n	8008096 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800807a:	4b7f      	ldr	r3, [pc, #508]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 800807c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800807e:	4a7e      	ldr	r2, [pc, #504]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 8008080:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008084:	6593      	str	r3, [r2, #88]	@ 0x58
 8008086:	4b7c      	ldr	r3, [pc, #496]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 8008088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800808a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800808e:	60fb      	str	r3, [r7, #12]
 8008090:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008092:	2301      	movs	r3, #1
 8008094:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008096:	4b79      	ldr	r3, [pc, #484]	@ (800827c <HAL_RCC_OscConfig+0x4bc>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d118      	bne.n	80080d4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80080a2:	4b76      	ldr	r3, [pc, #472]	@ (800827c <HAL_RCC_OscConfig+0x4bc>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a75      	ldr	r2, [pc, #468]	@ (800827c <HAL_RCC_OscConfig+0x4bc>)
 80080a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80080ae:	f7f9 ffe7 	bl	8002080 <HAL_GetTick>
 80080b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80080b4:	e008      	b.n	80080c8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80080b6:	f7f9 ffe3 	bl	8002080 <HAL_GetTick>
 80080ba:	4602      	mov	r2, r0
 80080bc:	693b      	ldr	r3, [r7, #16]
 80080be:	1ad3      	subs	r3, r2, r3
 80080c0:	2b02      	cmp	r3, #2
 80080c2:	d901      	bls.n	80080c8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80080c4:	2303      	movs	r3, #3
 80080c6:	e183      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80080c8:	4b6c      	ldr	r3, [pc, #432]	@ (800827c <HAL_RCC_OscConfig+0x4bc>)
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d0f0      	beq.n	80080b6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	689b      	ldr	r3, [r3, #8]
 80080d8:	2b01      	cmp	r3, #1
 80080da:	d108      	bne.n	80080ee <HAL_RCC_OscConfig+0x32e>
 80080dc:	4b66      	ldr	r3, [pc, #408]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 80080de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080e2:	4a65      	ldr	r2, [pc, #404]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 80080e4:	f043 0301 	orr.w	r3, r3, #1
 80080e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80080ec:	e024      	b.n	8008138 <HAL_RCC_OscConfig+0x378>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	689b      	ldr	r3, [r3, #8]
 80080f2:	2b05      	cmp	r3, #5
 80080f4:	d110      	bne.n	8008118 <HAL_RCC_OscConfig+0x358>
 80080f6:	4b60      	ldr	r3, [pc, #384]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 80080f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080fc:	4a5e      	ldr	r2, [pc, #376]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 80080fe:	f043 0304 	orr.w	r3, r3, #4
 8008102:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008106:	4b5c      	ldr	r3, [pc, #368]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 8008108:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800810c:	4a5a      	ldr	r2, [pc, #360]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 800810e:	f043 0301 	orr.w	r3, r3, #1
 8008112:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008116:	e00f      	b.n	8008138 <HAL_RCC_OscConfig+0x378>
 8008118:	4b57      	ldr	r3, [pc, #348]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 800811a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800811e:	4a56      	ldr	r2, [pc, #344]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 8008120:	f023 0301 	bic.w	r3, r3, #1
 8008124:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008128:	4b53      	ldr	r3, [pc, #332]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 800812a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800812e:	4a52      	ldr	r2, [pc, #328]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 8008130:	f023 0304 	bic.w	r3, r3, #4
 8008134:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	689b      	ldr	r3, [r3, #8]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d016      	beq.n	800816e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008140:	f7f9 ff9e 	bl	8002080 <HAL_GetTick>
 8008144:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008146:	e00a      	b.n	800815e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008148:	f7f9 ff9a 	bl	8002080 <HAL_GetTick>
 800814c:	4602      	mov	r2, r0
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	1ad3      	subs	r3, r2, r3
 8008152:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008156:	4293      	cmp	r3, r2
 8008158:	d901      	bls.n	800815e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800815a:	2303      	movs	r3, #3
 800815c:	e138      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800815e:	4b46      	ldr	r3, [pc, #280]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 8008160:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008164:	f003 0302 	and.w	r3, r3, #2
 8008168:	2b00      	cmp	r3, #0
 800816a:	d0ed      	beq.n	8008148 <HAL_RCC_OscConfig+0x388>
 800816c:	e015      	b.n	800819a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800816e:	f7f9 ff87 	bl	8002080 <HAL_GetTick>
 8008172:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008174:	e00a      	b.n	800818c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008176:	f7f9 ff83 	bl	8002080 <HAL_GetTick>
 800817a:	4602      	mov	r2, r0
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	1ad3      	subs	r3, r2, r3
 8008180:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008184:	4293      	cmp	r3, r2
 8008186:	d901      	bls.n	800818c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008188:	2303      	movs	r3, #3
 800818a:	e121      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800818c:	4b3a      	ldr	r3, [pc, #232]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 800818e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008192:	f003 0302 	and.w	r3, r3, #2
 8008196:	2b00      	cmp	r3, #0
 8008198:	d1ed      	bne.n	8008176 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800819a:	7ffb      	ldrb	r3, [r7, #31]
 800819c:	2b01      	cmp	r3, #1
 800819e:	d105      	bne.n	80081ac <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80081a0:	4b35      	ldr	r3, [pc, #212]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 80081a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081a4:	4a34      	ldr	r2, [pc, #208]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 80081a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80081aa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f003 0320 	and.w	r3, r3, #32
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d03c      	beq.n	8008232 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	699b      	ldr	r3, [r3, #24]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d01c      	beq.n	80081fa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80081c0:	4b2d      	ldr	r3, [pc, #180]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 80081c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80081c6:	4a2c      	ldr	r2, [pc, #176]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 80081c8:	f043 0301 	orr.w	r3, r3, #1
 80081cc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081d0:	f7f9 ff56 	bl	8002080 <HAL_GetTick>
 80081d4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80081d6:	e008      	b.n	80081ea <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80081d8:	f7f9 ff52 	bl	8002080 <HAL_GetTick>
 80081dc:	4602      	mov	r2, r0
 80081de:	693b      	ldr	r3, [r7, #16]
 80081e0:	1ad3      	subs	r3, r2, r3
 80081e2:	2b02      	cmp	r3, #2
 80081e4:	d901      	bls.n	80081ea <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80081e6:	2303      	movs	r3, #3
 80081e8:	e0f2      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80081ea:	4b23      	ldr	r3, [pc, #140]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 80081ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80081f0:	f003 0302 	and.w	r3, r3, #2
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d0ef      	beq.n	80081d8 <HAL_RCC_OscConfig+0x418>
 80081f8:	e01b      	b.n	8008232 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80081fa:	4b1f      	ldr	r3, [pc, #124]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 80081fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008200:	4a1d      	ldr	r2, [pc, #116]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 8008202:	f023 0301 	bic.w	r3, r3, #1
 8008206:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800820a:	f7f9 ff39 	bl	8002080 <HAL_GetTick>
 800820e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008210:	e008      	b.n	8008224 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008212:	f7f9 ff35 	bl	8002080 <HAL_GetTick>
 8008216:	4602      	mov	r2, r0
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	1ad3      	subs	r3, r2, r3
 800821c:	2b02      	cmp	r3, #2
 800821e:	d901      	bls.n	8008224 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008220:	2303      	movs	r3, #3
 8008222:	e0d5      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008224:	4b14      	ldr	r3, [pc, #80]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 8008226:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800822a:	f003 0302 	and.w	r3, r3, #2
 800822e:	2b00      	cmp	r3, #0
 8008230:	d1ef      	bne.n	8008212 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	69db      	ldr	r3, [r3, #28]
 8008236:	2b00      	cmp	r3, #0
 8008238:	f000 80c9 	beq.w	80083ce <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800823c:	4b0e      	ldr	r3, [pc, #56]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	f003 030c 	and.w	r3, r3, #12
 8008244:	2b0c      	cmp	r3, #12
 8008246:	f000 8083 	beq.w	8008350 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	69db      	ldr	r3, [r3, #28]
 800824e:	2b02      	cmp	r3, #2
 8008250:	d15e      	bne.n	8008310 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008252:	4b09      	ldr	r3, [pc, #36]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	4a08      	ldr	r2, [pc, #32]	@ (8008278 <HAL_RCC_OscConfig+0x4b8>)
 8008258:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800825c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800825e:	f7f9 ff0f 	bl	8002080 <HAL_GetTick>
 8008262:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008264:	e00c      	b.n	8008280 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008266:	f7f9 ff0b 	bl	8002080 <HAL_GetTick>
 800826a:	4602      	mov	r2, r0
 800826c:	693b      	ldr	r3, [r7, #16]
 800826e:	1ad3      	subs	r3, r2, r3
 8008270:	2b02      	cmp	r3, #2
 8008272:	d905      	bls.n	8008280 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008274:	2303      	movs	r3, #3
 8008276:	e0ab      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
 8008278:	40021000 	.word	0x40021000
 800827c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008280:	4b55      	ldr	r3, [pc, #340]	@ (80083d8 <HAL_RCC_OscConfig+0x618>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008288:	2b00      	cmp	r3, #0
 800828a:	d1ec      	bne.n	8008266 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800828c:	4b52      	ldr	r3, [pc, #328]	@ (80083d8 <HAL_RCC_OscConfig+0x618>)
 800828e:	68da      	ldr	r2, [r3, #12]
 8008290:	4b52      	ldr	r3, [pc, #328]	@ (80083dc <HAL_RCC_OscConfig+0x61c>)
 8008292:	4013      	ands	r3, r2
 8008294:	687a      	ldr	r2, [r7, #4]
 8008296:	6a11      	ldr	r1, [r2, #32]
 8008298:	687a      	ldr	r2, [r7, #4]
 800829a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800829c:	3a01      	subs	r2, #1
 800829e:	0112      	lsls	r2, r2, #4
 80082a0:	4311      	orrs	r1, r2
 80082a2:	687a      	ldr	r2, [r7, #4]
 80082a4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80082a6:	0212      	lsls	r2, r2, #8
 80082a8:	4311      	orrs	r1, r2
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80082ae:	0852      	lsrs	r2, r2, #1
 80082b0:	3a01      	subs	r2, #1
 80082b2:	0552      	lsls	r2, r2, #21
 80082b4:	4311      	orrs	r1, r2
 80082b6:	687a      	ldr	r2, [r7, #4]
 80082b8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80082ba:	0852      	lsrs	r2, r2, #1
 80082bc:	3a01      	subs	r2, #1
 80082be:	0652      	lsls	r2, r2, #25
 80082c0:	4311      	orrs	r1, r2
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80082c6:	06d2      	lsls	r2, r2, #27
 80082c8:	430a      	orrs	r2, r1
 80082ca:	4943      	ldr	r1, [pc, #268]	@ (80083d8 <HAL_RCC_OscConfig+0x618>)
 80082cc:	4313      	orrs	r3, r2
 80082ce:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80082d0:	4b41      	ldr	r3, [pc, #260]	@ (80083d8 <HAL_RCC_OscConfig+0x618>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4a40      	ldr	r2, [pc, #256]	@ (80083d8 <HAL_RCC_OscConfig+0x618>)
 80082d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80082da:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80082dc:	4b3e      	ldr	r3, [pc, #248]	@ (80083d8 <HAL_RCC_OscConfig+0x618>)
 80082de:	68db      	ldr	r3, [r3, #12]
 80082e0:	4a3d      	ldr	r2, [pc, #244]	@ (80083d8 <HAL_RCC_OscConfig+0x618>)
 80082e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80082e6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082e8:	f7f9 feca 	bl	8002080 <HAL_GetTick>
 80082ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80082ee:	e008      	b.n	8008302 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80082f0:	f7f9 fec6 	bl	8002080 <HAL_GetTick>
 80082f4:	4602      	mov	r2, r0
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	1ad3      	subs	r3, r2, r3
 80082fa:	2b02      	cmp	r3, #2
 80082fc:	d901      	bls.n	8008302 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80082fe:	2303      	movs	r3, #3
 8008300:	e066      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008302:	4b35      	ldr	r3, [pc, #212]	@ (80083d8 <HAL_RCC_OscConfig+0x618>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800830a:	2b00      	cmp	r3, #0
 800830c:	d0f0      	beq.n	80082f0 <HAL_RCC_OscConfig+0x530>
 800830e:	e05e      	b.n	80083ce <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008310:	4b31      	ldr	r3, [pc, #196]	@ (80083d8 <HAL_RCC_OscConfig+0x618>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	4a30      	ldr	r2, [pc, #192]	@ (80083d8 <HAL_RCC_OscConfig+0x618>)
 8008316:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800831a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800831c:	f7f9 feb0 	bl	8002080 <HAL_GetTick>
 8008320:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008322:	e008      	b.n	8008336 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008324:	f7f9 feac 	bl	8002080 <HAL_GetTick>
 8008328:	4602      	mov	r2, r0
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	1ad3      	subs	r3, r2, r3
 800832e:	2b02      	cmp	r3, #2
 8008330:	d901      	bls.n	8008336 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8008332:	2303      	movs	r3, #3
 8008334:	e04c      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008336:	4b28      	ldr	r3, [pc, #160]	@ (80083d8 <HAL_RCC_OscConfig+0x618>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800833e:	2b00      	cmp	r3, #0
 8008340:	d1f0      	bne.n	8008324 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008342:	4b25      	ldr	r3, [pc, #148]	@ (80083d8 <HAL_RCC_OscConfig+0x618>)
 8008344:	68da      	ldr	r2, [r3, #12]
 8008346:	4924      	ldr	r1, [pc, #144]	@ (80083d8 <HAL_RCC_OscConfig+0x618>)
 8008348:	4b25      	ldr	r3, [pc, #148]	@ (80083e0 <HAL_RCC_OscConfig+0x620>)
 800834a:	4013      	ands	r3, r2
 800834c:	60cb      	str	r3, [r1, #12]
 800834e:	e03e      	b.n	80083ce <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	69db      	ldr	r3, [r3, #28]
 8008354:	2b01      	cmp	r3, #1
 8008356:	d101      	bne.n	800835c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008358:	2301      	movs	r3, #1
 800835a:	e039      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800835c:	4b1e      	ldr	r3, [pc, #120]	@ (80083d8 <HAL_RCC_OscConfig+0x618>)
 800835e:	68db      	ldr	r3, [r3, #12]
 8008360:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	f003 0203 	and.w	r2, r3, #3
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6a1b      	ldr	r3, [r3, #32]
 800836c:	429a      	cmp	r2, r3
 800836e:	d12c      	bne.n	80083ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800837a:	3b01      	subs	r3, #1
 800837c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800837e:	429a      	cmp	r2, r3
 8008380:	d123      	bne.n	80083ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800838c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800838e:	429a      	cmp	r2, r3
 8008390:	d11b      	bne.n	80083ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800839c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800839e:	429a      	cmp	r2, r3
 80083a0:	d113      	bne.n	80083ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083ac:	085b      	lsrs	r3, r3, #1
 80083ae:	3b01      	subs	r3, #1
 80083b0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80083b2:	429a      	cmp	r2, r3
 80083b4:	d109      	bne.n	80083ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083c0:	085b      	lsrs	r3, r3, #1
 80083c2:	3b01      	subs	r3, #1
 80083c4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80083c6:	429a      	cmp	r2, r3
 80083c8:	d001      	beq.n	80083ce <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80083ca:	2301      	movs	r3, #1
 80083cc:	e000      	b.n	80083d0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80083ce:	2300      	movs	r3, #0
}
 80083d0:	4618      	mov	r0, r3
 80083d2:	3720      	adds	r7, #32
 80083d4:	46bd      	mov	sp, r7
 80083d6:	bd80      	pop	{r7, pc}
 80083d8:	40021000 	.word	0x40021000
 80083dc:	019f800c 	.word	0x019f800c
 80083e0:	feeefffc 	.word	0xfeeefffc

080083e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b086      	sub	sp, #24
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
 80083ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80083ee:	2300      	movs	r3, #0
 80083f0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d101      	bne.n	80083fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80083f8:	2301      	movs	r3, #1
 80083fa:	e11e      	b.n	800863a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80083fc:	4b91      	ldr	r3, [pc, #580]	@ (8008644 <HAL_RCC_ClockConfig+0x260>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f003 030f 	and.w	r3, r3, #15
 8008404:	683a      	ldr	r2, [r7, #0]
 8008406:	429a      	cmp	r2, r3
 8008408:	d910      	bls.n	800842c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800840a:	4b8e      	ldr	r3, [pc, #568]	@ (8008644 <HAL_RCC_ClockConfig+0x260>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f023 020f 	bic.w	r2, r3, #15
 8008412:	498c      	ldr	r1, [pc, #560]	@ (8008644 <HAL_RCC_ClockConfig+0x260>)
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	4313      	orrs	r3, r2
 8008418:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800841a:	4b8a      	ldr	r3, [pc, #552]	@ (8008644 <HAL_RCC_ClockConfig+0x260>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f003 030f 	and.w	r3, r3, #15
 8008422:	683a      	ldr	r2, [r7, #0]
 8008424:	429a      	cmp	r2, r3
 8008426:	d001      	beq.n	800842c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008428:	2301      	movs	r3, #1
 800842a:	e106      	b.n	800863a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f003 0301 	and.w	r3, r3, #1
 8008434:	2b00      	cmp	r3, #0
 8008436:	d073      	beq.n	8008520 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	685b      	ldr	r3, [r3, #4]
 800843c:	2b03      	cmp	r3, #3
 800843e:	d129      	bne.n	8008494 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008440:	4b81      	ldr	r3, [pc, #516]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008448:	2b00      	cmp	r3, #0
 800844a:	d101      	bne.n	8008450 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800844c:	2301      	movs	r3, #1
 800844e:	e0f4      	b.n	800863a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008450:	f000 f99e 	bl	8008790 <RCC_GetSysClockFreqFromPLLSource>
 8008454:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008456:	693b      	ldr	r3, [r7, #16]
 8008458:	4a7c      	ldr	r2, [pc, #496]	@ (800864c <HAL_RCC_ClockConfig+0x268>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d93f      	bls.n	80084de <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800845e:	4b7a      	ldr	r3, [pc, #488]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 8008460:	689b      	ldr	r3, [r3, #8]
 8008462:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008466:	2b00      	cmp	r3, #0
 8008468:	d009      	beq.n	800847e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008472:	2b00      	cmp	r3, #0
 8008474:	d033      	beq.n	80084de <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800847a:	2b00      	cmp	r3, #0
 800847c:	d12f      	bne.n	80084de <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800847e:	4b72      	ldr	r3, [pc, #456]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 8008480:	689b      	ldr	r3, [r3, #8]
 8008482:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008486:	4a70      	ldr	r2, [pc, #448]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 8008488:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800848c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800848e:	2380      	movs	r3, #128	@ 0x80
 8008490:	617b      	str	r3, [r7, #20]
 8008492:	e024      	b.n	80084de <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	685b      	ldr	r3, [r3, #4]
 8008498:	2b02      	cmp	r3, #2
 800849a:	d107      	bne.n	80084ac <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800849c:	4b6a      	ldr	r3, [pc, #424]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d109      	bne.n	80084bc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80084a8:	2301      	movs	r3, #1
 80084aa:	e0c6      	b.n	800863a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80084ac:	4b66      	ldr	r3, [pc, #408]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d101      	bne.n	80084bc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80084b8:	2301      	movs	r3, #1
 80084ba:	e0be      	b.n	800863a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80084bc:	f000 f8ce 	bl	800865c <HAL_RCC_GetSysClockFreq>
 80084c0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	4a61      	ldr	r2, [pc, #388]	@ (800864c <HAL_RCC_ClockConfig+0x268>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d909      	bls.n	80084de <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80084ca:	4b5f      	ldr	r3, [pc, #380]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 80084cc:	689b      	ldr	r3, [r3, #8]
 80084ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80084d2:	4a5d      	ldr	r2, [pc, #372]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 80084d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084d8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80084da:	2380      	movs	r3, #128	@ 0x80
 80084dc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80084de:	4b5a      	ldr	r3, [pc, #360]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 80084e0:	689b      	ldr	r3, [r3, #8]
 80084e2:	f023 0203 	bic.w	r2, r3, #3
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	685b      	ldr	r3, [r3, #4]
 80084ea:	4957      	ldr	r1, [pc, #348]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 80084ec:	4313      	orrs	r3, r2
 80084ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80084f0:	f7f9 fdc6 	bl	8002080 <HAL_GetTick>
 80084f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80084f6:	e00a      	b.n	800850e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80084f8:	f7f9 fdc2 	bl	8002080 <HAL_GetTick>
 80084fc:	4602      	mov	r2, r0
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	1ad3      	subs	r3, r2, r3
 8008502:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008506:	4293      	cmp	r3, r2
 8008508:	d901      	bls.n	800850e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800850a:	2303      	movs	r3, #3
 800850c:	e095      	b.n	800863a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800850e:	4b4e      	ldr	r3, [pc, #312]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 8008510:	689b      	ldr	r3, [r3, #8]
 8008512:	f003 020c 	and.w	r2, r3, #12
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	009b      	lsls	r3, r3, #2
 800851c:	429a      	cmp	r2, r3
 800851e:	d1eb      	bne.n	80084f8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f003 0302 	and.w	r3, r3, #2
 8008528:	2b00      	cmp	r3, #0
 800852a:	d023      	beq.n	8008574 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f003 0304 	and.w	r3, r3, #4
 8008534:	2b00      	cmp	r3, #0
 8008536:	d005      	beq.n	8008544 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008538:	4b43      	ldr	r3, [pc, #268]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 800853a:	689b      	ldr	r3, [r3, #8]
 800853c:	4a42      	ldr	r2, [pc, #264]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 800853e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008542:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f003 0308 	and.w	r3, r3, #8
 800854c:	2b00      	cmp	r3, #0
 800854e:	d007      	beq.n	8008560 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008550:	4b3d      	ldr	r3, [pc, #244]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008558:	4a3b      	ldr	r2, [pc, #236]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 800855a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800855e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008560:	4b39      	ldr	r3, [pc, #228]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 8008562:	689b      	ldr	r3, [r3, #8]
 8008564:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	689b      	ldr	r3, [r3, #8]
 800856c:	4936      	ldr	r1, [pc, #216]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 800856e:	4313      	orrs	r3, r2
 8008570:	608b      	str	r3, [r1, #8]
 8008572:	e008      	b.n	8008586 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008574:	697b      	ldr	r3, [r7, #20]
 8008576:	2b80      	cmp	r3, #128	@ 0x80
 8008578:	d105      	bne.n	8008586 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800857a:	4b33      	ldr	r3, [pc, #204]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 800857c:	689b      	ldr	r3, [r3, #8]
 800857e:	4a32      	ldr	r2, [pc, #200]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 8008580:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008584:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008586:	4b2f      	ldr	r3, [pc, #188]	@ (8008644 <HAL_RCC_ClockConfig+0x260>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f003 030f 	and.w	r3, r3, #15
 800858e:	683a      	ldr	r2, [r7, #0]
 8008590:	429a      	cmp	r2, r3
 8008592:	d21d      	bcs.n	80085d0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008594:	4b2b      	ldr	r3, [pc, #172]	@ (8008644 <HAL_RCC_ClockConfig+0x260>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f023 020f 	bic.w	r2, r3, #15
 800859c:	4929      	ldr	r1, [pc, #164]	@ (8008644 <HAL_RCC_ClockConfig+0x260>)
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	4313      	orrs	r3, r2
 80085a2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80085a4:	f7f9 fd6c 	bl	8002080 <HAL_GetTick>
 80085a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80085aa:	e00a      	b.n	80085c2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80085ac:	f7f9 fd68 	bl	8002080 <HAL_GetTick>
 80085b0:	4602      	mov	r2, r0
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	1ad3      	subs	r3, r2, r3
 80085b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d901      	bls.n	80085c2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80085be:	2303      	movs	r3, #3
 80085c0:	e03b      	b.n	800863a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80085c2:	4b20      	ldr	r3, [pc, #128]	@ (8008644 <HAL_RCC_ClockConfig+0x260>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f003 030f 	and.w	r3, r3, #15
 80085ca:	683a      	ldr	r2, [r7, #0]
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d1ed      	bne.n	80085ac <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f003 0304 	and.w	r3, r3, #4
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d008      	beq.n	80085ee <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80085dc:	4b1a      	ldr	r3, [pc, #104]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 80085de:	689b      	ldr	r3, [r3, #8]
 80085e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	68db      	ldr	r3, [r3, #12]
 80085e8:	4917      	ldr	r1, [pc, #92]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 80085ea:	4313      	orrs	r3, r2
 80085ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f003 0308 	and.w	r3, r3, #8
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d009      	beq.n	800860e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80085fa:	4b13      	ldr	r3, [pc, #76]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 80085fc:	689b      	ldr	r3, [r3, #8]
 80085fe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	691b      	ldr	r3, [r3, #16]
 8008606:	00db      	lsls	r3, r3, #3
 8008608:	490f      	ldr	r1, [pc, #60]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 800860a:	4313      	orrs	r3, r2
 800860c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800860e:	f000 f825 	bl	800865c <HAL_RCC_GetSysClockFreq>
 8008612:	4602      	mov	r2, r0
 8008614:	4b0c      	ldr	r3, [pc, #48]	@ (8008648 <HAL_RCC_ClockConfig+0x264>)
 8008616:	689b      	ldr	r3, [r3, #8]
 8008618:	091b      	lsrs	r3, r3, #4
 800861a:	f003 030f 	and.w	r3, r3, #15
 800861e:	490c      	ldr	r1, [pc, #48]	@ (8008650 <HAL_RCC_ClockConfig+0x26c>)
 8008620:	5ccb      	ldrb	r3, [r1, r3]
 8008622:	f003 031f 	and.w	r3, r3, #31
 8008626:	fa22 f303 	lsr.w	r3, r2, r3
 800862a:	4a0a      	ldr	r2, [pc, #40]	@ (8008654 <HAL_RCC_ClockConfig+0x270>)
 800862c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800862e:	4b0a      	ldr	r3, [pc, #40]	@ (8008658 <HAL_RCC_ClockConfig+0x274>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	4618      	mov	r0, r3
 8008634:	f7f9 fcd8 	bl	8001fe8 <HAL_InitTick>
 8008638:	4603      	mov	r3, r0
}
 800863a:	4618      	mov	r0, r3
 800863c:	3718      	adds	r7, #24
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	bf00      	nop
 8008644:	40022000 	.word	0x40022000
 8008648:	40021000 	.word	0x40021000
 800864c:	04c4b400 	.word	0x04c4b400
 8008650:	0800c114 	.word	0x0800c114
 8008654:	20000000 	.word	0x20000000
 8008658:	20000004 	.word	0x20000004

0800865c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800865c:	b480      	push	{r7}
 800865e:	b087      	sub	sp, #28
 8008660:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008662:	4b2c      	ldr	r3, [pc, #176]	@ (8008714 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008664:	689b      	ldr	r3, [r3, #8]
 8008666:	f003 030c 	and.w	r3, r3, #12
 800866a:	2b04      	cmp	r3, #4
 800866c:	d102      	bne.n	8008674 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800866e:	4b2a      	ldr	r3, [pc, #168]	@ (8008718 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008670:	613b      	str	r3, [r7, #16]
 8008672:	e047      	b.n	8008704 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008674:	4b27      	ldr	r3, [pc, #156]	@ (8008714 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008676:	689b      	ldr	r3, [r3, #8]
 8008678:	f003 030c 	and.w	r3, r3, #12
 800867c:	2b08      	cmp	r3, #8
 800867e:	d102      	bne.n	8008686 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008680:	4b26      	ldr	r3, [pc, #152]	@ (800871c <HAL_RCC_GetSysClockFreq+0xc0>)
 8008682:	613b      	str	r3, [r7, #16]
 8008684:	e03e      	b.n	8008704 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008686:	4b23      	ldr	r3, [pc, #140]	@ (8008714 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008688:	689b      	ldr	r3, [r3, #8]
 800868a:	f003 030c 	and.w	r3, r3, #12
 800868e:	2b0c      	cmp	r3, #12
 8008690:	d136      	bne.n	8008700 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008692:	4b20      	ldr	r3, [pc, #128]	@ (8008714 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008694:	68db      	ldr	r3, [r3, #12]
 8008696:	f003 0303 	and.w	r3, r3, #3
 800869a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800869c:	4b1d      	ldr	r3, [pc, #116]	@ (8008714 <HAL_RCC_GetSysClockFreq+0xb8>)
 800869e:	68db      	ldr	r3, [r3, #12]
 80086a0:	091b      	lsrs	r3, r3, #4
 80086a2:	f003 030f 	and.w	r3, r3, #15
 80086a6:	3301      	adds	r3, #1
 80086a8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	2b03      	cmp	r3, #3
 80086ae:	d10c      	bne.n	80086ca <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80086b0:	4a1a      	ldr	r2, [pc, #104]	@ (800871c <HAL_RCC_GetSysClockFreq+0xc0>)
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80086b8:	4a16      	ldr	r2, [pc, #88]	@ (8008714 <HAL_RCC_GetSysClockFreq+0xb8>)
 80086ba:	68d2      	ldr	r2, [r2, #12]
 80086bc:	0a12      	lsrs	r2, r2, #8
 80086be:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80086c2:	fb02 f303 	mul.w	r3, r2, r3
 80086c6:	617b      	str	r3, [r7, #20]
      break;
 80086c8:	e00c      	b.n	80086e4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80086ca:	4a13      	ldr	r2, [pc, #76]	@ (8008718 <HAL_RCC_GetSysClockFreq+0xbc>)
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80086d2:	4a10      	ldr	r2, [pc, #64]	@ (8008714 <HAL_RCC_GetSysClockFreq+0xb8>)
 80086d4:	68d2      	ldr	r2, [r2, #12]
 80086d6:	0a12      	lsrs	r2, r2, #8
 80086d8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80086dc:	fb02 f303 	mul.w	r3, r2, r3
 80086e0:	617b      	str	r3, [r7, #20]
      break;
 80086e2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80086e4:	4b0b      	ldr	r3, [pc, #44]	@ (8008714 <HAL_RCC_GetSysClockFreq+0xb8>)
 80086e6:	68db      	ldr	r3, [r3, #12]
 80086e8:	0e5b      	lsrs	r3, r3, #25
 80086ea:	f003 0303 	and.w	r3, r3, #3
 80086ee:	3301      	adds	r3, #1
 80086f0:	005b      	lsls	r3, r3, #1
 80086f2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80086f4:	697a      	ldr	r2, [r7, #20]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80086fc:	613b      	str	r3, [r7, #16]
 80086fe:	e001      	b.n	8008704 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008700:	2300      	movs	r3, #0
 8008702:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008704:	693b      	ldr	r3, [r7, #16]
}
 8008706:	4618      	mov	r0, r3
 8008708:	371c      	adds	r7, #28
 800870a:	46bd      	mov	sp, r7
 800870c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008710:	4770      	bx	lr
 8008712:	bf00      	nop
 8008714:	40021000 	.word	0x40021000
 8008718:	00f42400 	.word	0x00f42400
 800871c:	007a1200 	.word	0x007a1200

08008720 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008720:	b480      	push	{r7}
 8008722:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008724:	4b03      	ldr	r3, [pc, #12]	@ (8008734 <HAL_RCC_GetHCLKFreq+0x14>)
 8008726:	681b      	ldr	r3, [r3, #0]
}
 8008728:	4618      	mov	r0, r3
 800872a:	46bd      	mov	sp, r7
 800872c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008730:	4770      	bx	lr
 8008732:	bf00      	nop
 8008734:	20000000 	.word	0x20000000

08008738 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800873c:	f7ff fff0 	bl	8008720 <HAL_RCC_GetHCLKFreq>
 8008740:	4602      	mov	r2, r0
 8008742:	4b06      	ldr	r3, [pc, #24]	@ (800875c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008744:	689b      	ldr	r3, [r3, #8]
 8008746:	0a1b      	lsrs	r3, r3, #8
 8008748:	f003 0307 	and.w	r3, r3, #7
 800874c:	4904      	ldr	r1, [pc, #16]	@ (8008760 <HAL_RCC_GetPCLK1Freq+0x28>)
 800874e:	5ccb      	ldrb	r3, [r1, r3]
 8008750:	f003 031f 	and.w	r3, r3, #31
 8008754:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008758:	4618      	mov	r0, r3
 800875a:	bd80      	pop	{r7, pc}
 800875c:	40021000 	.word	0x40021000
 8008760:	0800c124 	.word	0x0800c124

08008764 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008768:	f7ff ffda 	bl	8008720 <HAL_RCC_GetHCLKFreq>
 800876c:	4602      	mov	r2, r0
 800876e:	4b06      	ldr	r3, [pc, #24]	@ (8008788 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008770:	689b      	ldr	r3, [r3, #8]
 8008772:	0adb      	lsrs	r3, r3, #11
 8008774:	f003 0307 	and.w	r3, r3, #7
 8008778:	4904      	ldr	r1, [pc, #16]	@ (800878c <HAL_RCC_GetPCLK2Freq+0x28>)
 800877a:	5ccb      	ldrb	r3, [r1, r3]
 800877c:	f003 031f 	and.w	r3, r3, #31
 8008780:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008784:	4618      	mov	r0, r3
 8008786:	bd80      	pop	{r7, pc}
 8008788:	40021000 	.word	0x40021000
 800878c:	0800c124 	.word	0x0800c124

08008790 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008790:	b480      	push	{r7}
 8008792:	b087      	sub	sp, #28
 8008794:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008796:	4b1e      	ldr	r3, [pc, #120]	@ (8008810 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008798:	68db      	ldr	r3, [r3, #12]
 800879a:	f003 0303 	and.w	r3, r3, #3
 800879e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80087a0:	4b1b      	ldr	r3, [pc, #108]	@ (8008810 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80087a2:	68db      	ldr	r3, [r3, #12]
 80087a4:	091b      	lsrs	r3, r3, #4
 80087a6:	f003 030f 	and.w	r3, r3, #15
 80087aa:	3301      	adds	r3, #1
 80087ac:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	2b03      	cmp	r3, #3
 80087b2:	d10c      	bne.n	80087ce <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80087b4:	4a17      	ldr	r2, [pc, #92]	@ (8008814 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80087bc:	4a14      	ldr	r2, [pc, #80]	@ (8008810 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80087be:	68d2      	ldr	r2, [r2, #12]
 80087c0:	0a12      	lsrs	r2, r2, #8
 80087c2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80087c6:	fb02 f303 	mul.w	r3, r2, r3
 80087ca:	617b      	str	r3, [r7, #20]
    break;
 80087cc:	e00c      	b.n	80087e8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80087ce:	4a12      	ldr	r2, [pc, #72]	@ (8008818 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80087d6:	4a0e      	ldr	r2, [pc, #56]	@ (8008810 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80087d8:	68d2      	ldr	r2, [r2, #12]
 80087da:	0a12      	lsrs	r2, r2, #8
 80087dc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80087e0:	fb02 f303 	mul.w	r3, r2, r3
 80087e4:	617b      	str	r3, [r7, #20]
    break;
 80087e6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80087e8:	4b09      	ldr	r3, [pc, #36]	@ (8008810 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80087ea:	68db      	ldr	r3, [r3, #12]
 80087ec:	0e5b      	lsrs	r3, r3, #25
 80087ee:	f003 0303 	and.w	r3, r3, #3
 80087f2:	3301      	adds	r3, #1
 80087f4:	005b      	lsls	r3, r3, #1
 80087f6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80087f8:	697a      	ldr	r2, [r7, #20]
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008800:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008802:	687b      	ldr	r3, [r7, #4]
}
 8008804:	4618      	mov	r0, r3
 8008806:	371c      	adds	r7, #28
 8008808:	46bd      	mov	sp, r7
 800880a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880e:	4770      	bx	lr
 8008810:	40021000 	.word	0x40021000
 8008814:	007a1200 	.word	0x007a1200
 8008818:	00f42400 	.word	0x00f42400

0800881c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b086      	sub	sp, #24
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008824:	2300      	movs	r3, #0
 8008826:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008828:	2300      	movs	r3, #0
 800882a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008834:	2b00      	cmp	r3, #0
 8008836:	f000 8098 	beq.w	800896a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800883a:	2300      	movs	r3, #0
 800883c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800883e:	4b43      	ldr	r3, [pc, #268]	@ (800894c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008842:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008846:	2b00      	cmp	r3, #0
 8008848:	d10d      	bne.n	8008866 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800884a:	4b40      	ldr	r3, [pc, #256]	@ (800894c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800884c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800884e:	4a3f      	ldr	r2, [pc, #252]	@ (800894c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008850:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008854:	6593      	str	r3, [r2, #88]	@ 0x58
 8008856:	4b3d      	ldr	r3, [pc, #244]	@ (800894c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800885a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800885e:	60bb      	str	r3, [r7, #8]
 8008860:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008862:	2301      	movs	r3, #1
 8008864:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008866:	4b3a      	ldr	r3, [pc, #232]	@ (8008950 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a39      	ldr	r2, [pc, #228]	@ (8008950 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800886c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008870:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008872:	f7f9 fc05 	bl	8002080 <HAL_GetTick>
 8008876:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008878:	e009      	b.n	800888e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800887a:	f7f9 fc01 	bl	8002080 <HAL_GetTick>
 800887e:	4602      	mov	r2, r0
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	1ad3      	subs	r3, r2, r3
 8008884:	2b02      	cmp	r3, #2
 8008886:	d902      	bls.n	800888e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008888:	2303      	movs	r3, #3
 800888a:	74fb      	strb	r3, [r7, #19]
        break;
 800888c:	e005      	b.n	800889a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800888e:	4b30      	ldr	r3, [pc, #192]	@ (8008950 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008896:	2b00      	cmp	r3, #0
 8008898:	d0ef      	beq.n	800887a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800889a:	7cfb      	ldrb	r3, [r7, #19]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d159      	bne.n	8008954 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80088a0:	4b2a      	ldr	r3, [pc, #168]	@ (800894c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80088a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088aa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80088ac:	697b      	ldr	r3, [r7, #20]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d01e      	beq.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088b6:	697a      	ldr	r2, [r7, #20]
 80088b8:	429a      	cmp	r2, r3
 80088ba:	d019      	beq.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80088bc:	4b23      	ldr	r3, [pc, #140]	@ (800894c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80088be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80088c6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80088c8:	4b20      	ldr	r3, [pc, #128]	@ (800894c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80088ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088ce:	4a1f      	ldr	r2, [pc, #124]	@ (800894c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80088d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80088d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80088d8:	4b1c      	ldr	r3, [pc, #112]	@ (800894c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80088da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088de:	4a1b      	ldr	r2, [pc, #108]	@ (800894c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80088e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80088e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80088e8:	4a18      	ldr	r2, [pc, #96]	@ (800894c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80088f0:	697b      	ldr	r3, [r7, #20]
 80088f2:	f003 0301 	and.w	r3, r3, #1
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d016      	beq.n	8008928 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088fa:	f7f9 fbc1 	bl	8002080 <HAL_GetTick>
 80088fe:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008900:	e00b      	b.n	800891a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008902:	f7f9 fbbd 	bl	8002080 <HAL_GetTick>
 8008906:	4602      	mov	r2, r0
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	1ad3      	subs	r3, r2, r3
 800890c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008910:	4293      	cmp	r3, r2
 8008912:	d902      	bls.n	800891a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008914:	2303      	movs	r3, #3
 8008916:	74fb      	strb	r3, [r7, #19]
            break;
 8008918:	e006      	b.n	8008928 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800891a:	4b0c      	ldr	r3, [pc, #48]	@ (800894c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800891c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008920:	f003 0302 	and.w	r3, r3, #2
 8008924:	2b00      	cmp	r3, #0
 8008926:	d0ec      	beq.n	8008902 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008928:	7cfb      	ldrb	r3, [r7, #19]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d10b      	bne.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800892e:	4b07      	ldr	r3, [pc, #28]	@ (800894c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008930:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008934:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800893c:	4903      	ldr	r1, [pc, #12]	@ (800894c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800893e:	4313      	orrs	r3, r2
 8008940:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8008944:	e008      	b.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008946:	7cfb      	ldrb	r3, [r7, #19]
 8008948:	74bb      	strb	r3, [r7, #18]
 800894a:	e005      	b.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800894c:	40021000 	.word	0x40021000
 8008950:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008954:	7cfb      	ldrb	r3, [r7, #19]
 8008956:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008958:	7c7b      	ldrb	r3, [r7, #17]
 800895a:	2b01      	cmp	r3, #1
 800895c:	d105      	bne.n	800896a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800895e:	4ba7      	ldr	r3, [pc, #668]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008962:	4aa6      	ldr	r2, [pc, #664]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008964:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008968:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f003 0301 	and.w	r3, r3, #1
 8008972:	2b00      	cmp	r3, #0
 8008974:	d00a      	beq.n	800898c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008976:	4ba1      	ldr	r3, [pc, #644]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008978:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800897c:	f023 0203 	bic.w	r2, r3, #3
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	499d      	ldr	r1, [pc, #628]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008986:	4313      	orrs	r3, r2
 8008988:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f003 0302 	and.w	r3, r3, #2
 8008994:	2b00      	cmp	r3, #0
 8008996:	d00a      	beq.n	80089ae <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008998:	4b98      	ldr	r3, [pc, #608]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800899a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800899e:	f023 020c 	bic.w	r2, r3, #12
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	689b      	ldr	r3, [r3, #8]
 80089a6:	4995      	ldr	r1, [pc, #596]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80089a8:	4313      	orrs	r3, r2
 80089aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	f003 0304 	and.w	r3, r3, #4
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d00a      	beq.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80089ba:	4b90      	ldr	r3, [pc, #576]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80089bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089c0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	68db      	ldr	r3, [r3, #12]
 80089c8:	498c      	ldr	r1, [pc, #560]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80089ca:	4313      	orrs	r3, r2
 80089cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f003 0308 	and.w	r3, r3, #8
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d00a      	beq.n	80089f2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80089dc:	4b87      	ldr	r3, [pc, #540]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80089de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089e2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	691b      	ldr	r3, [r3, #16]
 80089ea:	4984      	ldr	r1, [pc, #528]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80089ec:	4313      	orrs	r3, r2
 80089ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f003 0310 	and.w	r3, r3, #16
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d00a      	beq.n	8008a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80089fe:	4b7f      	ldr	r3, [pc, #508]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a04:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	695b      	ldr	r3, [r3, #20]
 8008a0c:	497b      	ldr	r1, [pc, #492]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a0e:	4313      	orrs	r3, r2
 8008a10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f003 0320 	and.w	r3, r3, #32
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d00a      	beq.n	8008a36 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008a20:	4b76      	ldr	r3, [pc, #472]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a26:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	699b      	ldr	r3, [r3, #24]
 8008a2e:	4973      	ldr	r1, [pc, #460]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a30:	4313      	orrs	r3, r2
 8008a32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d00a      	beq.n	8008a58 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008a42:	4b6e      	ldr	r3, [pc, #440]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a48:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	69db      	ldr	r3, [r3, #28]
 8008a50:	496a      	ldr	r1, [pc, #424]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a52:	4313      	orrs	r3, r2
 8008a54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d00a      	beq.n	8008a7a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008a64:	4b65      	ldr	r3, [pc, #404]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a6a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6a1b      	ldr	r3, [r3, #32]
 8008a72:	4962      	ldr	r1, [pc, #392]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a74:	4313      	orrs	r3, r2
 8008a76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d00a      	beq.n	8008a9c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008a86:	4b5d      	ldr	r3, [pc, #372]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a8c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a94:	4959      	ldr	r1, [pc, #356]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a96:	4313      	orrs	r3, r2
 8008a98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d00a      	beq.n	8008abe <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008aa8:	4b54      	ldr	r3, [pc, #336]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008aaa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008aae:	f023 0203 	bic.w	r2, r3, #3
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ab6:	4951      	ldr	r1, [pc, #324]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008ab8:	4313      	orrs	r3, r2
 8008aba:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d00a      	beq.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008aca:	4b4c      	ldr	r3, [pc, #304]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008acc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ad0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ad8:	4948      	ldr	r1, [pc, #288]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008ada:	4313      	orrs	r3, r2
 8008adc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d015      	beq.n	8008b18 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008aec:	4b43      	ldr	r3, [pc, #268]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008af2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008afa:	4940      	ldr	r1, [pc, #256]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008afc:	4313      	orrs	r3, r2
 8008afe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b0a:	d105      	bne.n	8008b18 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008b0c:	4b3b      	ldr	r3, [pc, #236]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008b0e:	68db      	ldr	r3, [r3, #12]
 8008b10:	4a3a      	ldr	r2, [pc, #232]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008b12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008b16:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d015      	beq.n	8008b50 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008b24:	4b35      	ldr	r3, [pc, #212]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b2a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b32:	4932      	ldr	r1, [pc, #200]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008b34:	4313      	orrs	r3, r2
 8008b36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008b42:	d105      	bne.n	8008b50 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008b44:	4b2d      	ldr	r3, [pc, #180]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008b46:	68db      	ldr	r3, [r3, #12]
 8008b48:	4a2c      	ldr	r2, [pc, #176]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008b4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008b4e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d015      	beq.n	8008b88 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008b5c:	4b27      	ldr	r3, [pc, #156]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b62:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b6a:	4924      	ldr	r1, [pc, #144]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008b6c:	4313      	orrs	r3, r2
 8008b6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008b7a:	d105      	bne.n	8008b88 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008b7c:	4b1f      	ldr	r3, [pc, #124]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008b7e:	68db      	ldr	r3, [r3, #12]
 8008b80:	4a1e      	ldr	r2, [pc, #120]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008b82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008b86:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d015      	beq.n	8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008b94:	4b19      	ldr	r3, [pc, #100]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b9a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ba2:	4916      	ldr	r1, [pc, #88]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008ba4:	4313      	orrs	r3, r2
 8008ba6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008bb2:	d105      	bne.n	8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008bb4:	4b11      	ldr	r3, [pc, #68]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008bb6:	68db      	ldr	r3, [r3, #12]
 8008bb8:	4a10      	ldr	r2, [pc, #64]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008bba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008bbe:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d019      	beq.n	8008c00 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008bd2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bda:	4908      	ldr	r1, [pc, #32]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008bdc:	4313      	orrs	r3, r2
 8008bde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008be6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008bea:	d109      	bne.n	8008c00 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008bec:	4b03      	ldr	r3, [pc, #12]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008bee:	68db      	ldr	r3, [r3, #12]
 8008bf0:	4a02      	ldr	r2, [pc, #8]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008bf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008bf6:	60d3      	str	r3, [r2, #12]
 8008bf8:	e002      	b.n	8008c00 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8008bfa:	bf00      	nop
 8008bfc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d015      	beq.n	8008c38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008c0c:	4b29      	ldr	r3, [pc, #164]	@ (8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c12:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c1a:	4926      	ldr	r1, [pc, #152]	@ (8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008c1c:	4313      	orrs	r3, r2
 8008c1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c2a:	d105      	bne.n	8008c38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008c2c:	4b21      	ldr	r3, [pc, #132]	@ (8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008c2e:	68db      	ldr	r3, [r3, #12]
 8008c30:	4a20      	ldr	r2, [pc, #128]	@ (8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008c32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c36:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d015      	beq.n	8008c70 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8008c44:	4b1b      	ldr	r3, [pc, #108]	@ (8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c4a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c52:	4918      	ldr	r1, [pc, #96]	@ (8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008c54:	4313      	orrs	r3, r2
 8008c56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c62:	d105      	bne.n	8008c70 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008c64:	4b13      	ldr	r3, [pc, #76]	@ (8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008c66:	68db      	ldr	r3, [r3, #12]
 8008c68:	4a12      	ldr	r2, [pc, #72]	@ (8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008c6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c6e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d015      	beq.n	8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008c7c:	4b0d      	ldr	r3, [pc, #52]	@ (8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008c7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008c82:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c8a:	490a      	ldr	r1, [pc, #40]	@ (8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c96:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008c9a:	d105      	bne.n	8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008c9c:	4b05      	ldr	r3, [pc, #20]	@ (8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008c9e:	68db      	ldr	r3, [r3, #12]
 8008ca0:	4a04      	ldr	r2, [pc, #16]	@ (8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008ca2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ca6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008ca8:	7cbb      	ldrb	r3, [r7, #18]
}
 8008caa:	4618      	mov	r0, r3
 8008cac:	3718      	adds	r7, #24
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	bd80      	pop	{r7, pc}
 8008cb2:	bf00      	nop
 8008cb4:	40021000 	.word	0x40021000

08008cb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b082      	sub	sp, #8
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d101      	bne.n	8008cca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	e049      	b.n	8008d5e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d106      	bne.n	8008ce4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f7f8 ffb4 	bl	8001c4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2202      	movs	r2, #2
 8008ce8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681a      	ldr	r2, [r3, #0]
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	3304      	adds	r3, #4
 8008cf4:	4619      	mov	r1, r3
 8008cf6:	4610      	mov	r0, r2
 8008cf8:	f000 fabc 	bl	8009274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2201      	movs	r2, #1
 8008d00:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2201      	movs	r2, #1
 8008d08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2201      	movs	r2, #1
 8008d10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2201      	movs	r2, #1
 8008d18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2201      	movs	r2, #1
 8008d20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2201      	movs	r2, #1
 8008d28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2201      	movs	r2, #1
 8008d30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2201      	movs	r2, #1
 8008d38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2201      	movs	r2, #1
 8008d40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2201      	movs	r2, #1
 8008d48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2201      	movs	r2, #1
 8008d50:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2201      	movs	r2, #1
 8008d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008d5c:	2300      	movs	r3, #0
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3708      	adds	r7, #8
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}

08008d66 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008d66:	b580      	push	{r7, lr}
 8008d68:	b082      	sub	sp, #8
 8008d6a:	af00      	add	r7, sp, #0
 8008d6c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d101      	bne.n	8008d78 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008d74:	2301      	movs	r3, #1
 8008d76:	e049      	b.n	8008e0c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d7e:	b2db      	uxtb	r3, r3
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d106      	bne.n	8008d92 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2200      	movs	r2, #0
 8008d88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f000 f841 	bl	8008e14 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2202      	movs	r2, #2
 8008d96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681a      	ldr	r2, [r3, #0]
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	3304      	adds	r3, #4
 8008da2:	4619      	mov	r1, r3
 8008da4:	4610      	mov	r0, r2
 8008da6:	f000 fa65 	bl	8009274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2201      	movs	r2, #1
 8008dae:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2201      	movs	r2, #1
 8008db6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2201      	movs	r2, #1
 8008dbe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2201      	movs	r2, #1
 8008dc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2201      	movs	r2, #1
 8008dce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2201      	movs	r2, #1
 8008dd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2201      	movs	r2, #1
 8008dde:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2201      	movs	r2, #1
 8008de6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2201      	movs	r2, #1
 8008dee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2201      	movs	r2, #1
 8008df6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2201      	movs	r2, #1
 8008e06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008e0a:	2300      	movs	r3, #0
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	3708      	adds	r7, #8
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}

08008e14 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b083      	sub	sp, #12
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008e1c:	bf00      	nop
 8008e1e:	370c      	adds	r7, #12
 8008e20:	46bd      	mov	sp, r7
 8008e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e26:	4770      	bx	lr

08008e28 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b084      	sub	sp, #16
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
 8008e30:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d109      	bne.n	8008e4c <HAL_TIM_PWM_Start+0x24>
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008e3e:	b2db      	uxtb	r3, r3
 8008e40:	2b01      	cmp	r3, #1
 8008e42:	bf14      	ite	ne
 8008e44:	2301      	movne	r3, #1
 8008e46:	2300      	moveq	r3, #0
 8008e48:	b2db      	uxtb	r3, r3
 8008e4a:	e03c      	b.n	8008ec6 <HAL_TIM_PWM_Start+0x9e>
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	2b04      	cmp	r3, #4
 8008e50:	d109      	bne.n	8008e66 <HAL_TIM_PWM_Start+0x3e>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008e58:	b2db      	uxtb	r3, r3
 8008e5a:	2b01      	cmp	r3, #1
 8008e5c:	bf14      	ite	ne
 8008e5e:	2301      	movne	r3, #1
 8008e60:	2300      	moveq	r3, #0
 8008e62:	b2db      	uxtb	r3, r3
 8008e64:	e02f      	b.n	8008ec6 <HAL_TIM_PWM_Start+0x9e>
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	2b08      	cmp	r3, #8
 8008e6a:	d109      	bne.n	8008e80 <HAL_TIM_PWM_Start+0x58>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008e72:	b2db      	uxtb	r3, r3
 8008e74:	2b01      	cmp	r3, #1
 8008e76:	bf14      	ite	ne
 8008e78:	2301      	movne	r3, #1
 8008e7a:	2300      	moveq	r3, #0
 8008e7c:	b2db      	uxtb	r3, r3
 8008e7e:	e022      	b.n	8008ec6 <HAL_TIM_PWM_Start+0x9e>
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	2b0c      	cmp	r3, #12
 8008e84:	d109      	bne.n	8008e9a <HAL_TIM_PWM_Start+0x72>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e8c:	b2db      	uxtb	r3, r3
 8008e8e:	2b01      	cmp	r3, #1
 8008e90:	bf14      	ite	ne
 8008e92:	2301      	movne	r3, #1
 8008e94:	2300      	moveq	r3, #0
 8008e96:	b2db      	uxtb	r3, r3
 8008e98:	e015      	b.n	8008ec6 <HAL_TIM_PWM_Start+0x9e>
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	2b10      	cmp	r3, #16
 8008e9e:	d109      	bne.n	8008eb4 <HAL_TIM_PWM_Start+0x8c>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008ea6:	b2db      	uxtb	r3, r3
 8008ea8:	2b01      	cmp	r3, #1
 8008eaa:	bf14      	ite	ne
 8008eac:	2301      	movne	r3, #1
 8008eae:	2300      	moveq	r3, #0
 8008eb0:	b2db      	uxtb	r3, r3
 8008eb2:	e008      	b.n	8008ec6 <HAL_TIM_PWM_Start+0x9e>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008eba:	b2db      	uxtb	r3, r3
 8008ebc:	2b01      	cmp	r3, #1
 8008ebe:	bf14      	ite	ne
 8008ec0:	2301      	movne	r3, #1
 8008ec2:	2300      	moveq	r3, #0
 8008ec4:	b2db      	uxtb	r3, r3
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d001      	beq.n	8008ece <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	e0a6      	b.n	800901c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d104      	bne.n	8008ede <HAL_TIM_PWM_Start+0xb6>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2202      	movs	r2, #2
 8008ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008edc:	e023      	b.n	8008f26 <HAL_TIM_PWM_Start+0xfe>
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	2b04      	cmp	r3, #4
 8008ee2:	d104      	bne.n	8008eee <HAL_TIM_PWM_Start+0xc6>
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2202      	movs	r2, #2
 8008ee8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008eec:	e01b      	b.n	8008f26 <HAL_TIM_PWM_Start+0xfe>
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	2b08      	cmp	r3, #8
 8008ef2:	d104      	bne.n	8008efe <HAL_TIM_PWM_Start+0xd6>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2202      	movs	r2, #2
 8008ef8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008efc:	e013      	b.n	8008f26 <HAL_TIM_PWM_Start+0xfe>
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	2b0c      	cmp	r3, #12
 8008f02:	d104      	bne.n	8008f0e <HAL_TIM_PWM_Start+0xe6>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2202      	movs	r2, #2
 8008f08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008f0c:	e00b      	b.n	8008f26 <HAL_TIM_PWM_Start+0xfe>
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	2b10      	cmp	r3, #16
 8008f12:	d104      	bne.n	8008f1e <HAL_TIM_PWM_Start+0xf6>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2202      	movs	r2, #2
 8008f18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008f1c:	e003      	b.n	8008f26 <HAL_TIM_PWM_Start+0xfe>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2202      	movs	r2, #2
 8008f22:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	2201      	movs	r2, #1
 8008f2c:	6839      	ldr	r1, [r7, #0]
 8008f2e:	4618      	mov	r0, r3
 8008f30:	f000 fd7e 	bl	8009a30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	4a3a      	ldr	r2, [pc, #232]	@ (8009024 <HAL_TIM_PWM_Start+0x1fc>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d018      	beq.n	8008f70 <HAL_TIM_PWM_Start+0x148>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4a39      	ldr	r2, [pc, #228]	@ (8009028 <HAL_TIM_PWM_Start+0x200>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d013      	beq.n	8008f70 <HAL_TIM_PWM_Start+0x148>
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	4a37      	ldr	r2, [pc, #220]	@ (800902c <HAL_TIM_PWM_Start+0x204>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d00e      	beq.n	8008f70 <HAL_TIM_PWM_Start+0x148>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a36      	ldr	r2, [pc, #216]	@ (8009030 <HAL_TIM_PWM_Start+0x208>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d009      	beq.n	8008f70 <HAL_TIM_PWM_Start+0x148>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	4a34      	ldr	r2, [pc, #208]	@ (8009034 <HAL_TIM_PWM_Start+0x20c>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d004      	beq.n	8008f70 <HAL_TIM_PWM_Start+0x148>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4a33      	ldr	r2, [pc, #204]	@ (8009038 <HAL_TIM_PWM_Start+0x210>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d101      	bne.n	8008f74 <HAL_TIM_PWM_Start+0x14c>
 8008f70:	2301      	movs	r3, #1
 8008f72:	e000      	b.n	8008f76 <HAL_TIM_PWM_Start+0x14e>
 8008f74:	2300      	movs	r3, #0
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d007      	beq.n	8008f8a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008f88:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	4a25      	ldr	r2, [pc, #148]	@ (8009024 <HAL_TIM_PWM_Start+0x1fc>)
 8008f90:	4293      	cmp	r3, r2
 8008f92:	d022      	beq.n	8008fda <HAL_TIM_PWM_Start+0x1b2>
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f9c:	d01d      	beq.n	8008fda <HAL_TIM_PWM_Start+0x1b2>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	4a26      	ldr	r2, [pc, #152]	@ (800903c <HAL_TIM_PWM_Start+0x214>)
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d018      	beq.n	8008fda <HAL_TIM_PWM_Start+0x1b2>
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	4a24      	ldr	r2, [pc, #144]	@ (8009040 <HAL_TIM_PWM_Start+0x218>)
 8008fae:	4293      	cmp	r3, r2
 8008fb0:	d013      	beq.n	8008fda <HAL_TIM_PWM_Start+0x1b2>
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	4a23      	ldr	r2, [pc, #140]	@ (8009044 <HAL_TIM_PWM_Start+0x21c>)
 8008fb8:	4293      	cmp	r3, r2
 8008fba:	d00e      	beq.n	8008fda <HAL_TIM_PWM_Start+0x1b2>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	4a19      	ldr	r2, [pc, #100]	@ (8009028 <HAL_TIM_PWM_Start+0x200>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d009      	beq.n	8008fda <HAL_TIM_PWM_Start+0x1b2>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	4a18      	ldr	r2, [pc, #96]	@ (800902c <HAL_TIM_PWM_Start+0x204>)
 8008fcc:	4293      	cmp	r3, r2
 8008fce:	d004      	beq.n	8008fda <HAL_TIM_PWM_Start+0x1b2>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	4a18      	ldr	r2, [pc, #96]	@ (8009038 <HAL_TIM_PWM_Start+0x210>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d115      	bne.n	8009006 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	689a      	ldr	r2, [r3, #8]
 8008fe0:	4b19      	ldr	r3, [pc, #100]	@ (8009048 <HAL_TIM_PWM_Start+0x220>)
 8008fe2:	4013      	ands	r3, r2
 8008fe4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	2b06      	cmp	r3, #6
 8008fea:	d015      	beq.n	8009018 <HAL_TIM_PWM_Start+0x1f0>
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ff2:	d011      	beq.n	8009018 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	681a      	ldr	r2, [r3, #0]
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f042 0201 	orr.w	r2, r2, #1
 8009002:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009004:	e008      	b.n	8009018 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f042 0201 	orr.w	r2, r2, #1
 8009014:	601a      	str	r2, [r3, #0]
 8009016:	e000      	b.n	800901a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009018:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800901a:	2300      	movs	r3, #0
}
 800901c:	4618      	mov	r0, r3
 800901e:	3710      	adds	r7, #16
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}
 8009024:	40012c00 	.word	0x40012c00
 8009028:	40013400 	.word	0x40013400
 800902c:	40014000 	.word	0x40014000
 8009030:	40014400 	.word	0x40014400
 8009034:	40014800 	.word	0x40014800
 8009038:	40015000 	.word	0x40015000
 800903c:	40000400 	.word	0x40000400
 8009040:	40000800 	.word	0x40000800
 8009044:	40000c00 	.word	0x40000c00
 8009048:	00010007 	.word	0x00010007

0800904c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b086      	sub	sp, #24
 8009050:	af00      	add	r7, sp, #0
 8009052:	60f8      	str	r0, [r7, #12]
 8009054:	60b9      	str	r1, [r7, #8]
 8009056:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009058:	2300      	movs	r3, #0
 800905a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009062:	2b01      	cmp	r3, #1
 8009064:	d101      	bne.n	800906a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009066:	2302      	movs	r3, #2
 8009068:	e0ff      	b.n	800926a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	2201      	movs	r2, #1
 800906e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2b14      	cmp	r3, #20
 8009076:	f200 80f0 	bhi.w	800925a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800907a:	a201      	add	r2, pc, #4	@ (adr r2, 8009080 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800907c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009080:	080090d5 	.word	0x080090d5
 8009084:	0800925b 	.word	0x0800925b
 8009088:	0800925b 	.word	0x0800925b
 800908c:	0800925b 	.word	0x0800925b
 8009090:	08009115 	.word	0x08009115
 8009094:	0800925b 	.word	0x0800925b
 8009098:	0800925b 	.word	0x0800925b
 800909c:	0800925b 	.word	0x0800925b
 80090a0:	08009157 	.word	0x08009157
 80090a4:	0800925b 	.word	0x0800925b
 80090a8:	0800925b 	.word	0x0800925b
 80090ac:	0800925b 	.word	0x0800925b
 80090b0:	08009197 	.word	0x08009197
 80090b4:	0800925b 	.word	0x0800925b
 80090b8:	0800925b 	.word	0x0800925b
 80090bc:	0800925b 	.word	0x0800925b
 80090c0:	080091d9 	.word	0x080091d9
 80090c4:	0800925b 	.word	0x0800925b
 80090c8:	0800925b 	.word	0x0800925b
 80090cc:	0800925b 	.word	0x0800925b
 80090d0:	08009219 	.word	0x08009219
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	68b9      	ldr	r1, [r7, #8]
 80090da:	4618      	mov	r0, r3
 80090dc:	f000 f97e 	bl	80093dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	699a      	ldr	r2, [r3, #24]
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f042 0208 	orr.w	r2, r2, #8
 80090ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	699a      	ldr	r2, [r3, #24]
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f022 0204 	bic.w	r2, r2, #4
 80090fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	6999      	ldr	r1, [r3, #24]
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	691a      	ldr	r2, [r3, #16]
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	430a      	orrs	r2, r1
 8009110:	619a      	str	r2, [r3, #24]
      break;
 8009112:	e0a5      	b.n	8009260 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	68b9      	ldr	r1, [r7, #8]
 800911a:	4618      	mov	r0, r3
 800911c:	f000 f9f8 	bl	8009510 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	699a      	ldr	r2, [r3, #24]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800912e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	699a      	ldr	r2, [r3, #24]
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800913e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	6999      	ldr	r1, [r3, #24]
 8009146:	68bb      	ldr	r3, [r7, #8]
 8009148:	691b      	ldr	r3, [r3, #16]
 800914a:	021a      	lsls	r2, r3, #8
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	430a      	orrs	r2, r1
 8009152:	619a      	str	r2, [r3, #24]
      break;
 8009154:	e084      	b.n	8009260 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	68b9      	ldr	r1, [r7, #8]
 800915c:	4618      	mov	r0, r3
 800915e:	f000 fa6b 	bl	8009638 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	69da      	ldr	r2, [r3, #28]
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f042 0208 	orr.w	r2, r2, #8
 8009170:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	69da      	ldr	r2, [r3, #28]
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f022 0204 	bic.w	r2, r2, #4
 8009180:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	69d9      	ldr	r1, [r3, #28]
 8009188:	68bb      	ldr	r3, [r7, #8]
 800918a:	691a      	ldr	r2, [r3, #16]
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	430a      	orrs	r2, r1
 8009192:	61da      	str	r2, [r3, #28]
      break;
 8009194:	e064      	b.n	8009260 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	68b9      	ldr	r1, [r7, #8]
 800919c:	4618      	mov	r0, r3
 800919e:	f000 fadd 	bl	800975c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	69da      	ldr	r2, [r3, #28]
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80091b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	69da      	ldr	r2, [r3, #28]
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	69d9      	ldr	r1, [r3, #28]
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	691b      	ldr	r3, [r3, #16]
 80091cc:	021a      	lsls	r2, r3, #8
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	430a      	orrs	r2, r1
 80091d4:	61da      	str	r2, [r3, #28]
      break;
 80091d6:	e043      	b.n	8009260 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	68b9      	ldr	r1, [r7, #8]
 80091de:	4618      	mov	r0, r3
 80091e0:	f000 fb50 	bl	8009884 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f042 0208 	orr.w	r2, r2, #8
 80091f2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f022 0204 	bic.w	r2, r2, #4
 8009202:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	691a      	ldr	r2, [r3, #16]
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	430a      	orrs	r2, r1
 8009214:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009216:	e023      	b.n	8009260 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	68b9      	ldr	r1, [r7, #8]
 800921e:	4618      	mov	r0, r3
 8009220:	f000 fb9a 	bl	8009958 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009232:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009242:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	691b      	ldr	r3, [r3, #16]
 800924e:	021a      	lsls	r2, r3, #8
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	430a      	orrs	r2, r1
 8009256:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009258:	e002      	b.n	8009260 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800925a:	2301      	movs	r3, #1
 800925c:	75fb      	strb	r3, [r7, #23]
      break;
 800925e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	2200      	movs	r2, #0
 8009264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009268:	7dfb      	ldrb	r3, [r7, #23]
}
 800926a:	4618      	mov	r0, r3
 800926c:	3718      	adds	r7, #24
 800926e:	46bd      	mov	sp, r7
 8009270:	bd80      	pop	{r7, pc}
 8009272:	bf00      	nop

08009274 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009274:	b480      	push	{r7}
 8009276:	b085      	sub	sp, #20
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
 800927c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	4a4c      	ldr	r2, [pc, #304]	@ (80093b8 <TIM_Base_SetConfig+0x144>)
 8009288:	4293      	cmp	r3, r2
 800928a:	d017      	beq.n	80092bc <TIM_Base_SetConfig+0x48>
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009292:	d013      	beq.n	80092bc <TIM_Base_SetConfig+0x48>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	4a49      	ldr	r2, [pc, #292]	@ (80093bc <TIM_Base_SetConfig+0x148>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d00f      	beq.n	80092bc <TIM_Base_SetConfig+0x48>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	4a48      	ldr	r2, [pc, #288]	@ (80093c0 <TIM_Base_SetConfig+0x14c>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d00b      	beq.n	80092bc <TIM_Base_SetConfig+0x48>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	4a47      	ldr	r2, [pc, #284]	@ (80093c4 <TIM_Base_SetConfig+0x150>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d007      	beq.n	80092bc <TIM_Base_SetConfig+0x48>
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	4a46      	ldr	r2, [pc, #280]	@ (80093c8 <TIM_Base_SetConfig+0x154>)
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d003      	beq.n	80092bc <TIM_Base_SetConfig+0x48>
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	4a45      	ldr	r2, [pc, #276]	@ (80093cc <TIM_Base_SetConfig+0x158>)
 80092b8:	4293      	cmp	r3, r2
 80092ba:	d108      	bne.n	80092ce <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	685b      	ldr	r3, [r3, #4]
 80092c8:	68fa      	ldr	r2, [r7, #12]
 80092ca:	4313      	orrs	r3, r2
 80092cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	4a39      	ldr	r2, [pc, #228]	@ (80093b8 <TIM_Base_SetConfig+0x144>)
 80092d2:	4293      	cmp	r3, r2
 80092d4:	d023      	beq.n	800931e <TIM_Base_SetConfig+0xaa>
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092dc:	d01f      	beq.n	800931e <TIM_Base_SetConfig+0xaa>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	4a36      	ldr	r2, [pc, #216]	@ (80093bc <TIM_Base_SetConfig+0x148>)
 80092e2:	4293      	cmp	r3, r2
 80092e4:	d01b      	beq.n	800931e <TIM_Base_SetConfig+0xaa>
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	4a35      	ldr	r2, [pc, #212]	@ (80093c0 <TIM_Base_SetConfig+0x14c>)
 80092ea:	4293      	cmp	r3, r2
 80092ec:	d017      	beq.n	800931e <TIM_Base_SetConfig+0xaa>
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	4a34      	ldr	r2, [pc, #208]	@ (80093c4 <TIM_Base_SetConfig+0x150>)
 80092f2:	4293      	cmp	r3, r2
 80092f4:	d013      	beq.n	800931e <TIM_Base_SetConfig+0xaa>
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	4a33      	ldr	r2, [pc, #204]	@ (80093c8 <TIM_Base_SetConfig+0x154>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d00f      	beq.n	800931e <TIM_Base_SetConfig+0xaa>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	4a33      	ldr	r2, [pc, #204]	@ (80093d0 <TIM_Base_SetConfig+0x15c>)
 8009302:	4293      	cmp	r3, r2
 8009304:	d00b      	beq.n	800931e <TIM_Base_SetConfig+0xaa>
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	4a32      	ldr	r2, [pc, #200]	@ (80093d4 <TIM_Base_SetConfig+0x160>)
 800930a:	4293      	cmp	r3, r2
 800930c:	d007      	beq.n	800931e <TIM_Base_SetConfig+0xaa>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	4a31      	ldr	r2, [pc, #196]	@ (80093d8 <TIM_Base_SetConfig+0x164>)
 8009312:	4293      	cmp	r3, r2
 8009314:	d003      	beq.n	800931e <TIM_Base_SetConfig+0xaa>
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	4a2c      	ldr	r2, [pc, #176]	@ (80093cc <TIM_Base_SetConfig+0x158>)
 800931a:	4293      	cmp	r3, r2
 800931c:	d108      	bne.n	8009330 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009324:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	68db      	ldr	r3, [r3, #12]
 800932a:	68fa      	ldr	r2, [r7, #12]
 800932c:	4313      	orrs	r3, r2
 800932e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	695b      	ldr	r3, [r3, #20]
 800933a:	4313      	orrs	r3, r2
 800933c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	68fa      	ldr	r2, [r7, #12]
 8009342:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	689a      	ldr	r2, [r3, #8]
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	681a      	ldr	r2, [r3, #0]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	4a18      	ldr	r2, [pc, #96]	@ (80093b8 <TIM_Base_SetConfig+0x144>)
 8009358:	4293      	cmp	r3, r2
 800935a:	d013      	beq.n	8009384 <TIM_Base_SetConfig+0x110>
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	4a1a      	ldr	r2, [pc, #104]	@ (80093c8 <TIM_Base_SetConfig+0x154>)
 8009360:	4293      	cmp	r3, r2
 8009362:	d00f      	beq.n	8009384 <TIM_Base_SetConfig+0x110>
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	4a1a      	ldr	r2, [pc, #104]	@ (80093d0 <TIM_Base_SetConfig+0x15c>)
 8009368:	4293      	cmp	r3, r2
 800936a:	d00b      	beq.n	8009384 <TIM_Base_SetConfig+0x110>
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	4a19      	ldr	r2, [pc, #100]	@ (80093d4 <TIM_Base_SetConfig+0x160>)
 8009370:	4293      	cmp	r3, r2
 8009372:	d007      	beq.n	8009384 <TIM_Base_SetConfig+0x110>
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	4a18      	ldr	r2, [pc, #96]	@ (80093d8 <TIM_Base_SetConfig+0x164>)
 8009378:	4293      	cmp	r3, r2
 800937a:	d003      	beq.n	8009384 <TIM_Base_SetConfig+0x110>
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	4a13      	ldr	r2, [pc, #76]	@ (80093cc <TIM_Base_SetConfig+0x158>)
 8009380:	4293      	cmp	r3, r2
 8009382:	d103      	bne.n	800938c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	691a      	ldr	r2, [r3, #16]
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2201      	movs	r2, #1
 8009390:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	691b      	ldr	r3, [r3, #16]
 8009396:	f003 0301 	and.w	r3, r3, #1
 800939a:	2b01      	cmp	r3, #1
 800939c:	d105      	bne.n	80093aa <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	691b      	ldr	r3, [r3, #16]
 80093a2:	f023 0201 	bic.w	r2, r3, #1
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	611a      	str	r2, [r3, #16]
  }
}
 80093aa:	bf00      	nop
 80093ac:	3714      	adds	r7, #20
 80093ae:	46bd      	mov	sp, r7
 80093b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b4:	4770      	bx	lr
 80093b6:	bf00      	nop
 80093b8:	40012c00 	.word	0x40012c00
 80093bc:	40000400 	.word	0x40000400
 80093c0:	40000800 	.word	0x40000800
 80093c4:	40000c00 	.word	0x40000c00
 80093c8:	40013400 	.word	0x40013400
 80093cc:	40015000 	.word	0x40015000
 80093d0:	40014000 	.word	0x40014000
 80093d4:	40014400 	.word	0x40014400
 80093d8:	40014800 	.word	0x40014800

080093dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80093dc:	b480      	push	{r7}
 80093de:	b087      	sub	sp, #28
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
 80093e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6a1b      	ldr	r3, [r3, #32]
 80093ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	6a1b      	ldr	r3, [r3, #32]
 80093f0:	f023 0201 	bic.w	r2, r3, #1
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	699b      	ldr	r3, [r3, #24]
 8009402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800940a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800940e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	f023 0303 	bic.w	r3, r3, #3
 8009416:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	68fa      	ldr	r2, [r7, #12]
 800941e:	4313      	orrs	r3, r2
 8009420:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009422:	697b      	ldr	r3, [r7, #20]
 8009424:	f023 0302 	bic.w	r3, r3, #2
 8009428:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	689b      	ldr	r3, [r3, #8]
 800942e:	697a      	ldr	r2, [r7, #20]
 8009430:	4313      	orrs	r3, r2
 8009432:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	4a30      	ldr	r2, [pc, #192]	@ (80094f8 <TIM_OC1_SetConfig+0x11c>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d013      	beq.n	8009464 <TIM_OC1_SetConfig+0x88>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	4a2f      	ldr	r2, [pc, #188]	@ (80094fc <TIM_OC1_SetConfig+0x120>)
 8009440:	4293      	cmp	r3, r2
 8009442:	d00f      	beq.n	8009464 <TIM_OC1_SetConfig+0x88>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	4a2e      	ldr	r2, [pc, #184]	@ (8009500 <TIM_OC1_SetConfig+0x124>)
 8009448:	4293      	cmp	r3, r2
 800944a:	d00b      	beq.n	8009464 <TIM_OC1_SetConfig+0x88>
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	4a2d      	ldr	r2, [pc, #180]	@ (8009504 <TIM_OC1_SetConfig+0x128>)
 8009450:	4293      	cmp	r3, r2
 8009452:	d007      	beq.n	8009464 <TIM_OC1_SetConfig+0x88>
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	4a2c      	ldr	r2, [pc, #176]	@ (8009508 <TIM_OC1_SetConfig+0x12c>)
 8009458:	4293      	cmp	r3, r2
 800945a:	d003      	beq.n	8009464 <TIM_OC1_SetConfig+0x88>
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	4a2b      	ldr	r2, [pc, #172]	@ (800950c <TIM_OC1_SetConfig+0x130>)
 8009460:	4293      	cmp	r3, r2
 8009462:	d10c      	bne.n	800947e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009464:	697b      	ldr	r3, [r7, #20]
 8009466:	f023 0308 	bic.w	r3, r3, #8
 800946a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	68db      	ldr	r3, [r3, #12]
 8009470:	697a      	ldr	r2, [r7, #20]
 8009472:	4313      	orrs	r3, r2
 8009474:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	f023 0304 	bic.w	r3, r3, #4
 800947c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	4a1d      	ldr	r2, [pc, #116]	@ (80094f8 <TIM_OC1_SetConfig+0x11c>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d013      	beq.n	80094ae <TIM_OC1_SetConfig+0xd2>
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	4a1c      	ldr	r2, [pc, #112]	@ (80094fc <TIM_OC1_SetConfig+0x120>)
 800948a:	4293      	cmp	r3, r2
 800948c:	d00f      	beq.n	80094ae <TIM_OC1_SetConfig+0xd2>
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	4a1b      	ldr	r2, [pc, #108]	@ (8009500 <TIM_OC1_SetConfig+0x124>)
 8009492:	4293      	cmp	r3, r2
 8009494:	d00b      	beq.n	80094ae <TIM_OC1_SetConfig+0xd2>
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	4a1a      	ldr	r2, [pc, #104]	@ (8009504 <TIM_OC1_SetConfig+0x128>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d007      	beq.n	80094ae <TIM_OC1_SetConfig+0xd2>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	4a19      	ldr	r2, [pc, #100]	@ (8009508 <TIM_OC1_SetConfig+0x12c>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d003      	beq.n	80094ae <TIM_OC1_SetConfig+0xd2>
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	4a18      	ldr	r2, [pc, #96]	@ (800950c <TIM_OC1_SetConfig+0x130>)
 80094aa:	4293      	cmp	r3, r2
 80094ac:	d111      	bne.n	80094d2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80094ae:	693b      	ldr	r3, [r7, #16]
 80094b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80094b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80094b6:	693b      	ldr	r3, [r7, #16]
 80094b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80094bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	695b      	ldr	r3, [r3, #20]
 80094c2:	693a      	ldr	r2, [r7, #16]
 80094c4:	4313      	orrs	r3, r2
 80094c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	699b      	ldr	r3, [r3, #24]
 80094cc:	693a      	ldr	r2, [r7, #16]
 80094ce:	4313      	orrs	r3, r2
 80094d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	693a      	ldr	r2, [r7, #16]
 80094d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	68fa      	ldr	r2, [r7, #12]
 80094dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	685a      	ldr	r2, [r3, #4]
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	697a      	ldr	r2, [r7, #20]
 80094ea:	621a      	str	r2, [r3, #32]
}
 80094ec:	bf00      	nop
 80094ee:	371c      	adds	r7, #28
 80094f0:	46bd      	mov	sp, r7
 80094f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f6:	4770      	bx	lr
 80094f8:	40012c00 	.word	0x40012c00
 80094fc:	40013400 	.word	0x40013400
 8009500:	40014000 	.word	0x40014000
 8009504:	40014400 	.word	0x40014400
 8009508:	40014800 	.word	0x40014800
 800950c:	40015000 	.word	0x40015000

08009510 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009510:	b480      	push	{r7}
 8009512:	b087      	sub	sp, #28
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
 8009518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6a1b      	ldr	r3, [r3, #32]
 800951e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	6a1b      	ldr	r3, [r3, #32]
 8009524:	f023 0210 	bic.w	r2, r3, #16
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	685b      	ldr	r3, [r3, #4]
 8009530:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	699b      	ldr	r3, [r3, #24]
 8009536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800953e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009542:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800954a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	021b      	lsls	r3, r3, #8
 8009552:	68fa      	ldr	r2, [r7, #12]
 8009554:	4313      	orrs	r3, r2
 8009556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	f023 0320 	bic.w	r3, r3, #32
 800955e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	689b      	ldr	r3, [r3, #8]
 8009564:	011b      	lsls	r3, r3, #4
 8009566:	697a      	ldr	r2, [r7, #20]
 8009568:	4313      	orrs	r3, r2
 800956a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	4a2c      	ldr	r2, [pc, #176]	@ (8009620 <TIM_OC2_SetConfig+0x110>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d007      	beq.n	8009584 <TIM_OC2_SetConfig+0x74>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	4a2b      	ldr	r2, [pc, #172]	@ (8009624 <TIM_OC2_SetConfig+0x114>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d003      	beq.n	8009584 <TIM_OC2_SetConfig+0x74>
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	4a2a      	ldr	r2, [pc, #168]	@ (8009628 <TIM_OC2_SetConfig+0x118>)
 8009580:	4293      	cmp	r3, r2
 8009582:	d10d      	bne.n	80095a0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800958a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	68db      	ldr	r3, [r3, #12]
 8009590:	011b      	lsls	r3, r3, #4
 8009592:	697a      	ldr	r2, [r7, #20]
 8009594:	4313      	orrs	r3, r2
 8009596:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009598:	697b      	ldr	r3, [r7, #20]
 800959a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800959e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	4a1f      	ldr	r2, [pc, #124]	@ (8009620 <TIM_OC2_SetConfig+0x110>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d013      	beq.n	80095d0 <TIM_OC2_SetConfig+0xc0>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	4a1e      	ldr	r2, [pc, #120]	@ (8009624 <TIM_OC2_SetConfig+0x114>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d00f      	beq.n	80095d0 <TIM_OC2_SetConfig+0xc0>
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	4a1e      	ldr	r2, [pc, #120]	@ (800962c <TIM_OC2_SetConfig+0x11c>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d00b      	beq.n	80095d0 <TIM_OC2_SetConfig+0xc0>
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	4a1d      	ldr	r2, [pc, #116]	@ (8009630 <TIM_OC2_SetConfig+0x120>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d007      	beq.n	80095d0 <TIM_OC2_SetConfig+0xc0>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	4a1c      	ldr	r2, [pc, #112]	@ (8009634 <TIM_OC2_SetConfig+0x124>)
 80095c4:	4293      	cmp	r3, r2
 80095c6:	d003      	beq.n	80095d0 <TIM_OC2_SetConfig+0xc0>
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	4a17      	ldr	r2, [pc, #92]	@ (8009628 <TIM_OC2_SetConfig+0x118>)
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d113      	bne.n	80095f8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80095d0:	693b      	ldr	r3, [r7, #16]
 80095d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80095d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80095d8:	693b      	ldr	r3, [r7, #16]
 80095da:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80095de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	695b      	ldr	r3, [r3, #20]
 80095e4:	009b      	lsls	r3, r3, #2
 80095e6:	693a      	ldr	r2, [r7, #16]
 80095e8:	4313      	orrs	r3, r2
 80095ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	699b      	ldr	r3, [r3, #24]
 80095f0:	009b      	lsls	r3, r3, #2
 80095f2:	693a      	ldr	r2, [r7, #16]
 80095f4:	4313      	orrs	r3, r2
 80095f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	693a      	ldr	r2, [r7, #16]
 80095fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	68fa      	ldr	r2, [r7, #12]
 8009602:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	685a      	ldr	r2, [r3, #4]
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	697a      	ldr	r2, [r7, #20]
 8009610:	621a      	str	r2, [r3, #32]
}
 8009612:	bf00      	nop
 8009614:	371c      	adds	r7, #28
 8009616:	46bd      	mov	sp, r7
 8009618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961c:	4770      	bx	lr
 800961e:	bf00      	nop
 8009620:	40012c00 	.word	0x40012c00
 8009624:	40013400 	.word	0x40013400
 8009628:	40015000 	.word	0x40015000
 800962c:	40014000 	.word	0x40014000
 8009630:	40014400 	.word	0x40014400
 8009634:	40014800 	.word	0x40014800

08009638 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009638:	b480      	push	{r7}
 800963a:	b087      	sub	sp, #28
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
 8009640:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	6a1b      	ldr	r3, [r3, #32]
 8009646:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	6a1b      	ldr	r3, [r3, #32]
 800964c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	685b      	ldr	r3, [r3, #4]
 8009658:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	69db      	ldr	r3, [r3, #28]
 800965e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009666:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800966a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	f023 0303 	bic.w	r3, r3, #3
 8009672:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009674:	683b      	ldr	r3, [r7, #0]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	68fa      	ldr	r2, [r7, #12]
 800967a:	4313      	orrs	r3, r2
 800967c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800967e:	697b      	ldr	r3, [r7, #20]
 8009680:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009684:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	689b      	ldr	r3, [r3, #8]
 800968a:	021b      	lsls	r3, r3, #8
 800968c:	697a      	ldr	r2, [r7, #20]
 800968e:	4313      	orrs	r3, r2
 8009690:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	4a2b      	ldr	r2, [pc, #172]	@ (8009744 <TIM_OC3_SetConfig+0x10c>)
 8009696:	4293      	cmp	r3, r2
 8009698:	d007      	beq.n	80096aa <TIM_OC3_SetConfig+0x72>
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	4a2a      	ldr	r2, [pc, #168]	@ (8009748 <TIM_OC3_SetConfig+0x110>)
 800969e:	4293      	cmp	r3, r2
 80096a0:	d003      	beq.n	80096aa <TIM_OC3_SetConfig+0x72>
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	4a29      	ldr	r2, [pc, #164]	@ (800974c <TIM_OC3_SetConfig+0x114>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d10d      	bne.n	80096c6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80096aa:	697b      	ldr	r3, [r7, #20]
 80096ac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80096b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	68db      	ldr	r3, [r3, #12]
 80096b6:	021b      	lsls	r3, r3, #8
 80096b8:	697a      	ldr	r2, [r7, #20]
 80096ba:	4313      	orrs	r3, r2
 80096bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80096be:	697b      	ldr	r3, [r7, #20]
 80096c0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80096c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	4a1e      	ldr	r2, [pc, #120]	@ (8009744 <TIM_OC3_SetConfig+0x10c>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d013      	beq.n	80096f6 <TIM_OC3_SetConfig+0xbe>
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	4a1d      	ldr	r2, [pc, #116]	@ (8009748 <TIM_OC3_SetConfig+0x110>)
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d00f      	beq.n	80096f6 <TIM_OC3_SetConfig+0xbe>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	4a1d      	ldr	r2, [pc, #116]	@ (8009750 <TIM_OC3_SetConfig+0x118>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d00b      	beq.n	80096f6 <TIM_OC3_SetConfig+0xbe>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	4a1c      	ldr	r2, [pc, #112]	@ (8009754 <TIM_OC3_SetConfig+0x11c>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d007      	beq.n	80096f6 <TIM_OC3_SetConfig+0xbe>
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	4a1b      	ldr	r2, [pc, #108]	@ (8009758 <TIM_OC3_SetConfig+0x120>)
 80096ea:	4293      	cmp	r3, r2
 80096ec:	d003      	beq.n	80096f6 <TIM_OC3_SetConfig+0xbe>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	4a16      	ldr	r2, [pc, #88]	@ (800974c <TIM_OC3_SetConfig+0x114>)
 80096f2:	4293      	cmp	r3, r2
 80096f4:	d113      	bne.n	800971e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80096f6:	693b      	ldr	r3, [r7, #16]
 80096f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80096fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80096fe:	693b      	ldr	r3, [r7, #16]
 8009700:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009704:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	695b      	ldr	r3, [r3, #20]
 800970a:	011b      	lsls	r3, r3, #4
 800970c:	693a      	ldr	r2, [r7, #16]
 800970e:	4313      	orrs	r3, r2
 8009710:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	699b      	ldr	r3, [r3, #24]
 8009716:	011b      	lsls	r3, r3, #4
 8009718:	693a      	ldr	r2, [r7, #16]
 800971a:	4313      	orrs	r3, r2
 800971c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	693a      	ldr	r2, [r7, #16]
 8009722:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	68fa      	ldr	r2, [r7, #12]
 8009728:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800972a:	683b      	ldr	r3, [r7, #0]
 800972c:	685a      	ldr	r2, [r3, #4]
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	697a      	ldr	r2, [r7, #20]
 8009736:	621a      	str	r2, [r3, #32]
}
 8009738:	bf00      	nop
 800973a:	371c      	adds	r7, #28
 800973c:	46bd      	mov	sp, r7
 800973e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009742:	4770      	bx	lr
 8009744:	40012c00 	.word	0x40012c00
 8009748:	40013400 	.word	0x40013400
 800974c:	40015000 	.word	0x40015000
 8009750:	40014000 	.word	0x40014000
 8009754:	40014400 	.word	0x40014400
 8009758:	40014800 	.word	0x40014800

0800975c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800975c:	b480      	push	{r7}
 800975e:	b087      	sub	sp, #28
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
 8009764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6a1b      	ldr	r3, [r3, #32]
 800976a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6a1b      	ldr	r3, [r3, #32]
 8009770:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	685b      	ldr	r3, [r3, #4]
 800977c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	69db      	ldr	r3, [r3, #28]
 8009782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800978a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800978e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009796:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	021b      	lsls	r3, r3, #8
 800979e:	68fa      	ldr	r2, [r7, #12]
 80097a0:	4313      	orrs	r3, r2
 80097a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80097a4:	697b      	ldr	r3, [r7, #20]
 80097a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80097aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	689b      	ldr	r3, [r3, #8]
 80097b0:	031b      	lsls	r3, r3, #12
 80097b2:	697a      	ldr	r2, [r7, #20]
 80097b4:	4313      	orrs	r3, r2
 80097b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	4a2c      	ldr	r2, [pc, #176]	@ (800986c <TIM_OC4_SetConfig+0x110>)
 80097bc:	4293      	cmp	r3, r2
 80097be:	d007      	beq.n	80097d0 <TIM_OC4_SetConfig+0x74>
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	4a2b      	ldr	r2, [pc, #172]	@ (8009870 <TIM_OC4_SetConfig+0x114>)
 80097c4:	4293      	cmp	r3, r2
 80097c6:	d003      	beq.n	80097d0 <TIM_OC4_SetConfig+0x74>
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	4a2a      	ldr	r2, [pc, #168]	@ (8009874 <TIM_OC4_SetConfig+0x118>)
 80097cc:	4293      	cmp	r3, r2
 80097ce:	d10d      	bne.n	80097ec <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80097d0:	697b      	ldr	r3, [r7, #20]
 80097d2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80097d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	68db      	ldr	r3, [r3, #12]
 80097dc:	031b      	lsls	r3, r3, #12
 80097de:	697a      	ldr	r2, [r7, #20]
 80097e0:	4313      	orrs	r3, r2
 80097e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80097e4:	697b      	ldr	r3, [r7, #20]
 80097e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80097ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	4a1f      	ldr	r2, [pc, #124]	@ (800986c <TIM_OC4_SetConfig+0x110>)
 80097f0:	4293      	cmp	r3, r2
 80097f2:	d013      	beq.n	800981c <TIM_OC4_SetConfig+0xc0>
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	4a1e      	ldr	r2, [pc, #120]	@ (8009870 <TIM_OC4_SetConfig+0x114>)
 80097f8:	4293      	cmp	r3, r2
 80097fa:	d00f      	beq.n	800981c <TIM_OC4_SetConfig+0xc0>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	4a1e      	ldr	r2, [pc, #120]	@ (8009878 <TIM_OC4_SetConfig+0x11c>)
 8009800:	4293      	cmp	r3, r2
 8009802:	d00b      	beq.n	800981c <TIM_OC4_SetConfig+0xc0>
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	4a1d      	ldr	r2, [pc, #116]	@ (800987c <TIM_OC4_SetConfig+0x120>)
 8009808:	4293      	cmp	r3, r2
 800980a:	d007      	beq.n	800981c <TIM_OC4_SetConfig+0xc0>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	4a1c      	ldr	r2, [pc, #112]	@ (8009880 <TIM_OC4_SetConfig+0x124>)
 8009810:	4293      	cmp	r3, r2
 8009812:	d003      	beq.n	800981c <TIM_OC4_SetConfig+0xc0>
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	4a17      	ldr	r2, [pc, #92]	@ (8009874 <TIM_OC4_SetConfig+0x118>)
 8009818:	4293      	cmp	r3, r2
 800981a:	d113      	bne.n	8009844 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800981c:	693b      	ldr	r3, [r7, #16]
 800981e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009822:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800982a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	695b      	ldr	r3, [r3, #20]
 8009830:	019b      	lsls	r3, r3, #6
 8009832:	693a      	ldr	r2, [r7, #16]
 8009834:	4313      	orrs	r3, r2
 8009836:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	699b      	ldr	r3, [r3, #24]
 800983c:	019b      	lsls	r3, r3, #6
 800983e:	693a      	ldr	r2, [r7, #16]
 8009840:	4313      	orrs	r3, r2
 8009842:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	693a      	ldr	r2, [r7, #16]
 8009848:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	68fa      	ldr	r2, [r7, #12]
 800984e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	685a      	ldr	r2, [r3, #4]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	697a      	ldr	r2, [r7, #20]
 800985c:	621a      	str	r2, [r3, #32]
}
 800985e:	bf00      	nop
 8009860:	371c      	adds	r7, #28
 8009862:	46bd      	mov	sp, r7
 8009864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009868:	4770      	bx	lr
 800986a:	bf00      	nop
 800986c:	40012c00 	.word	0x40012c00
 8009870:	40013400 	.word	0x40013400
 8009874:	40015000 	.word	0x40015000
 8009878:	40014000 	.word	0x40014000
 800987c:	40014400 	.word	0x40014400
 8009880:	40014800 	.word	0x40014800

08009884 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009884:	b480      	push	{r7}
 8009886:	b087      	sub	sp, #28
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
 800988c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6a1b      	ldr	r3, [r3, #32]
 8009892:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	6a1b      	ldr	r3, [r3, #32]
 8009898:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	685b      	ldr	r3, [r3, #4]
 80098a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80098b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80098b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	68fa      	ldr	r2, [r7, #12]
 80098be:	4313      	orrs	r3, r2
 80098c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80098c2:	693b      	ldr	r3, [r7, #16]
 80098c4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80098c8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	689b      	ldr	r3, [r3, #8]
 80098ce:	041b      	lsls	r3, r3, #16
 80098d0:	693a      	ldr	r2, [r7, #16]
 80098d2:	4313      	orrs	r3, r2
 80098d4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	4a19      	ldr	r2, [pc, #100]	@ (8009940 <TIM_OC5_SetConfig+0xbc>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d013      	beq.n	8009906 <TIM_OC5_SetConfig+0x82>
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	4a18      	ldr	r2, [pc, #96]	@ (8009944 <TIM_OC5_SetConfig+0xc0>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d00f      	beq.n	8009906 <TIM_OC5_SetConfig+0x82>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	4a17      	ldr	r2, [pc, #92]	@ (8009948 <TIM_OC5_SetConfig+0xc4>)
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d00b      	beq.n	8009906 <TIM_OC5_SetConfig+0x82>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	4a16      	ldr	r2, [pc, #88]	@ (800994c <TIM_OC5_SetConfig+0xc8>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	d007      	beq.n	8009906 <TIM_OC5_SetConfig+0x82>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	4a15      	ldr	r2, [pc, #84]	@ (8009950 <TIM_OC5_SetConfig+0xcc>)
 80098fa:	4293      	cmp	r3, r2
 80098fc:	d003      	beq.n	8009906 <TIM_OC5_SetConfig+0x82>
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	4a14      	ldr	r2, [pc, #80]	@ (8009954 <TIM_OC5_SetConfig+0xd0>)
 8009902:	4293      	cmp	r3, r2
 8009904:	d109      	bne.n	800991a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800990c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	695b      	ldr	r3, [r3, #20]
 8009912:	021b      	lsls	r3, r3, #8
 8009914:	697a      	ldr	r2, [r7, #20]
 8009916:	4313      	orrs	r3, r2
 8009918:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	697a      	ldr	r2, [r7, #20]
 800991e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	68fa      	ldr	r2, [r7, #12]
 8009924:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	685a      	ldr	r2, [r3, #4]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	693a      	ldr	r2, [r7, #16]
 8009932:	621a      	str	r2, [r3, #32]
}
 8009934:	bf00      	nop
 8009936:	371c      	adds	r7, #28
 8009938:	46bd      	mov	sp, r7
 800993a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993e:	4770      	bx	lr
 8009940:	40012c00 	.word	0x40012c00
 8009944:	40013400 	.word	0x40013400
 8009948:	40014000 	.word	0x40014000
 800994c:	40014400 	.word	0x40014400
 8009950:	40014800 	.word	0x40014800
 8009954:	40015000 	.word	0x40015000

08009958 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009958:	b480      	push	{r7}
 800995a:	b087      	sub	sp, #28
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
 8009960:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	6a1b      	ldr	r3, [r3, #32]
 8009966:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6a1b      	ldr	r3, [r3, #32]
 800996c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	685b      	ldr	r3, [r3, #4]
 8009978:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800997e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009986:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800998a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	021b      	lsls	r3, r3, #8
 8009992:	68fa      	ldr	r2, [r7, #12]
 8009994:	4313      	orrs	r3, r2
 8009996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009998:	693b      	ldr	r3, [r7, #16]
 800999a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800999e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	689b      	ldr	r3, [r3, #8]
 80099a4:	051b      	lsls	r3, r3, #20
 80099a6:	693a      	ldr	r2, [r7, #16]
 80099a8:	4313      	orrs	r3, r2
 80099aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	4a1a      	ldr	r2, [pc, #104]	@ (8009a18 <TIM_OC6_SetConfig+0xc0>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d013      	beq.n	80099dc <TIM_OC6_SetConfig+0x84>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	4a19      	ldr	r2, [pc, #100]	@ (8009a1c <TIM_OC6_SetConfig+0xc4>)
 80099b8:	4293      	cmp	r3, r2
 80099ba:	d00f      	beq.n	80099dc <TIM_OC6_SetConfig+0x84>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	4a18      	ldr	r2, [pc, #96]	@ (8009a20 <TIM_OC6_SetConfig+0xc8>)
 80099c0:	4293      	cmp	r3, r2
 80099c2:	d00b      	beq.n	80099dc <TIM_OC6_SetConfig+0x84>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	4a17      	ldr	r2, [pc, #92]	@ (8009a24 <TIM_OC6_SetConfig+0xcc>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d007      	beq.n	80099dc <TIM_OC6_SetConfig+0x84>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	4a16      	ldr	r2, [pc, #88]	@ (8009a28 <TIM_OC6_SetConfig+0xd0>)
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d003      	beq.n	80099dc <TIM_OC6_SetConfig+0x84>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	4a15      	ldr	r2, [pc, #84]	@ (8009a2c <TIM_OC6_SetConfig+0xd4>)
 80099d8:	4293      	cmp	r3, r2
 80099da:	d109      	bne.n	80099f0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80099dc:	697b      	ldr	r3, [r7, #20]
 80099de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80099e2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80099e4:	683b      	ldr	r3, [r7, #0]
 80099e6:	695b      	ldr	r3, [r3, #20]
 80099e8:	029b      	lsls	r3, r3, #10
 80099ea:	697a      	ldr	r2, [r7, #20]
 80099ec:	4313      	orrs	r3, r2
 80099ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	697a      	ldr	r2, [r7, #20]
 80099f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	68fa      	ldr	r2, [r7, #12]
 80099fa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	685a      	ldr	r2, [r3, #4]
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	693a      	ldr	r2, [r7, #16]
 8009a08:	621a      	str	r2, [r3, #32]
}
 8009a0a:	bf00      	nop
 8009a0c:	371c      	adds	r7, #28
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a14:	4770      	bx	lr
 8009a16:	bf00      	nop
 8009a18:	40012c00 	.word	0x40012c00
 8009a1c:	40013400 	.word	0x40013400
 8009a20:	40014000 	.word	0x40014000
 8009a24:	40014400 	.word	0x40014400
 8009a28:	40014800 	.word	0x40014800
 8009a2c:	40015000 	.word	0x40015000

08009a30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009a30:	b480      	push	{r7}
 8009a32:	b087      	sub	sp, #28
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	60f8      	str	r0, [r7, #12]
 8009a38:	60b9      	str	r1, [r7, #8]
 8009a3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009a3c:	68bb      	ldr	r3, [r7, #8]
 8009a3e:	f003 031f 	and.w	r3, r3, #31
 8009a42:	2201      	movs	r2, #1
 8009a44:	fa02 f303 	lsl.w	r3, r2, r3
 8009a48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	6a1a      	ldr	r2, [r3, #32]
 8009a4e:	697b      	ldr	r3, [r7, #20]
 8009a50:	43db      	mvns	r3, r3
 8009a52:	401a      	ands	r2, r3
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	6a1a      	ldr	r2, [r3, #32]
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	f003 031f 	and.w	r3, r3, #31
 8009a62:	6879      	ldr	r1, [r7, #4]
 8009a64:	fa01 f303 	lsl.w	r3, r1, r3
 8009a68:	431a      	orrs	r2, r3
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	621a      	str	r2, [r3, #32]
}
 8009a6e:	bf00      	nop
 8009a70:	371c      	adds	r7, #28
 8009a72:	46bd      	mov	sp, r7
 8009a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a78:	4770      	bx	lr
	...

08009a7c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b085      	sub	sp, #20
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
 8009a84:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009a86:	2300      	movs	r3, #0
 8009a88:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009a90:	2b01      	cmp	r3, #1
 8009a92:	d101      	bne.n	8009a98 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009a94:	2302      	movs	r3, #2
 8009a96:	e078      	b.n	8009b8a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2201      	movs	r2, #1
 8009a9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	68db      	ldr	r3, [r3, #12]
 8009aaa:	4313      	orrs	r3, r2
 8009aac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009ab4:	683b      	ldr	r3, [r7, #0]
 8009ab6:	689b      	ldr	r3, [r3, #8]
 8009ab8:	4313      	orrs	r3, r2
 8009aba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009ac2:	683b      	ldr	r3, [r7, #0]
 8009ac4:	685b      	ldr	r3, [r3, #4]
 8009ac6:	4313      	orrs	r3, r2
 8009ac8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009ad0:	683b      	ldr	r3, [r7, #0]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	4313      	orrs	r3, r2
 8009ad6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	691b      	ldr	r3, [r3, #16]
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	695b      	ldr	r3, [r3, #20]
 8009af0:	4313      	orrs	r3, r2
 8009af2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009afe:	4313      	orrs	r3, r2
 8009b00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	699b      	ldr	r3, [r3, #24]
 8009b0c:	041b      	lsls	r3, r3, #16
 8009b0e:	4313      	orrs	r3, r2
 8009b10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	69db      	ldr	r3, [r3, #28]
 8009b1c:	4313      	orrs	r3, r2
 8009b1e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	4a1c      	ldr	r2, [pc, #112]	@ (8009b98 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d009      	beq.n	8009b3e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	4a1b      	ldr	r2, [pc, #108]	@ (8009b9c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8009b30:	4293      	cmp	r3, r2
 8009b32:	d004      	beq.n	8009b3e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	4a19      	ldr	r2, [pc, #100]	@ (8009ba0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8009b3a:	4293      	cmp	r3, r2
 8009b3c:	d11c      	bne.n	8009b78 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8009b44:	683b      	ldr	r3, [r7, #0]
 8009b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b48:	051b      	lsls	r3, r3, #20
 8009b4a:	4313      	orrs	r3, r2
 8009b4c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	6a1b      	ldr	r3, [r3, #32]
 8009b58:	4313      	orrs	r3, r2
 8009b5a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009b62:	683b      	ldr	r3, [r7, #0]
 8009b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b66:	4313      	orrs	r3, r2
 8009b68:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b74:	4313      	orrs	r3, r2
 8009b76:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	68fa      	ldr	r2, [r7, #12]
 8009b7e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2200      	movs	r2, #0
 8009b84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009b88:	2300      	movs	r3, #0
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3714      	adds	r7, #20
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b94:	4770      	bx	lr
 8009b96:	bf00      	nop
 8009b98:	40012c00 	.word	0x40012c00
 8009b9c:	40013400 	.word	0x40013400
 8009ba0:	40015000 	.word	0x40015000

08009ba4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b082      	sub	sp, #8
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d101      	bne.n	8009bb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	e042      	b.n	8009c3c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d106      	bne.n	8009bce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009bc8:	6878      	ldr	r0, [r7, #4]
 8009bca:	f7f8 f897 	bl	8001cfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	2224      	movs	r2, #36	@ 0x24
 8009bd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	681a      	ldr	r2, [r3, #0]
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f022 0201 	bic.w	r2, r2, #1
 8009be4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d002      	beq.n	8009bf4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f000 fe86 	bl	800a900 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	f000 fb87 	bl	800a308 <UART_SetConfig>
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	2b01      	cmp	r3, #1
 8009bfe:	d101      	bne.n	8009c04 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009c00:	2301      	movs	r3, #1
 8009c02:	e01b      	b.n	8009c3c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	685a      	ldr	r2, [r3, #4]
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009c12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	689a      	ldr	r2, [r3, #8]
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009c22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	681a      	ldr	r2, [r3, #0]
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f042 0201 	orr.w	r2, r2, #1
 8009c32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	f000 ff05 	bl	800aa44 <UART_CheckIdleState>
 8009c3a:	4603      	mov	r3, r0
}
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	3708      	adds	r7, #8
 8009c40:	46bd      	mov	sp, r7
 8009c42:	bd80      	pop	{r7, pc}

08009c44 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b0ba      	sub	sp, #232	@ 0xe8
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	69db      	ldr	r3, [r3, #28]
 8009c52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	689b      	ldr	r3, [r3, #8]
 8009c66:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009c6a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009c6e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009c72:	4013      	ands	r3, r2
 8009c74:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009c78:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d11b      	bne.n	8009cb8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009c80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c84:	f003 0320 	and.w	r3, r3, #32
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d015      	beq.n	8009cb8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009c8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c90:	f003 0320 	and.w	r3, r3, #32
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d105      	bne.n	8009ca4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009c98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009c9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d009      	beq.n	8009cb8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	f000 8300 	beq.w	800a2ae <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009cb2:	6878      	ldr	r0, [r7, #4]
 8009cb4:	4798      	blx	r3
      }
      return;
 8009cb6:	e2fa      	b.n	800a2ae <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009cb8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	f000 8123 	beq.w	8009f08 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009cc2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009cc6:	4b8d      	ldr	r3, [pc, #564]	@ (8009efc <HAL_UART_IRQHandler+0x2b8>)
 8009cc8:	4013      	ands	r3, r2
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d106      	bne.n	8009cdc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009cce:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009cd2:	4b8b      	ldr	r3, [pc, #556]	@ (8009f00 <HAL_UART_IRQHandler+0x2bc>)
 8009cd4:	4013      	ands	r3, r2
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	f000 8116 	beq.w	8009f08 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009cdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ce0:	f003 0301 	and.w	r3, r3, #1
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d011      	beq.n	8009d0c <HAL_UART_IRQHandler+0xc8>
 8009ce8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009cec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d00b      	beq.n	8009d0c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	2201      	movs	r2, #1
 8009cfa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d02:	f043 0201 	orr.w	r2, r3, #1
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d10:	f003 0302 	and.w	r3, r3, #2
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d011      	beq.n	8009d3c <HAL_UART_IRQHandler+0xf8>
 8009d18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009d1c:	f003 0301 	and.w	r3, r3, #1
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d00b      	beq.n	8009d3c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	2202      	movs	r2, #2
 8009d2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d32:	f043 0204 	orr.w	r2, r3, #4
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d40:	f003 0304 	and.w	r3, r3, #4
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d011      	beq.n	8009d6c <HAL_UART_IRQHandler+0x128>
 8009d48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009d4c:	f003 0301 	and.w	r3, r3, #1
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d00b      	beq.n	8009d6c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	2204      	movs	r2, #4
 8009d5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d62:	f043 0202 	orr.w	r2, r3, #2
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009d6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d70:	f003 0308 	and.w	r3, r3, #8
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d017      	beq.n	8009da8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009d78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d7c:	f003 0320 	and.w	r3, r3, #32
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d105      	bne.n	8009d90 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009d84:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009d88:	4b5c      	ldr	r3, [pc, #368]	@ (8009efc <HAL_UART_IRQHandler+0x2b8>)
 8009d8a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d00b      	beq.n	8009da8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	2208      	movs	r2, #8
 8009d96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d9e:	f043 0208 	orr.w	r2, r3, #8
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009da8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009dac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d012      	beq.n	8009dda <HAL_UART_IRQHandler+0x196>
 8009db4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009db8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d00c      	beq.n	8009dda <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009dc8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009dd0:	f043 0220 	orr.w	r2, r3, #32
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	f000 8266 	beq.w	800a2b2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009dea:	f003 0320 	and.w	r3, r3, #32
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d013      	beq.n	8009e1a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009df2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009df6:	f003 0320 	and.w	r3, r3, #32
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d105      	bne.n	8009e0a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009dfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009e02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d007      	beq.n	8009e1a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d003      	beq.n	8009e1a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e20:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	689b      	ldr	r3, [r3, #8]
 8009e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e2e:	2b40      	cmp	r3, #64	@ 0x40
 8009e30:	d005      	beq.n	8009e3e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009e32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009e36:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d054      	beq.n	8009ee8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f000 ff17 	bl	800ac72 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	689b      	ldr	r3, [r3, #8]
 8009e4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e4e:	2b40      	cmp	r3, #64	@ 0x40
 8009e50:	d146      	bne.n	8009ee0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	3308      	adds	r3, #8
 8009e58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009e60:	e853 3f00 	ldrex	r3, [r3]
 8009e64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009e68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009e6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	3308      	adds	r3, #8
 8009e7a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009e7e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009e82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e86:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009e8a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009e8e:	e841 2300 	strex	r3, r2, [r1]
 8009e92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009e96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d1d9      	bne.n	8009e52 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d017      	beq.n	8009ed8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009eae:	4a15      	ldr	r2, [pc, #84]	@ (8009f04 <HAL_UART_IRQHandler+0x2c0>)
 8009eb0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009eb8:	4618      	mov	r0, r3
 8009eba:	f7fa fefa 	bl	8004cb2 <HAL_DMA_Abort_IT>
 8009ebe:	4603      	mov	r3, r0
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d019      	beq.n	8009ef8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ecc:	687a      	ldr	r2, [r7, #4]
 8009ece:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009ed2:	4610      	mov	r0, r2
 8009ed4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ed6:	e00f      	b.n	8009ef8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f000 f9ff 	bl	800a2dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ede:	e00b      	b.n	8009ef8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009ee0:	6878      	ldr	r0, [r7, #4]
 8009ee2:	f000 f9fb 	bl	800a2dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ee6:	e007      	b.n	8009ef8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009ee8:	6878      	ldr	r0, [r7, #4]
 8009eea:	f000 f9f7 	bl	800a2dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009ef6:	e1dc      	b.n	800a2b2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ef8:	bf00      	nop
    return;
 8009efa:	e1da      	b.n	800a2b2 <HAL_UART_IRQHandler+0x66e>
 8009efc:	10000001 	.word	0x10000001
 8009f00:	04000120 	.word	0x04000120
 8009f04:	0800ad3f 	.word	0x0800ad3f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f0c:	2b01      	cmp	r3, #1
 8009f0e:	f040 8170 	bne.w	800a1f2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009f12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f16:	f003 0310 	and.w	r3, r3, #16
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	f000 8169 	beq.w	800a1f2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009f20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009f24:	f003 0310 	and.w	r3, r3, #16
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	f000 8162 	beq.w	800a1f2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	2210      	movs	r2, #16
 8009f34:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	689b      	ldr	r3, [r3, #8]
 8009f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f40:	2b40      	cmp	r3, #64	@ 0x40
 8009f42:	f040 80d8 	bne.w	800a0f6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	685b      	ldr	r3, [r3, #4]
 8009f50:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009f54:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	f000 80af 	beq.w	800a0bc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009f64:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	f080 80a7 	bcs.w	800a0bc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009f74:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f003 0320 	and.w	r3, r3, #32
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	f040 8087 	bne.w	800a09a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f94:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009f98:	e853 3f00 	ldrex	r3, [r3]
 8009f9c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009fa0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009fa4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009fa8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	461a      	mov	r2, r3
 8009fb2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009fb6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009fba:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fbe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009fc2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009fc6:	e841 2300 	strex	r3, r2, [r1]
 8009fca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009fce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d1da      	bne.n	8009f8c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	3308      	adds	r3, #8
 8009fdc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009fe0:	e853 3f00 	ldrex	r3, [r3]
 8009fe4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009fe6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009fe8:	f023 0301 	bic.w	r3, r3, #1
 8009fec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	3308      	adds	r3, #8
 8009ff6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009ffa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009ffe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a000:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a002:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a006:	e841 2300 	strex	r3, r2, [r1]
 800a00a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a00c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d1e1      	bne.n	8009fd6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	3308      	adds	r3, #8
 800a018:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a01a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a01c:	e853 3f00 	ldrex	r3, [r3]
 800a020:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a022:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a024:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a028:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	3308      	adds	r3, #8
 800a032:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a036:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a038:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a03a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a03c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a03e:	e841 2300 	strex	r3, r2, [r1]
 800a042:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a044:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a046:	2b00      	cmp	r3, #0
 800a048:	d1e3      	bne.n	800a012 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2220      	movs	r2, #32
 800a04e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2200      	movs	r2, #0
 800a056:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a05e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a060:	e853 3f00 	ldrex	r3, [r3]
 800a064:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a066:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a068:	f023 0310 	bic.w	r3, r3, #16
 800a06c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	461a      	mov	r2, r3
 800a076:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a07a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a07c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a07e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a080:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a082:	e841 2300 	strex	r3, r2, [r1]
 800a086:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a088:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d1e4      	bne.n	800a058 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a094:	4618      	mov	r0, r3
 800a096:	f7fa fdb3 	bl	8004c00 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2202      	movs	r2, #2
 800a09e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a0ac:	b29b      	uxth	r3, r3
 800a0ae:	1ad3      	subs	r3, r2, r3
 800a0b0:	b29b      	uxth	r3, r3
 800a0b2:	4619      	mov	r1, r3
 800a0b4:	6878      	ldr	r0, [r7, #4]
 800a0b6:	f000 f91b 	bl	800a2f0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a0ba:	e0fc      	b.n	800a2b6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a0c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a0c6:	429a      	cmp	r2, r3
 800a0c8:	f040 80f5 	bne.w	800a2b6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	f003 0320 	and.w	r3, r3, #32
 800a0da:	2b20      	cmp	r3, #32
 800a0dc:	f040 80eb 	bne.w	800a2b6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2202      	movs	r2, #2
 800a0e4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a0ec:	4619      	mov	r1, r3
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f000 f8fe 	bl	800a2f0 <HAL_UARTEx_RxEventCallback>
      return;
 800a0f4:	e0df      	b.n	800a2b6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a102:	b29b      	uxth	r3, r3
 800a104:	1ad3      	subs	r3, r2, r3
 800a106:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a110:	b29b      	uxth	r3, r3
 800a112:	2b00      	cmp	r3, #0
 800a114:	f000 80d1 	beq.w	800a2ba <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800a118:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	f000 80cc 	beq.w	800a2ba <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a12a:	e853 3f00 	ldrex	r3, [r3]
 800a12e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a132:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a136:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	461a      	mov	r2, r3
 800a140:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a144:	647b      	str	r3, [r7, #68]	@ 0x44
 800a146:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a148:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a14a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a14c:	e841 2300 	strex	r3, r2, [r1]
 800a150:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a152:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a154:	2b00      	cmp	r3, #0
 800a156:	d1e4      	bne.n	800a122 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	3308      	adds	r3, #8
 800a15e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a162:	e853 3f00 	ldrex	r3, [r3]
 800a166:	623b      	str	r3, [r7, #32]
   return(result);
 800a168:	6a3b      	ldr	r3, [r7, #32]
 800a16a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a16e:	f023 0301 	bic.w	r3, r3, #1
 800a172:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	3308      	adds	r3, #8
 800a17c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a180:	633a      	str	r2, [r7, #48]	@ 0x30
 800a182:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a184:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a186:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a188:	e841 2300 	strex	r3, r2, [r1]
 800a18c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a18e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a190:	2b00      	cmp	r3, #0
 800a192:	d1e1      	bne.n	800a158 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2220      	movs	r2, #32
 800a198:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2200      	movs	r2, #0
 800a1a0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ae:	693b      	ldr	r3, [r7, #16]
 800a1b0:	e853 3f00 	ldrex	r3, [r3]
 800a1b4:	60fb      	str	r3, [r7, #12]
   return(result);
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	f023 0310 	bic.w	r3, r3, #16
 800a1bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	461a      	mov	r2, r3
 800a1c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a1ca:	61fb      	str	r3, [r7, #28]
 800a1cc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ce:	69b9      	ldr	r1, [r7, #24]
 800a1d0:	69fa      	ldr	r2, [r7, #28]
 800a1d2:	e841 2300 	strex	r3, r2, [r1]
 800a1d6:	617b      	str	r3, [r7, #20]
   return(result);
 800a1d8:	697b      	ldr	r3, [r7, #20]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d1e4      	bne.n	800a1a8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	2202      	movs	r2, #2
 800a1e2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a1e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a1e8:	4619      	mov	r1, r3
 800a1ea:	6878      	ldr	r0, [r7, #4]
 800a1ec:	f000 f880 	bl	800a2f0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a1f0:	e063      	b.n	800a2ba <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a1f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a1f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d00e      	beq.n	800a21c <HAL_UART_IRQHandler+0x5d8>
 800a1fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a202:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a206:	2b00      	cmp	r3, #0
 800a208:	d008      	beq.n	800a21c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a212:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a214:	6878      	ldr	r0, [r7, #4]
 800a216:	f000 fdcf 	bl	800adb8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a21a:	e051      	b.n	800a2c0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a21c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a220:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a224:	2b00      	cmp	r3, #0
 800a226:	d014      	beq.n	800a252 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a228:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a22c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a230:	2b00      	cmp	r3, #0
 800a232:	d105      	bne.n	800a240 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a234:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a238:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d008      	beq.n	800a252 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a244:	2b00      	cmp	r3, #0
 800a246:	d03a      	beq.n	800a2be <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a24c:	6878      	ldr	r0, [r7, #4]
 800a24e:	4798      	blx	r3
    }
    return;
 800a250:	e035      	b.n	800a2be <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a256:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d009      	beq.n	800a272 <HAL_UART_IRQHandler+0x62e>
 800a25e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a262:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a266:	2b00      	cmp	r3, #0
 800a268:	d003      	beq.n	800a272 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800a26a:	6878      	ldr	r0, [r7, #4]
 800a26c:	f000 fd79 	bl	800ad62 <UART_EndTransmit_IT>
    return;
 800a270:	e026      	b.n	800a2c0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a276:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d009      	beq.n	800a292 <HAL_UART_IRQHandler+0x64e>
 800a27e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a282:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a286:	2b00      	cmp	r3, #0
 800a288:	d003      	beq.n	800a292 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f000 fda8 	bl	800ade0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a290:	e016      	b.n	800a2c0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a292:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a296:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d010      	beq.n	800a2c0 <HAL_UART_IRQHandler+0x67c>
 800a29e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	da0c      	bge.n	800a2c0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	f000 fd90 	bl	800adcc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a2ac:	e008      	b.n	800a2c0 <HAL_UART_IRQHandler+0x67c>
      return;
 800a2ae:	bf00      	nop
 800a2b0:	e006      	b.n	800a2c0 <HAL_UART_IRQHandler+0x67c>
    return;
 800a2b2:	bf00      	nop
 800a2b4:	e004      	b.n	800a2c0 <HAL_UART_IRQHandler+0x67c>
      return;
 800a2b6:	bf00      	nop
 800a2b8:	e002      	b.n	800a2c0 <HAL_UART_IRQHandler+0x67c>
      return;
 800a2ba:	bf00      	nop
 800a2bc:	e000      	b.n	800a2c0 <HAL_UART_IRQHandler+0x67c>
    return;
 800a2be:	bf00      	nop
  }
}
 800a2c0:	37e8      	adds	r7, #232	@ 0xe8
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}
 800a2c6:	bf00      	nop

0800a2c8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a2c8:	b480      	push	{r7}
 800a2ca:	b083      	sub	sp, #12
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a2d0:	bf00      	nop
 800a2d2:	370c      	adds	r7, #12
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2da:	4770      	bx	lr

0800a2dc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a2dc:	b480      	push	{r7}
 800a2de:	b083      	sub	sp, #12
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a2e4:	bf00      	nop
 800a2e6:	370c      	adds	r7, #12
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ee:	4770      	bx	lr

0800a2f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a2f0:	b480      	push	{r7}
 800a2f2:	b083      	sub	sp, #12
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
 800a2f8:	460b      	mov	r3, r1
 800a2fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a2fc:	bf00      	nop
 800a2fe:	370c      	adds	r7, #12
 800a300:	46bd      	mov	sp, r7
 800a302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a306:	4770      	bx	lr

0800a308 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a30c:	b08c      	sub	sp, #48	@ 0x30
 800a30e:	af00      	add	r7, sp, #0
 800a310:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a312:	2300      	movs	r3, #0
 800a314:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a318:	697b      	ldr	r3, [r7, #20]
 800a31a:	689a      	ldr	r2, [r3, #8]
 800a31c:	697b      	ldr	r3, [r7, #20]
 800a31e:	691b      	ldr	r3, [r3, #16]
 800a320:	431a      	orrs	r2, r3
 800a322:	697b      	ldr	r3, [r7, #20]
 800a324:	695b      	ldr	r3, [r3, #20]
 800a326:	431a      	orrs	r2, r3
 800a328:	697b      	ldr	r3, [r7, #20]
 800a32a:	69db      	ldr	r3, [r3, #28]
 800a32c:	4313      	orrs	r3, r2
 800a32e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a330:	697b      	ldr	r3, [r7, #20]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	681a      	ldr	r2, [r3, #0]
 800a336:	4baa      	ldr	r3, [pc, #680]	@ (800a5e0 <UART_SetConfig+0x2d8>)
 800a338:	4013      	ands	r3, r2
 800a33a:	697a      	ldr	r2, [r7, #20]
 800a33c:	6812      	ldr	r2, [r2, #0]
 800a33e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a340:	430b      	orrs	r3, r1
 800a342:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a344:	697b      	ldr	r3, [r7, #20]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	685b      	ldr	r3, [r3, #4]
 800a34a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a34e:	697b      	ldr	r3, [r7, #20]
 800a350:	68da      	ldr	r2, [r3, #12]
 800a352:	697b      	ldr	r3, [r7, #20]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	430a      	orrs	r2, r1
 800a358:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a35a:	697b      	ldr	r3, [r7, #20]
 800a35c:	699b      	ldr	r3, [r3, #24]
 800a35e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a360:	697b      	ldr	r3, [r7, #20]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	4a9f      	ldr	r2, [pc, #636]	@ (800a5e4 <UART_SetConfig+0x2dc>)
 800a366:	4293      	cmp	r3, r2
 800a368:	d004      	beq.n	800a374 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a36a:	697b      	ldr	r3, [r7, #20]
 800a36c:	6a1b      	ldr	r3, [r3, #32]
 800a36e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a370:	4313      	orrs	r3, r2
 800a372:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a374:	697b      	ldr	r3, [r7, #20]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	689b      	ldr	r3, [r3, #8]
 800a37a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a37e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a382:	697a      	ldr	r2, [r7, #20]
 800a384:	6812      	ldr	r2, [r2, #0]
 800a386:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a388:	430b      	orrs	r3, r1
 800a38a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a38c:	697b      	ldr	r3, [r7, #20]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a392:	f023 010f 	bic.w	r1, r3, #15
 800a396:	697b      	ldr	r3, [r7, #20]
 800a398:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a39a:	697b      	ldr	r3, [r7, #20]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	430a      	orrs	r2, r1
 800a3a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a3a2:	697b      	ldr	r3, [r7, #20]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	4a90      	ldr	r2, [pc, #576]	@ (800a5e8 <UART_SetConfig+0x2e0>)
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	d125      	bne.n	800a3f8 <UART_SetConfig+0xf0>
 800a3ac:	4b8f      	ldr	r3, [pc, #572]	@ (800a5ec <UART_SetConfig+0x2e4>)
 800a3ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3b2:	f003 0303 	and.w	r3, r3, #3
 800a3b6:	2b03      	cmp	r3, #3
 800a3b8:	d81a      	bhi.n	800a3f0 <UART_SetConfig+0xe8>
 800a3ba:	a201      	add	r2, pc, #4	@ (adr r2, 800a3c0 <UART_SetConfig+0xb8>)
 800a3bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3c0:	0800a3d1 	.word	0x0800a3d1
 800a3c4:	0800a3e1 	.word	0x0800a3e1
 800a3c8:	0800a3d9 	.word	0x0800a3d9
 800a3cc:	0800a3e9 	.word	0x0800a3e9
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3d6:	e116      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a3d8:	2302      	movs	r3, #2
 800a3da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3de:	e112      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a3e0:	2304      	movs	r3, #4
 800a3e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3e6:	e10e      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a3e8:	2308      	movs	r3, #8
 800a3ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3ee:	e10a      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a3f0:	2310      	movs	r3, #16
 800a3f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3f6:	e106      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	4a7c      	ldr	r2, [pc, #496]	@ (800a5f0 <UART_SetConfig+0x2e8>)
 800a3fe:	4293      	cmp	r3, r2
 800a400:	d138      	bne.n	800a474 <UART_SetConfig+0x16c>
 800a402:	4b7a      	ldr	r3, [pc, #488]	@ (800a5ec <UART_SetConfig+0x2e4>)
 800a404:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a408:	f003 030c 	and.w	r3, r3, #12
 800a40c:	2b0c      	cmp	r3, #12
 800a40e:	d82d      	bhi.n	800a46c <UART_SetConfig+0x164>
 800a410:	a201      	add	r2, pc, #4	@ (adr r2, 800a418 <UART_SetConfig+0x110>)
 800a412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a416:	bf00      	nop
 800a418:	0800a44d 	.word	0x0800a44d
 800a41c:	0800a46d 	.word	0x0800a46d
 800a420:	0800a46d 	.word	0x0800a46d
 800a424:	0800a46d 	.word	0x0800a46d
 800a428:	0800a45d 	.word	0x0800a45d
 800a42c:	0800a46d 	.word	0x0800a46d
 800a430:	0800a46d 	.word	0x0800a46d
 800a434:	0800a46d 	.word	0x0800a46d
 800a438:	0800a455 	.word	0x0800a455
 800a43c:	0800a46d 	.word	0x0800a46d
 800a440:	0800a46d 	.word	0x0800a46d
 800a444:	0800a46d 	.word	0x0800a46d
 800a448:	0800a465 	.word	0x0800a465
 800a44c:	2300      	movs	r3, #0
 800a44e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a452:	e0d8      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a454:	2302      	movs	r3, #2
 800a456:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a45a:	e0d4      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a45c:	2304      	movs	r3, #4
 800a45e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a462:	e0d0      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a464:	2308      	movs	r3, #8
 800a466:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a46a:	e0cc      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a46c:	2310      	movs	r3, #16
 800a46e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a472:	e0c8      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a474:	697b      	ldr	r3, [r7, #20]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	4a5e      	ldr	r2, [pc, #376]	@ (800a5f4 <UART_SetConfig+0x2ec>)
 800a47a:	4293      	cmp	r3, r2
 800a47c:	d125      	bne.n	800a4ca <UART_SetConfig+0x1c2>
 800a47e:	4b5b      	ldr	r3, [pc, #364]	@ (800a5ec <UART_SetConfig+0x2e4>)
 800a480:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a484:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a488:	2b30      	cmp	r3, #48	@ 0x30
 800a48a:	d016      	beq.n	800a4ba <UART_SetConfig+0x1b2>
 800a48c:	2b30      	cmp	r3, #48	@ 0x30
 800a48e:	d818      	bhi.n	800a4c2 <UART_SetConfig+0x1ba>
 800a490:	2b20      	cmp	r3, #32
 800a492:	d00a      	beq.n	800a4aa <UART_SetConfig+0x1a2>
 800a494:	2b20      	cmp	r3, #32
 800a496:	d814      	bhi.n	800a4c2 <UART_SetConfig+0x1ba>
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d002      	beq.n	800a4a2 <UART_SetConfig+0x19a>
 800a49c:	2b10      	cmp	r3, #16
 800a49e:	d008      	beq.n	800a4b2 <UART_SetConfig+0x1aa>
 800a4a0:	e00f      	b.n	800a4c2 <UART_SetConfig+0x1ba>
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a4a8:	e0ad      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a4aa:	2302      	movs	r3, #2
 800a4ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a4b0:	e0a9      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a4b2:	2304      	movs	r3, #4
 800a4b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a4b8:	e0a5      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a4ba:	2308      	movs	r3, #8
 800a4bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a4c0:	e0a1      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a4c2:	2310      	movs	r3, #16
 800a4c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a4c8:	e09d      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a4ca:	697b      	ldr	r3, [r7, #20]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	4a4a      	ldr	r2, [pc, #296]	@ (800a5f8 <UART_SetConfig+0x2f0>)
 800a4d0:	4293      	cmp	r3, r2
 800a4d2:	d125      	bne.n	800a520 <UART_SetConfig+0x218>
 800a4d4:	4b45      	ldr	r3, [pc, #276]	@ (800a5ec <UART_SetConfig+0x2e4>)
 800a4d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a4da:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a4de:	2bc0      	cmp	r3, #192	@ 0xc0
 800a4e0:	d016      	beq.n	800a510 <UART_SetConfig+0x208>
 800a4e2:	2bc0      	cmp	r3, #192	@ 0xc0
 800a4e4:	d818      	bhi.n	800a518 <UART_SetConfig+0x210>
 800a4e6:	2b80      	cmp	r3, #128	@ 0x80
 800a4e8:	d00a      	beq.n	800a500 <UART_SetConfig+0x1f8>
 800a4ea:	2b80      	cmp	r3, #128	@ 0x80
 800a4ec:	d814      	bhi.n	800a518 <UART_SetConfig+0x210>
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d002      	beq.n	800a4f8 <UART_SetConfig+0x1f0>
 800a4f2:	2b40      	cmp	r3, #64	@ 0x40
 800a4f4:	d008      	beq.n	800a508 <UART_SetConfig+0x200>
 800a4f6:	e00f      	b.n	800a518 <UART_SetConfig+0x210>
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a4fe:	e082      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a500:	2302      	movs	r3, #2
 800a502:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a506:	e07e      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a508:	2304      	movs	r3, #4
 800a50a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a50e:	e07a      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a510:	2308      	movs	r3, #8
 800a512:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a516:	e076      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a518:	2310      	movs	r3, #16
 800a51a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a51e:	e072      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a520:	697b      	ldr	r3, [r7, #20]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	4a35      	ldr	r2, [pc, #212]	@ (800a5fc <UART_SetConfig+0x2f4>)
 800a526:	4293      	cmp	r3, r2
 800a528:	d12a      	bne.n	800a580 <UART_SetConfig+0x278>
 800a52a:	4b30      	ldr	r3, [pc, #192]	@ (800a5ec <UART_SetConfig+0x2e4>)
 800a52c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a530:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a534:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a538:	d01a      	beq.n	800a570 <UART_SetConfig+0x268>
 800a53a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a53e:	d81b      	bhi.n	800a578 <UART_SetConfig+0x270>
 800a540:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a544:	d00c      	beq.n	800a560 <UART_SetConfig+0x258>
 800a546:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a54a:	d815      	bhi.n	800a578 <UART_SetConfig+0x270>
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d003      	beq.n	800a558 <UART_SetConfig+0x250>
 800a550:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a554:	d008      	beq.n	800a568 <UART_SetConfig+0x260>
 800a556:	e00f      	b.n	800a578 <UART_SetConfig+0x270>
 800a558:	2300      	movs	r3, #0
 800a55a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a55e:	e052      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a560:	2302      	movs	r3, #2
 800a562:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a566:	e04e      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a568:	2304      	movs	r3, #4
 800a56a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a56e:	e04a      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a570:	2308      	movs	r3, #8
 800a572:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a576:	e046      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a578:	2310      	movs	r3, #16
 800a57a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a57e:	e042      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a580:	697b      	ldr	r3, [r7, #20]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	4a17      	ldr	r2, [pc, #92]	@ (800a5e4 <UART_SetConfig+0x2dc>)
 800a586:	4293      	cmp	r3, r2
 800a588:	d13a      	bne.n	800a600 <UART_SetConfig+0x2f8>
 800a58a:	4b18      	ldr	r3, [pc, #96]	@ (800a5ec <UART_SetConfig+0x2e4>)
 800a58c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a590:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a594:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a598:	d01a      	beq.n	800a5d0 <UART_SetConfig+0x2c8>
 800a59a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a59e:	d81b      	bhi.n	800a5d8 <UART_SetConfig+0x2d0>
 800a5a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a5a4:	d00c      	beq.n	800a5c0 <UART_SetConfig+0x2b8>
 800a5a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a5aa:	d815      	bhi.n	800a5d8 <UART_SetConfig+0x2d0>
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d003      	beq.n	800a5b8 <UART_SetConfig+0x2b0>
 800a5b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a5b4:	d008      	beq.n	800a5c8 <UART_SetConfig+0x2c0>
 800a5b6:	e00f      	b.n	800a5d8 <UART_SetConfig+0x2d0>
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5be:	e022      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a5c0:	2302      	movs	r3, #2
 800a5c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5c6:	e01e      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a5c8:	2304      	movs	r3, #4
 800a5ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5ce:	e01a      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a5d0:	2308      	movs	r3, #8
 800a5d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5d6:	e016      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a5d8:	2310      	movs	r3, #16
 800a5da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5de:	e012      	b.n	800a606 <UART_SetConfig+0x2fe>
 800a5e0:	cfff69f3 	.word	0xcfff69f3
 800a5e4:	40008000 	.word	0x40008000
 800a5e8:	40013800 	.word	0x40013800
 800a5ec:	40021000 	.word	0x40021000
 800a5f0:	40004400 	.word	0x40004400
 800a5f4:	40004800 	.word	0x40004800
 800a5f8:	40004c00 	.word	0x40004c00
 800a5fc:	40005000 	.word	0x40005000
 800a600:	2310      	movs	r3, #16
 800a602:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a606:	697b      	ldr	r3, [r7, #20]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	4aae      	ldr	r2, [pc, #696]	@ (800a8c4 <UART_SetConfig+0x5bc>)
 800a60c:	4293      	cmp	r3, r2
 800a60e:	f040 8097 	bne.w	800a740 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a612:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a616:	2b08      	cmp	r3, #8
 800a618:	d823      	bhi.n	800a662 <UART_SetConfig+0x35a>
 800a61a:	a201      	add	r2, pc, #4	@ (adr r2, 800a620 <UART_SetConfig+0x318>)
 800a61c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a620:	0800a645 	.word	0x0800a645
 800a624:	0800a663 	.word	0x0800a663
 800a628:	0800a64d 	.word	0x0800a64d
 800a62c:	0800a663 	.word	0x0800a663
 800a630:	0800a653 	.word	0x0800a653
 800a634:	0800a663 	.word	0x0800a663
 800a638:	0800a663 	.word	0x0800a663
 800a63c:	0800a663 	.word	0x0800a663
 800a640:	0800a65b 	.word	0x0800a65b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a644:	f7fe f878 	bl	8008738 <HAL_RCC_GetPCLK1Freq>
 800a648:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a64a:	e010      	b.n	800a66e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a64c:	4b9e      	ldr	r3, [pc, #632]	@ (800a8c8 <UART_SetConfig+0x5c0>)
 800a64e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a650:	e00d      	b.n	800a66e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a652:	f7fe f803 	bl	800865c <HAL_RCC_GetSysClockFreq>
 800a656:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a658:	e009      	b.n	800a66e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a65a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a65e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a660:	e005      	b.n	800a66e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a662:	2300      	movs	r3, #0
 800a664:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a666:	2301      	movs	r3, #1
 800a668:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a66c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a66e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a670:	2b00      	cmp	r3, #0
 800a672:	f000 8130 	beq.w	800a8d6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a676:	697b      	ldr	r3, [r7, #20]
 800a678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a67a:	4a94      	ldr	r2, [pc, #592]	@ (800a8cc <UART_SetConfig+0x5c4>)
 800a67c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a680:	461a      	mov	r2, r3
 800a682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a684:	fbb3 f3f2 	udiv	r3, r3, r2
 800a688:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a68a:	697b      	ldr	r3, [r7, #20]
 800a68c:	685a      	ldr	r2, [r3, #4]
 800a68e:	4613      	mov	r3, r2
 800a690:	005b      	lsls	r3, r3, #1
 800a692:	4413      	add	r3, r2
 800a694:	69ba      	ldr	r2, [r7, #24]
 800a696:	429a      	cmp	r2, r3
 800a698:	d305      	bcc.n	800a6a6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a69a:	697b      	ldr	r3, [r7, #20]
 800a69c:	685b      	ldr	r3, [r3, #4]
 800a69e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a6a0:	69ba      	ldr	r2, [r7, #24]
 800a6a2:	429a      	cmp	r2, r3
 800a6a4:	d903      	bls.n	800a6ae <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a6ac:	e113      	b.n	800a8d6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a6ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6b0:	2200      	movs	r2, #0
 800a6b2:	60bb      	str	r3, [r7, #8]
 800a6b4:	60fa      	str	r2, [r7, #12]
 800a6b6:	697b      	ldr	r3, [r7, #20]
 800a6b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6ba:	4a84      	ldr	r2, [pc, #528]	@ (800a8cc <UART_SetConfig+0x5c4>)
 800a6bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a6c0:	b29b      	uxth	r3, r3
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	603b      	str	r3, [r7, #0]
 800a6c6:	607a      	str	r2, [r7, #4]
 800a6c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a6cc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a6d0:	f7f5 fda2 	bl	8000218 <__aeabi_uldivmod>
 800a6d4:	4602      	mov	r2, r0
 800a6d6:	460b      	mov	r3, r1
 800a6d8:	4610      	mov	r0, r2
 800a6da:	4619      	mov	r1, r3
 800a6dc:	f04f 0200 	mov.w	r2, #0
 800a6e0:	f04f 0300 	mov.w	r3, #0
 800a6e4:	020b      	lsls	r3, r1, #8
 800a6e6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a6ea:	0202      	lsls	r2, r0, #8
 800a6ec:	6979      	ldr	r1, [r7, #20]
 800a6ee:	6849      	ldr	r1, [r1, #4]
 800a6f0:	0849      	lsrs	r1, r1, #1
 800a6f2:	2000      	movs	r0, #0
 800a6f4:	460c      	mov	r4, r1
 800a6f6:	4605      	mov	r5, r0
 800a6f8:	eb12 0804 	adds.w	r8, r2, r4
 800a6fc:	eb43 0905 	adc.w	r9, r3, r5
 800a700:	697b      	ldr	r3, [r7, #20]
 800a702:	685b      	ldr	r3, [r3, #4]
 800a704:	2200      	movs	r2, #0
 800a706:	469a      	mov	sl, r3
 800a708:	4693      	mov	fp, r2
 800a70a:	4652      	mov	r2, sl
 800a70c:	465b      	mov	r3, fp
 800a70e:	4640      	mov	r0, r8
 800a710:	4649      	mov	r1, r9
 800a712:	f7f5 fd81 	bl	8000218 <__aeabi_uldivmod>
 800a716:	4602      	mov	r2, r0
 800a718:	460b      	mov	r3, r1
 800a71a:	4613      	mov	r3, r2
 800a71c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a71e:	6a3b      	ldr	r3, [r7, #32]
 800a720:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a724:	d308      	bcc.n	800a738 <UART_SetConfig+0x430>
 800a726:	6a3b      	ldr	r3, [r7, #32]
 800a728:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a72c:	d204      	bcs.n	800a738 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a72e:	697b      	ldr	r3, [r7, #20]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	6a3a      	ldr	r2, [r7, #32]
 800a734:	60da      	str	r2, [r3, #12]
 800a736:	e0ce      	b.n	800a8d6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a738:	2301      	movs	r3, #1
 800a73a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a73e:	e0ca      	b.n	800a8d6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a740:	697b      	ldr	r3, [r7, #20]
 800a742:	69db      	ldr	r3, [r3, #28]
 800a744:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a748:	d166      	bne.n	800a818 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a74a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a74e:	2b08      	cmp	r3, #8
 800a750:	d827      	bhi.n	800a7a2 <UART_SetConfig+0x49a>
 800a752:	a201      	add	r2, pc, #4	@ (adr r2, 800a758 <UART_SetConfig+0x450>)
 800a754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a758:	0800a77d 	.word	0x0800a77d
 800a75c:	0800a785 	.word	0x0800a785
 800a760:	0800a78d 	.word	0x0800a78d
 800a764:	0800a7a3 	.word	0x0800a7a3
 800a768:	0800a793 	.word	0x0800a793
 800a76c:	0800a7a3 	.word	0x0800a7a3
 800a770:	0800a7a3 	.word	0x0800a7a3
 800a774:	0800a7a3 	.word	0x0800a7a3
 800a778:	0800a79b 	.word	0x0800a79b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a77c:	f7fd ffdc 	bl	8008738 <HAL_RCC_GetPCLK1Freq>
 800a780:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a782:	e014      	b.n	800a7ae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a784:	f7fd ffee 	bl	8008764 <HAL_RCC_GetPCLK2Freq>
 800a788:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a78a:	e010      	b.n	800a7ae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a78c:	4b4e      	ldr	r3, [pc, #312]	@ (800a8c8 <UART_SetConfig+0x5c0>)
 800a78e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a790:	e00d      	b.n	800a7ae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a792:	f7fd ff63 	bl	800865c <HAL_RCC_GetSysClockFreq>
 800a796:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a798:	e009      	b.n	800a7ae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a79a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a79e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a7a0:	e005      	b.n	800a7ae <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a7a6:	2301      	movs	r3, #1
 800a7a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a7ac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a7ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	f000 8090 	beq.w	800a8d6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7ba:	4a44      	ldr	r2, [pc, #272]	@ (800a8cc <UART_SetConfig+0x5c4>)
 800a7bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a7c0:	461a      	mov	r2, r3
 800a7c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7c4:	fbb3 f3f2 	udiv	r3, r3, r2
 800a7c8:	005a      	lsls	r2, r3, #1
 800a7ca:	697b      	ldr	r3, [r7, #20]
 800a7cc:	685b      	ldr	r3, [r3, #4]
 800a7ce:	085b      	lsrs	r3, r3, #1
 800a7d0:	441a      	add	r2, r3
 800a7d2:	697b      	ldr	r3, [r7, #20]
 800a7d4:	685b      	ldr	r3, [r3, #4]
 800a7d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7da:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a7dc:	6a3b      	ldr	r3, [r7, #32]
 800a7de:	2b0f      	cmp	r3, #15
 800a7e0:	d916      	bls.n	800a810 <UART_SetConfig+0x508>
 800a7e2:	6a3b      	ldr	r3, [r7, #32]
 800a7e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a7e8:	d212      	bcs.n	800a810 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a7ea:	6a3b      	ldr	r3, [r7, #32]
 800a7ec:	b29b      	uxth	r3, r3
 800a7ee:	f023 030f 	bic.w	r3, r3, #15
 800a7f2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a7f4:	6a3b      	ldr	r3, [r7, #32]
 800a7f6:	085b      	lsrs	r3, r3, #1
 800a7f8:	b29b      	uxth	r3, r3
 800a7fa:	f003 0307 	and.w	r3, r3, #7
 800a7fe:	b29a      	uxth	r2, r3
 800a800:	8bfb      	ldrh	r3, [r7, #30]
 800a802:	4313      	orrs	r3, r2
 800a804:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a806:	697b      	ldr	r3, [r7, #20]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	8bfa      	ldrh	r2, [r7, #30]
 800a80c:	60da      	str	r2, [r3, #12]
 800a80e:	e062      	b.n	800a8d6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800a810:	2301      	movs	r3, #1
 800a812:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a816:	e05e      	b.n	800a8d6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a818:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a81c:	2b08      	cmp	r3, #8
 800a81e:	d828      	bhi.n	800a872 <UART_SetConfig+0x56a>
 800a820:	a201      	add	r2, pc, #4	@ (adr r2, 800a828 <UART_SetConfig+0x520>)
 800a822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a826:	bf00      	nop
 800a828:	0800a84d 	.word	0x0800a84d
 800a82c:	0800a855 	.word	0x0800a855
 800a830:	0800a85d 	.word	0x0800a85d
 800a834:	0800a873 	.word	0x0800a873
 800a838:	0800a863 	.word	0x0800a863
 800a83c:	0800a873 	.word	0x0800a873
 800a840:	0800a873 	.word	0x0800a873
 800a844:	0800a873 	.word	0x0800a873
 800a848:	0800a86b 	.word	0x0800a86b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a84c:	f7fd ff74 	bl	8008738 <HAL_RCC_GetPCLK1Freq>
 800a850:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a852:	e014      	b.n	800a87e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a854:	f7fd ff86 	bl	8008764 <HAL_RCC_GetPCLK2Freq>
 800a858:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a85a:	e010      	b.n	800a87e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a85c:	4b1a      	ldr	r3, [pc, #104]	@ (800a8c8 <UART_SetConfig+0x5c0>)
 800a85e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a860:	e00d      	b.n	800a87e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a862:	f7fd fefb 	bl	800865c <HAL_RCC_GetSysClockFreq>
 800a866:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a868:	e009      	b.n	800a87e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a86a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a86e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a870:	e005      	b.n	800a87e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800a872:	2300      	movs	r3, #0
 800a874:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a876:	2301      	movs	r3, #1
 800a878:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a87c:	bf00      	nop
    }

    if (pclk != 0U)
 800a87e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a880:	2b00      	cmp	r3, #0
 800a882:	d028      	beq.n	800a8d6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a884:	697b      	ldr	r3, [r7, #20]
 800a886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a888:	4a10      	ldr	r2, [pc, #64]	@ (800a8cc <UART_SetConfig+0x5c4>)
 800a88a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a88e:	461a      	mov	r2, r3
 800a890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a892:	fbb3 f2f2 	udiv	r2, r3, r2
 800a896:	697b      	ldr	r3, [r7, #20]
 800a898:	685b      	ldr	r3, [r3, #4]
 800a89a:	085b      	lsrs	r3, r3, #1
 800a89c:	441a      	add	r2, r3
 800a89e:	697b      	ldr	r3, [r7, #20]
 800a8a0:	685b      	ldr	r3, [r3, #4]
 800a8a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8a6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a8a8:	6a3b      	ldr	r3, [r7, #32]
 800a8aa:	2b0f      	cmp	r3, #15
 800a8ac:	d910      	bls.n	800a8d0 <UART_SetConfig+0x5c8>
 800a8ae:	6a3b      	ldr	r3, [r7, #32]
 800a8b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a8b4:	d20c      	bcs.n	800a8d0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a8b6:	6a3b      	ldr	r3, [r7, #32]
 800a8b8:	b29a      	uxth	r2, r3
 800a8ba:	697b      	ldr	r3, [r7, #20]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	60da      	str	r2, [r3, #12]
 800a8c0:	e009      	b.n	800a8d6 <UART_SetConfig+0x5ce>
 800a8c2:	bf00      	nop
 800a8c4:	40008000 	.word	0x40008000
 800a8c8:	00f42400 	.word	0x00f42400
 800a8cc:	0800c12c 	.word	0x0800c12c
      }
      else
      {
        ret = HAL_ERROR;
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a8d6:	697b      	ldr	r3, [r7, #20]
 800a8d8:	2201      	movs	r2, #1
 800a8da:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a8de:	697b      	ldr	r3, [r7, #20]
 800a8e0:	2201      	movs	r2, #1
 800a8e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a8e6:	697b      	ldr	r3, [r7, #20]
 800a8e8:	2200      	movs	r2, #0
 800a8ea:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a8ec:	697b      	ldr	r3, [r7, #20]
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a8f2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	3730      	adds	r7, #48	@ 0x30
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a900 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a900:	b480      	push	{r7}
 800a902:	b083      	sub	sp, #12
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a90c:	f003 0308 	and.w	r3, r3, #8
 800a910:	2b00      	cmp	r3, #0
 800a912:	d00a      	beq.n	800a92a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	685b      	ldr	r3, [r3, #4]
 800a91a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	430a      	orrs	r2, r1
 800a928:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a92e:	f003 0301 	and.w	r3, r3, #1
 800a932:	2b00      	cmp	r3, #0
 800a934:	d00a      	beq.n	800a94c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	685b      	ldr	r3, [r3, #4]
 800a93c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	430a      	orrs	r2, r1
 800a94a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a950:	f003 0302 	and.w	r3, r3, #2
 800a954:	2b00      	cmp	r3, #0
 800a956:	d00a      	beq.n	800a96e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	685b      	ldr	r3, [r3, #4]
 800a95e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	430a      	orrs	r2, r1
 800a96c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a972:	f003 0304 	and.w	r3, r3, #4
 800a976:	2b00      	cmp	r3, #0
 800a978:	d00a      	beq.n	800a990 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	685b      	ldr	r3, [r3, #4]
 800a980:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	430a      	orrs	r2, r1
 800a98e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a994:	f003 0310 	and.w	r3, r3, #16
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d00a      	beq.n	800a9b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	689b      	ldr	r3, [r3, #8]
 800a9a2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	430a      	orrs	r2, r1
 800a9b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9b6:	f003 0320 	and.w	r3, r3, #32
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d00a      	beq.n	800a9d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	689b      	ldr	r3, [r3, #8]
 800a9c4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	430a      	orrs	r2, r1
 800a9d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d01a      	beq.n	800aa16 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	685b      	ldr	r3, [r3, #4]
 800a9e6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	430a      	orrs	r2, r1
 800a9f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a9fe:	d10a      	bne.n	800aa16 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	685b      	ldr	r3, [r3, #4]
 800aa06:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	430a      	orrs	r2, r1
 800aa14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d00a      	beq.n	800aa38 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	685b      	ldr	r3, [r3, #4]
 800aa28:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	430a      	orrs	r2, r1
 800aa36:	605a      	str	r2, [r3, #4]
  }
}
 800aa38:	bf00      	nop
 800aa3a:	370c      	adds	r7, #12
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa42:	4770      	bx	lr

0800aa44 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b098      	sub	sp, #96	@ 0x60
 800aa48:	af02      	add	r7, sp, #8
 800aa4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2200      	movs	r2, #0
 800aa50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800aa54:	f7f7 fb14 	bl	8002080 <HAL_GetTick>
 800aa58:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	f003 0308 	and.w	r3, r3, #8
 800aa64:	2b08      	cmp	r3, #8
 800aa66:	d12f      	bne.n	800aac8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aa68:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800aa6c:	9300      	str	r3, [sp, #0]
 800aa6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aa70:	2200      	movs	r2, #0
 800aa72:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800aa76:	6878      	ldr	r0, [r7, #4]
 800aa78:	f000 f88e 	bl	800ab98 <UART_WaitOnFlagUntilTimeout>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d022      	beq.n	800aac8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa8a:	e853 3f00 	ldrex	r3, [r3]
 800aa8e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800aa90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aa96:	653b      	str	r3, [r7, #80]	@ 0x50
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	461a      	mov	r2, r3
 800aa9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aaa0:	647b      	str	r3, [r7, #68]	@ 0x44
 800aaa2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaa4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aaa6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aaa8:	e841 2300 	strex	r3, r2, [r1]
 800aaac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800aaae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d1e6      	bne.n	800aa82 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2220      	movs	r2, #32
 800aab8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2200      	movs	r2, #0
 800aac0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aac4:	2303      	movs	r3, #3
 800aac6:	e063      	b.n	800ab90 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f003 0304 	and.w	r3, r3, #4
 800aad2:	2b04      	cmp	r3, #4
 800aad4:	d149      	bne.n	800ab6a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aad6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800aada:	9300      	str	r3, [sp, #0]
 800aadc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aade:	2200      	movs	r2, #0
 800aae0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	f000 f857 	bl	800ab98 <UART_WaitOnFlagUntilTimeout>
 800aaea:	4603      	mov	r3, r0
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d03c      	beq.n	800ab6a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaf8:	e853 3f00 	ldrex	r3, [r3]
 800aafc:	623b      	str	r3, [r7, #32]
   return(result);
 800aafe:	6a3b      	ldr	r3, [r7, #32]
 800ab00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ab04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	461a      	mov	r2, r3
 800ab0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab0e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ab10:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ab14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab16:	e841 2300 	strex	r3, r2, [r1]
 800ab1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ab1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d1e6      	bne.n	800aaf0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	3308      	adds	r3, #8
 800ab28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab2a:	693b      	ldr	r3, [r7, #16]
 800ab2c:	e853 3f00 	ldrex	r3, [r3]
 800ab30:	60fb      	str	r3, [r7, #12]
   return(result);
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	f023 0301 	bic.w	r3, r3, #1
 800ab38:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	3308      	adds	r3, #8
 800ab40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ab42:	61fa      	str	r2, [r7, #28]
 800ab44:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab46:	69b9      	ldr	r1, [r7, #24]
 800ab48:	69fa      	ldr	r2, [r7, #28]
 800ab4a:	e841 2300 	strex	r3, r2, [r1]
 800ab4e:	617b      	str	r3, [r7, #20]
   return(result);
 800ab50:	697b      	ldr	r3, [r7, #20]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d1e5      	bne.n	800ab22 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	2220      	movs	r2, #32
 800ab5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	2200      	movs	r2, #0
 800ab62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ab66:	2303      	movs	r3, #3
 800ab68:	e012      	b.n	800ab90 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	2220      	movs	r2, #32
 800ab6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	2220      	movs	r2, #32
 800ab76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2200      	movs	r2, #0
 800ab84:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	2200      	movs	r2, #0
 800ab8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ab8e:	2300      	movs	r3, #0
}
 800ab90:	4618      	mov	r0, r3
 800ab92:	3758      	adds	r7, #88	@ 0x58
 800ab94:	46bd      	mov	sp, r7
 800ab96:	bd80      	pop	{r7, pc}

0800ab98 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ab98:	b580      	push	{r7, lr}
 800ab9a:	b084      	sub	sp, #16
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	60f8      	str	r0, [r7, #12]
 800aba0:	60b9      	str	r1, [r7, #8]
 800aba2:	603b      	str	r3, [r7, #0]
 800aba4:	4613      	mov	r3, r2
 800aba6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aba8:	e04f      	b.n	800ac4a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800abaa:	69bb      	ldr	r3, [r7, #24]
 800abac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abb0:	d04b      	beq.n	800ac4a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800abb2:	f7f7 fa65 	bl	8002080 <HAL_GetTick>
 800abb6:	4602      	mov	r2, r0
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	1ad3      	subs	r3, r2, r3
 800abbc:	69ba      	ldr	r2, [r7, #24]
 800abbe:	429a      	cmp	r2, r3
 800abc0:	d302      	bcc.n	800abc8 <UART_WaitOnFlagUntilTimeout+0x30>
 800abc2:	69bb      	ldr	r3, [r7, #24]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d101      	bne.n	800abcc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800abc8:	2303      	movs	r3, #3
 800abca:	e04e      	b.n	800ac6a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	f003 0304 	and.w	r3, r3, #4
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d037      	beq.n	800ac4a <UART_WaitOnFlagUntilTimeout+0xb2>
 800abda:	68bb      	ldr	r3, [r7, #8]
 800abdc:	2b80      	cmp	r3, #128	@ 0x80
 800abde:	d034      	beq.n	800ac4a <UART_WaitOnFlagUntilTimeout+0xb2>
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	2b40      	cmp	r3, #64	@ 0x40
 800abe4:	d031      	beq.n	800ac4a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	69db      	ldr	r3, [r3, #28]
 800abec:	f003 0308 	and.w	r3, r3, #8
 800abf0:	2b08      	cmp	r3, #8
 800abf2:	d110      	bne.n	800ac16 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	2208      	movs	r2, #8
 800abfa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800abfc:	68f8      	ldr	r0, [r7, #12]
 800abfe:	f000 f838 	bl	800ac72 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	2208      	movs	r2, #8
 800ac06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ac12:	2301      	movs	r3, #1
 800ac14:	e029      	b.n	800ac6a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	69db      	ldr	r3, [r3, #28]
 800ac1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ac20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ac24:	d111      	bne.n	800ac4a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ac2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ac30:	68f8      	ldr	r0, [r7, #12]
 800ac32:	f000 f81e 	bl	800ac72 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	2220      	movs	r2, #32
 800ac3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	2200      	movs	r2, #0
 800ac42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ac46:	2303      	movs	r3, #3
 800ac48:	e00f      	b.n	800ac6a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	69da      	ldr	r2, [r3, #28]
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	4013      	ands	r3, r2
 800ac54:	68ba      	ldr	r2, [r7, #8]
 800ac56:	429a      	cmp	r2, r3
 800ac58:	bf0c      	ite	eq
 800ac5a:	2301      	moveq	r3, #1
 800ac5c:	2300      	movne	r3, #0
 800ac5e:	b2db      	uxtb	r3, r3
 800ac60:	461a      	mov	r2, r3
 800ac62:	79fb      	ldrb	r3, [r7, #7]
 800ac64:	429a      	cmp	r2, r3
 800ac66:	d0a0      	beq.n	800abaa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ac68:	2300      	movs	r3, #0
}
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	3710      	adds	r7, #16
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	bd80      	pop	{r7, pc}

0800ac72 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ac72:	b480      	push	{r7}
 800ac74:	b095      	sub	sp, #84	@ 0x54
 800ac76:	af00      	add	r7, sp, #0
 800ac78:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac82:	e853 3f00 	ldrex	r3, [r3]
 800ac86:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ac88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac8a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ac8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	461a      	mov	r2, r3
 800ac96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac98:	643b      	str	r3, [r7, #64]	@ 0x40
 800ac9a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac9c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ac9e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aca0:	e841 2300 	strex	r3, r2, [r1]
 800aca4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d1e6      	bne.n	800ac7a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	3308      	adds	r3, #8
 800acb2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acb4:	6a3b      	ldr	r3, [r7, #32]
 800acb6:	e853 3f00 	ldrex	r3, [r3]
 800acba:	61fb      	str	r3, [r7, #28]
   return(result);
 800acbc:	69fb      	ldr	r3, [r7, #28]
 800acbe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800acc2:	f023 0301 	bic.w	r3, r3, #1
 800acc6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	3308      	adds	r3, #8
 800acce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800acd0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800acd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acd4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800acd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800acd8:	e841 2300 	strex	r3, r2, [r1]
 800acdc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800acde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d1e3      	bne.n	800acac <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ace8:	2b01      	cmp	r3, #1
 800acea:	d118      	bne.n	800ad1e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	e853 3f00 	ldrex	r3, [r3]
 800acf8:	60bb      	str	r3, [r7, #8]
   return(result);
 800acfa:	68bb      	ldr	r3, [r7, #8]
 800acfc:	f023 0310 	bic.w	r3, r3, #16
 800ad00:	647b      	str	r3, [r7, #68]	@ 0x44
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	461a      	mov	r2, r3
 800ad08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad0a:	61bb      	str	r3, [r7, #24]
 800ad0c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad0e:	6979      	ldr	r1, [r7, #20]
 800ad10:	69ba      	ldr	r2, [r7, #24]
 800ad12:	e841 2300 	strex	r3, r2, [r1]
 800ad16:	613b      	str	r3, [r7, #16]
   return(result);
 800ad18:	693b      	ldr	r3, [r7, #16]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d1e6      	bne.n	800acec <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	2220      	movs	r2, #32
 800ad22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	2200      	movs	r2, #0
 800ad2a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2200      	movs	r2, #0
 800ad30:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ad32:	bf00      	nop
 800ad34:	3754      	adds	r7, #84	@ 0x54
 800ad36:	46bd      	mov	sp, r7
 800ad38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3c:	4770      	bx	lr

0800ad3e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ad3e:	b580      	push	{r7, lr}
 800ad40:	b084      	sub	sp, #16
 800ad42:	af00      	add	r7, sp, #0
 800ad44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad4a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	2200      	movs	r2, #0
 800ad50:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ad54:	68f8      	ldr	r0, [r7, #12]
 800ad56:	f7ff fac1 	bl	800a2dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ad5a:	bf00      	nop
 800ad5c:	3710      	adds	r7, #16
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	bd80      	pop	{r7, pc}

0800ad62 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ad62:	b580      	push	{r7, lr}
 800ad64:	b088      	sub	sp, #32
 800ad66:	af00      	add	r7, sp, #0
 800ad68:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	e853 3f00 	ldrex	r3, [r3]
 800ad76:	60bb      	str	r3, [r7, #8]
   return(result);
 800ad78:	68bb      	ldr	r3, [r7, #8]
 800ad7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ad7e:	61fb      	str	r3, [r7, #28]
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	461a      	mov	r2, r3
 800ad86:	69fb      	ldr	r3, [r7, #28]
 800ad88:	61bb      	str	r3, [r7, #24]
 800ad8a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad8c:	6979      	ldr	r1, [r7, #20]
 800ad8e:	69ba      	ldr	r2, [r7, #24]
 800ad90:	e841 2300 	strex	r3, r2, [r1]
 800ad94:	613b      	str	r3, [r7, #16]
   return(result);
 800ad96:	693b      	ldr	r3, [r7, #16]
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d1e6      	bne.n	800ad6a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	2220      	movs	r2, #32
 800ada0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	2200      	movs	r2, #0
 800ada8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800adaa:	6878      	ldr	r0, [r7, #4]
 800adac:	f7ff fa8c 	bl	800a2c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800adb0:	bf00      	nop
 800adb2:	3720      	adds	r7, #32
 800adb4:	46bd      	mov	sp, r7
 800adb6:	bd80      	pop	{r7, pc}

0800adb8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800adb8:	b480      	push	{r7}
 800adba:	b083      	sub	sp, #12
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800adc0:	bf00      	nop
 800adc2:	370c      	adds	r7, #12
 800adc4:	46bd      	mov	sp, r7
 800adc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adca:	4770      	bx	lr

0800adcc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800adcc:	b480      	push	{r7}
 800adce:	b083      	sub	sp, #12
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800add4:	bf00      	nop
 800add6:	370c      	adds	r7, #12
 800add8:	46bd      	mov	sp, r7
 800adda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adde:	4770      	bx	lr

0800ade0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ade0:	b480      	push	{r7}
 800ade2:	b083      	sub	sp, #12
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ade8:	bf00      	nop
 800adea:	370c      	adds	r7, #12
 800adec:	46bd      	mov	sp, r7
 800adee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf2:	4770      	bx	lr

0800adf4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800adf4:	b480      	push	{r7}
 800adf6:	b085      	sub	sp, #20
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ae02:	2b01      	cmp	r3, #1
 800ae04:	d101      	bne.n	800ae0a <HAL_UARTEx_DisableFifoMode+0x16>
 800ae06:	2302      	movs	r3, #2
 800ae08:	e027      	b.n	800ae5a <HAL_UARTEx_DisableFifoMode+0x66>
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	2201      	movs	r2, #1
 800ae0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	2224      	movs	r2, #36	@ 0x24
 800ae16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	681a      	ldr	r2, [r3, #0]
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	f022 0201 	bic.w	r2, r2, #1
 800ae30:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ae38:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	68fa      	ldr	r2, [r7, #12]
 800ae46:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	2220      	movs	r2, #32
 800ae4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	2200      	movs	r2, #0
 800ae54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ae58:	2300      	movs	r3, #0
}
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	3714      	adds	r7, #20
 800ae5e:	46bd      	mov	sp, r7
 800ae60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae64:	4770      	bx	lr

0800ae66 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ae66:	b580      	push	{r7, lr}
 800ae68:	b084      	sub	sp, #16
 800ae6a:	af00      	add	r7, sp, #0
 800ae6c:	6078      	str	r0, [r7, #4]
 800ae6e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ae76:	2b01      	cmp	r3, #1
 800ae78:	d101      	bne.n	800ae7e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ae7a:	2302      	movs	r3, #2
 800ae7c:	e02d      	b.n	800aeda <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	2201      	movs	r2, #1
 800ae82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	2224      	movs	r2, #36	@ 0x24
 800ae8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	681a      	ldr	r2, [r3, #0]
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	f022 0201 	bic.w	r2, r2, #1
 800aea4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	689b      	ldr	r3, [r3, #8]
 800aeac:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	683a      	ldr	r2, [r7, #0]
 800aeb6:	430a      	orrs	r2, r1
 800aeb8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	f000 f850 	bl	800af60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	68fa      	ldr	r2, [r7, #12]
 800aec6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	2220      	movs	r2, #32
 800aecc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	2200      	movs	r2, #0
 800aed4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aed8:	2300      	movs	r3, #0
}
 800aeda:	4618      	mov	r0, r3
 800aedc:	3710      	adds	r7, #16
 800aede:	46bd      	mov	sp, r7
 800aee0:	bd80      	pop	{r7, pc}

0800aee2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800aee2:	b580      	push	{r7, lr}
 800aee4:	b084      	sub	sp, #16
 800aee6:	af00      	add	r7, sp, #0
 800aee8:	6078      	str	r0, [r7, #4]
 800aeea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800aef2:	2b01      	cmp	r3, #1
 800aef4:	d101      	bne.n	800aefa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800aef6:	2302      	movs	r3, #2
 800aef8:	e02d      	b.n	800af56 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	2201      	movs	r2, #1
 800aefe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	2224      	movs	r2, #36	@ 0x24
 800af06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	681a      	ldr	r2, [r3, #0]
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	f022 0201 	bic.w	r2, r2, #1
 800af20:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	689b      	ldr	r3, [r3, #8]
 800af28:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	683a      	ldr	r2, [r7, #0]
 800af32:	430a      	orrs	r2, r1
 800af34:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800af36:	6878      	ldr	r0, [r7, #4]
 800af38:	f000 f812 	bl	800af60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	68fa      	ldr	r2, [r7, #12]
 800af42:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	2220      	movs	r2, #32
 800af48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	2200      	movs	r2, #0
 800af50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800af54:	2300      	movs	r3, #0
}
 800af56:	4618      	mov	r0, r3
 800af58:	3710      	adds	r7, #16
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}
	...

0800af60 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800af60:	b480      	push	{r7}
 800af62:	b085      	sub	sp, #20
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d108      	bne.n	800af82 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	2201      	movs	r2, #1
 800af74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	2201      	movs	r2, #1
 800af7c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800af80:	e031      	b.n	800afe6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800af82:	2308      	movs	r3, #8
 800af84:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800af86:	2308      	movs	r3, #8
 800af88:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	689b      	ldr	r3, [r3, #8]
 800af90:	0e5b      	lsrs	r3, r3, #25
 800af92:	b2db      	uxtb	r3, r3
 800af94:	f003 0307 	and.w	r3, r3, #7
 800af98:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	689b      	ldr	r3, [r3, #8]
 800afa0:	0f5b      	lsrs	r3, r3, #29
 800afa2:	b2db      	uxtb	r3, r3
 800afa4:	f003 0307 	and.w	r3, r3, #7
 800afa8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800afaa:	7bbb      	ldrb	r3, [r7, #14]
 800afac:	7b3a      	ldrb	r2, [r7, #12]
 800afae:	4911      	ldr	r1, [pc, #68]	@ (800aff4 <UARTEx_SetNbDataToProcess+0x94>)
 800afb0:	5c8a      	ldrb	r2, [r1, r2]
 800afb2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800afb6:	7b3a      	ldrb	r2, [r7, #12]
 800afb8:	490f      	ldr	r1, [pc, #60]	@ (800aff8 <UARTEx_SetNbDataToProcess+0x98>)
 800afba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800afbc:	fb93 f3f2 	sdiv	r3, r3, r2
 800afc0:	b29a      	uxth	r2, r3
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800afc8:	7bfb      	ldrb	r3, [r7, #15]
 800afca:	7b7a      	ldrb	r2, [r7, #13]
 800afcc:	4909      	ldr	r1, [pc, #36]	@ (800aff4 <UARTEx_SetNbDataToProcess+0x94>)
 800afce:	5c8a      	ldrb	r2, [r1, r2]
 800afd0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800afd4:	7b7a      	ldrb	r2, [r7, #13]
 800afd6:	4908      	ldr	r1, [pc, #32]	@ (800aff8 <UARTEx_SetNbDataToProcess+0x98>)
 800afd8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800afda:	fb93 f3f2 	sdiv	r3, r3, r2
 800afde:	b29a      	uxth	r2, r3
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800afe6:	bf00      	nop
 800afe8:	3714      	adds	r7, #20
 800afea:	46bd      	mov	sp, r7
 800afec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff0:	4770      	bx	lr
 800aff2:	bf00      	nop
 800aff4:	0800c144 	.word	0x0800c144
 800aff8:	0800c14c 	.word	0x0800c14c

0800affc <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800affc:	b480      	push	{r7}
 800affe:	b08b      	sub	sp, #44	@ 0x2c
 800b000:	af00      	add	r7, sp, #0
 800b002:	60f8      	str	r0, [r7, #12]
 800b004:	60b9      	str	r1, [r7, #8]
 800b006:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	681a      	ldr	r2, [r3, #0]
 800b00c:	68bb      	ldr	r3, [r7, #8]
 800b00e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b010:	697b      	ldr	r3, [r7, #20]
 800b012:	fa93 f3a3 	rbit	r3, r3
 800b016:	613b      	str	r3, [r7, #16]
  return result;
 800b018:	693b      	ldr	r3, [r7, #16]
 800b01a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b01c:	69bb      	ldr	r3, [r7, #24]
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d101      	bne.n	800b026 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800b022:	2320      	movs	r3, #32
 800b024:	e003      	b.n	800b02e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800b026:	69bb      	ldr	r3, [r7, #24]
 800b028:	fab3 f383 	clz	r3, r3
 800b02c:	b2db      	uxtb	r3, r3
 800b02e:	005b      	lsls	r3, r3, #1
 800b030:	2103      	movs	r1, #3
 800b032:	fa01 f303 	lsl.w	r3, r1, r3
 800b036:	43db      	mvns	r3, r3
 800b038:	401a      	ands	r2, r3
 800b03a:	68bb      	ldr	r3, [r7, #8]
 800b03c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b03e:	6a3b      	ldr	r3, [r7, #32]
 800b040:	fa93 f3a3 	rbit	r3, r3
 800b044:	61fb      	str	r3, [r7, #28]
  return result;
 800b046:	69fb      	ldr	r3, [r7, #28]
 800b048:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b04a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d101      	bne.n	800b054 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800b050:	2320      	movs	r3, #32
 800b052:	e003      	b.n	800b05c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800b054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b056:	fab3 f383 	clz	r3, r3
 800b05a:	b2db      	uxtb	r3, r3
 800b05c:	005b      	lsls	r3, r3, #1
 800b05e:	6879      	ldr	r1, [r7, #4]
 800b060:	fa01 f303 	lsl.w	r3, r1, r3
 800b064:	431a      	orrs	r2, r3
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	601a      	str	r2, [r3, #0]
}
 800b06a:	bf00      	nop
 800b06c:	372c      	adds	r7, #44	@ 0x2c
 800b06e:	46bd      	mov	sp, r7
 800b070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b074:	4770      	bx	lr

0800b076 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800b076:	b480      	push	{r7}
 800b078:	b085      	sub	sp, #20
 800b07a:	af00      	add	r7, sp, #0
 800b07c:	60f8      	str	r0, [r7, #12]
 800b07e:	60b9      	str	r1, [r7, #8]
 800b080:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	685a      	ldr	r2, [r3, #4]
 800b086:	68bb      	ldr	r3, [r7, #8]
 800b088:	43db      	mvns	r3, r3
 800b08a:	401a      	ands	r2, r3
 800b08c:	68bb      	ldr	r3, [r7, #8]
 800b08e:	6879      	ldr	r1, [r7, #4]
 800b090:	fb01 f303 	mul.w	r3, r1, r3
 800b094:	431a      	orrs	r2, r3
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	605a      	str	r2, [r3, #4]
}
 800b09a:	bf00      	nop
 800b09c:	3714      	adds	r7, #20
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a4:	4770      	bx	lr

0800b0a6 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800b0a6:	b480      	push	{r7}
 800b0a8:	b08b      	sub	sp, #44	@ 0x2c
 800b0aa:	af00      	add	r7, sp, #0
 800b0ac:	60f8      	str	r0, [r7, #12]
 800b0ae:	60b9      	str	r1, [r7, #8]
 800b0b0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	689a      	ldr	r2, [r3, #8]
 800b0b6:	68bb      	ldr	r3, [r7, #8]
 800b0b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b0ba:	697b      	ldr	r3, [r7, #20]
 800b0bc:	fa93 f3a3 	rbit	r3, r3
 800b0c0:	613b      	str	r3, [r7, #16]
  return result;
 800b0c2:	693b      	ldr	r3, [r7, #16]
 800b0c4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b0c6:	69bb      	ldr	r3, [r7, #24]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d101      	bne.n	800b0d0 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800b0cc:	2320      	movs	r3, #32
 800b0ce:	e003      	b.n	800b0d8 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800b0d0:	69bb      	ldr	r3, [r7, #24]
 800b0d2:	fab3 f383 	clz	r3, r3
 800b0d6:	b2db      	uxtb	r3, r3
 800b0d8:	005b      	lsls	r3, r3, #1
 800b0da:	2103      	movs	r1, #3
 800b0dc:	fa01 f303 	lsl.w	r3, r1, r3
 800b0e0:	43db      	mvns	r3, r3
 800b0e2:	401a      	ands	r2, r3
 800b0e4:	68bb      	ldr	r3, [r7, #8]
 800b0e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b0e8:	6a3b      	ldr	r3, [r7, #32]
 800b0ea:	fa93 f3a3 	rbit	r3, r3
 800b0ee:	61fb      	str	r3, [r7, #28]
  return result;
 800b0f0:	69fb      	ldr	r3, [r7, #28]
 800b0f2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b0f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d101      	bne.n	800b0fe <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800b0fa:	2320      	movs	r3, #32
 800b0fc:	e003      	b.n	800b106 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800b0fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b100:	fab3 f383 	clz	r3, r3
 800b104:	b2db      	uxtb	r3, r3
 800b106:	005b      	lsls	r3, r3, #1
 800b108:	6879      	ldr	r1, [r7, #4]
 800b10a:	fa01 f303 	lsl.w	r3, r1, r3
 800b10e:	431a      	orrs	r2, r3
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 800b114:	bf00      	nop
 800b116:	372c      	adds	r7, #44	@ 0x2c
 800b118:	46bd      	mov	sp, r7
 800b11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11e:	4770      	bx	lr

0800b120 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800b120:	b480      	push	{r7}
 800b122:	b08b      	sub	sp, #44	@ 0x2c
 800b124:	af00      	add	r7, sp, #0
 800b126:	60f8      	str	r0, [r7, #12]
 800b128:	60b9      	str	r1, [r7, #8]
 800b12a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	68da      	ldr	r2, [r3, #12]
 800b130:	68bb      	ldr	r3, [r7, #8]
 800b132:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b134:	697b      	ldr	r3, [r7, #20]
 800b136:	fa93 f3a3 	rbit	r3, r3
 800b13a:	613b      	str	r3, [r7, #16]
  return result;
 800b13c:	693b      	ldr	r3, [r7, #16]
 800b13e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b140:	69bb      	ldr	r3, [r7, #24]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d101      	bne.n	800b14a <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800b146:	2320      	movs	r3, #32
 800b148:	e003      	b.n	800b152 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800b14a:	69bb      	ldr	r3, [r7, #24]
 800b14c:	fab3 f383 	clz	r3, r3
 800b150:	b2db      	uxtb	r3, r3
 800b152:	005b      	lsls	r3, r3, #1
 800b154:	2103      	movs	r1, #3
 800b156:	fa01 f303 	lsl.w	r3, r1, r3
 800b15a:	43db      	mvns	r3, r3
 800b15c:	401a      	ands	r2, r3
 800b15e:	68bb      	ldr	r3, [r7, #8]
 800b160:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b162:	6a3b      	ldr	r3, [r7, #32]
 800b164:	fa93 f3a3 	rbit	r3, r3
 800b168:	61fb      	str	r3, [r7, #28]
  return result;
 800b16a:	69fb      	ldr	r3, [r7, #28]
 800b16c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b16e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b170:	2b00      	cmp	r3, #0
 800b172:	d101      	bne.n	800b178 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800b174:	2320      	movs	r3, #32
 800b176:	e003      	b.n	800b180 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800b178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b17a:	fab3 f383 	clz	r3, r3
 800b17e:	b2db      	uxtb	r3, r3
 800b180:	005b      	lsls	r3, r3, #1
 800b182:	6879      	ldr	r1, [r7, #4]
 800b184:	fa01 f303 	lsl.w	r3, r1, r3
 800b188:	431a      	orrs	r2, r3
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	60da      	str	r2, [r3, #12]
}
 800b18e:	bf00      	nop
 800b190:	372c      	adds	r7, #44	@ 0x2c
 800b192:	46bd      	mov	sp, r7
 800b194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b198:	4770      	bx	lr

0800b19a <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800b19a:	b480      	push	{r7}
 800b19c:	b08b      	sub	sp, #44	@ 0x2c
 800b19e:	af00      	add	r7, sp, #0
 800b1a0:	60f8      	str	r0, [r7, #12]
 800b1a2:	60b9      	str	r1, [r7, #8]
 800b1a4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	6a1a      	ldr	r2, [r3, #32]
 800b1aa:	68bb      	ldr	r3, [r7, #8]
 800b1ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b1ae:	697b      	ldr	r3, [r7, #20]
 800b1b0:	fa93 f3a3 	rbit	r3, r3
 800b1b4:	613b      	str	r3, [r7, #16]
  return result;
 800b1b6:	693b      	ldr	r3, [r7, #16]
 800b1b8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b1ba:	69bb      	ldr	r3, [r7, #24]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d101      	bne.n	800b1c4 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800b1c0:	2320      	movs	r3, #32
 800b1c2:	e003      	b.n	800b1cc <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800b1c4:	69bb      	ldr	r3, [r7, #24]
 800b1c6:	fab3 f383 	clz	r3, r3
 800b1ca:	b2db      	uxtb	r3, r3
 800b1cc:	009b      	lsls	r3, r3, #2
 800b1ce:	210f      	movs	r1, #15
 800b1d0:	fa01 f303 	lsl.w	r3, r1, r3
 800b1d4:	43db      	mvns	r3, r3
 800b1d6:	401a      	ands	r2, r3
 800b1d8:	68bb      	ldr	r3, [r7, #8]
 800b1da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b1dc:	6a3b      	ldr	r3, [r7, #32]
 800b1de:	fa93 f3a3 	rbit	r3, r3
 800b1e2:	61fb      	str	r3, [r7, #28]
  return result;
 800b1e4:	69fb      	ldr	r3, [r7, #28]
 800b1e6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b1e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d101      	bne.n	800b1f2 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800b1ee:	2320      	movs	r3, #32
 800b1f0:	e003      	b.n	800b1fa <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800b1f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1f4:	fab3 f383 	clz	r3, r3
 800b1f8:	b2db      	uxtb	r3, r3
 800b1fa:	009b      	lsls	r3, r3, #2
 800b1fc:	6879      	ldr	r1, [r7, #4]
 800b1fe:	fa01 f303 	lsl.w	r3, r1, r3
 800b202:	431a      	orrs	r2, r3
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 800b208:	bf00      	nop
 800b20a:	372c      	adds	r7, #44	@ 0x2c
 800b20c:	46bd      	mov	sp, r7
 800b20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b212:	4770      	bx	lr

0800b214 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800b214:	b480      	push	{r7}
 800b216:	b08b      	sub	sp, #44	@ 0x2c
 800b218:	af00      	add	r7, sp, #0
 800b21a:	60f8      	str	r0, [r7, #12]
 800b21c:	60b9      	str	r1, [r7, #8]
 800b21e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b224:	68bb      	ldr	r3, [r7, #8]
 800b226:	0a1b      	lsrs	r3, r3, #8
 800b228:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b22a:	697b      	ldr	r3, [r7, #20]
 800b22c:	fa93 f3a3 	rbit	r3, r3
 800b230:	613b      	str	r3, [r7, #16]
  return result;
 800b232:	693b      	ldr	r3, [r7, #16]
 800b234:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b236:	69bb      	ldr	r3, [r7, #24]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d101      	bne.n	800b240 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800b23c:	2320      	movs	r3, #32
 800b23e:	e003      	b.n	800b248 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800b240:	69bb      	ldr	r3, [r7, #24]
 800b242:	fab3 f383 	clz	r3, r3
 800b246:	b2db      	uxtb	r3, r3
 800b248:	009b      	lsls	r3, r3, #2
 800b24a:	210f      	movs	r1, #15
 800b24c:	fa01 f303 	lsl.w	r3, r1, r3
 800b250:	43db      	mvns	r3, r3
 800b252:	401a      	ands	r2, r3
 800b254:	68bb      	ldr	r3, [r7, #8]
 800b256:	0a1b      	lsrs	r3, r3, #8
 800b258:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b25a:	6a3b      	ldr	r3, [r7, #32]
 800b25c:	fa93 f3a3 	rbit	r3, r3
 800b260:	61fb      	str	r3, [r7, #28]
  return result;
 800b262:	69fb      	ldr	r3, [r7, #28]
 800b264:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d101      	bne.n	800b270 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800b26c:	2320      	movs	r3, #32
 800b26e:	e003      	b.n	800b278 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800b270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b272:	fab3 f383 	clz	r3, r3
 800b276:	b2db      	uxtb	r3, r3
 800b278:	009b      	lsls	r3, r3, #2
 800b27a:	6879      	ldr	r1, [r7, #4]
 800b27c:	fa01 f303 	lsl.w	r3, r1, r3
 800b280:	431a      	orrs	r2, r3
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 800b286:	bf00      	nop
 800b288:	372c      	adds	r7, #44	@ 0x2c
 800b28a:	46bd      	mov	sp, r7
 800b28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b290:	4770      	bx	lr

0800b292 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800b292:	b580      	push	{r7, lr}
 800b294:	b088      	sub	sp, #32
 800b296:	af00      	add	r7, sp, #0
 800b298:	6078      	str	r0, [r7, #4]
 800b29a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800b29c:	683b      	ldr	r3, [r7, #0]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b2a2:	693b      	ldr	r3, [r7, #16]
 800b2a4:	fa93 f3a3 	rbit	r3, r3
 800b2a8:	60fb      	str	r3, [r7, #12]
  return result;
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800b2ae:	697b      	ldr	r3, [r7, #20]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d101      	bne.n	800b2b8 <LL_GPIO_Init+0x26>
    return 32U;
 800b2b4:	2320      	movs	r3, #32
 800b2b6:	e003      	b.n	800b2c0 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800b2b8:	697b      	ldr	r3, [r7, #20]
 800b2ba:	fab3 f383 	clz	r3, r3
 800b2be:	b2db      	uxtb	r3, r3
 800b2c0:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800b2c2:	e048      	b.n	800b356 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	681a      	ldr	r2, [r3, #0]
 800b2c8:	2101      	movs	r1, #1
 800b2ca:	69fb      	ldr	r3, [r7, #28]
 800b2cc:	fa01 f303 	lsl.w	r3, r1, r3
 800b2d0:	4013      	ands	r3, r2
 800b2d2:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 800b2d4:	69bb      	ldr	r3, [r7, #24]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d03a      	beq.n	800b350 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800b2da:	683b      	ldr	r3, [r7, #0]
 800b2dc:	685b      	ldr	r3, [r3, #4]
 800b2de:	2b01      	cmp	r3, #1
 800b2e0:	d003      	beq.n	800b2ea <LL_GPIO_Init+0x58>
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	685b      	ldr	r3, [r3, #4]
 800b2e6:	2b02      	cmp	r3, #2
 800b2e8:	d10e      	bne.n	800b308 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800b2ea:	683b      	ldr	r3, [r7, #0]
 800b2ec:	689b      	ldr	r3, [r3, #8]
 800b2ee:	461a      	mov	r2, r3
 800b2f0:	69b9      	ldr	r1, [r7, #24]
 800b2f2:	6878      	ldr	r0, [r7, #4]
 800b2f4:	f7ff fed7 	bl	800b0a6 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	6819      	ldr	r1, [r3, #0]
 800b2fc:	683b      	ldr	r3, [r7, #0]
 800b2fe:	68db      	ldr	r3, [r3, #12]
 800b300:	461a      	mov	r2, r3
 800b302:	6878      	ldr	r0, [r7, #4]
 800b304:	f7ff feb7 	bl	800b076 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800b308:	683b      	ldr	r3, [r7, #0]
 800b30a:	691b      	ldr	r3, [r3, #16]
 800b30c:	461a      	mov	r2, r3
 800b30e:	69b9      	ldr	r1, [r7, #24]
 800b310:	6878      	ldr	r0, [r7, #4]
 800b312:	f7ff ff05 	bl	800b120 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800b316:	683b      	ldr	r3, [r7, #0]
 800b318:	685b      	ldr	r3, [r3, #4]
 800b31a:	2b02      	cmp	r3, #2
 800b31c:	d111      	bne.n	800b342 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800b31e:	69bb      	ldr	r3, [r7, #24]
 800b320:	2bff      	cmp	r3, #255	@ 0xff
 800b322:	d807      	bhi.n	800b334 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800b324:	683b      	ldr	r3, [r7, #0]
 800b326:	695b      	ldr	r3, [r3, #20]
 800b328:	461a      	mov	r2, r3
 800b32a:	69b9      	ldr	r1, [r7, #24]
 800b32c:	6878      	ldr	r0, [r7, #4]
 800b32e:	f7ff ff34 	bl	800b19a <LL_GPIO_SetAFPin_0_7>
 800b332:	e006      	b.n	800b342 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	695b      	ldr	r3, [r3, #20]
 800b338:	461a      	mov	r2, r3
 800b33a:	69b9      	ldr	r1, [r7, #24]
 800b33c:	6878      	ldr	r0, [r7, #4]
 800b33e:	f7ff ff69 	bl	800b214 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800b342:	683b      	ldr	r3, [r7, #0]
 800b344:	685b      	ldr	r3, [r3, #4]
 800b346:	461a      	mov	r2, r3
 800b348:	69b9      	ldr	r1, [r7, #24]
 800b34a:	6878      	ldr	r0, [r7, #4]
 800b34c:	f7ff fe56 	bl	800affc <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800b350:	69fb      	ldr	r3, [r7, #28]
 800b352:	3301      	adds	r3, #1
 800b354:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	681a      	ldr	r2, [r3, #0]
 800b35a:	69fb      	ldr	r3, [r7, #28]
 800b35c:	fa22 f303 	lsr.w	r3, r2, r3
 800b360:	2b00      	cmp	r3, #0
 800b362:	d1af      	bne.n	800b2c4 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 800b364:	2300      	movs	r3, #0
}
 800b366:	4618      	mov	r0, r3
 800b368:	3720      	adds	r7, #32
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd80      	pop	{r7, pc}

0800b36e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800b36e:	b480      	push	{r7}
 800b370:	b085      	sub	sp, #20
 800b372:	af00      	add	r7, sp, #0
 800b374:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800b376:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800b37a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b382:	b29a      	uxth	r2, r3
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	b29b      	uxth	r3, r3
 800b388:	43db      	mvns	r3, r3
 800b38a:	b29b      	uxth	r3, r3
 800b38c:	4013      	ands	r3, r2
 800b38e:	b29a      	uxth	r2, r3
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b396:	2300      	movs	r3, #0
}
 800b398:	4618      	mov	r0, r3
 800b39a:	3714      	adds	r7, #20
 800b39c:	46bd      	mov	sp, r7
 800b39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a2:	4770      	bx	lr

0800b3a4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800b3a4:	b480      	push	{r7}
 800b3a6:	b085      	sub	sp, #20
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	60f8      	str	r0, [r7, #12]
 800b3ac:	1d3b      	adds	r3, r7, #4
 800b3ae:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	2201      	movs	r2, #1
 800b3b6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	2200      	movs	r2, #0
 800b3be:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	2200      	movs	r2, #0
 800b3c6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	2200      	movs	r2, #0
 800b3ce:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800b3d2:	2300      	movs	r3, #0
}
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	3714      	adds	r7, #20
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3de:	4770      	bx	lr

0800b3e0 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b3e0:	b580      	push	{r7, lr}
 800b3e2:	b0ac      	sub	sp, #176	@ 0xb0
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	6078      	str	r0, [r7, #4]
 800b3e8:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	785b      	ldrb	r3, [r3, #1]
 800b3ee:	2b01      	cmp	r3, #1
 800b3f0:	f040 84ca 	bne.w	800bd88 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800b3f4:	683b      	ldr	r3, [r7, #0]
 800b3f6:	699a      	ldr	r2, [r3, #24]
 800b3f8:	683b      	ldr	r3, [r7, #0]
 800b3fa:	691b      	ldr	r3, [r3, #16]
 800b3fc:	429a      	cmp	r2, r3
 800b3fe:	d904      	bls.n	800b40a <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800b400:	683b      	ldr	r3, [r7, #0]
 800b402:	691b      	ldr	r3, [r3, #16]
 800b404:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b408:	e003      	b.n	800b412 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800b40a:	683b      	ldr	r3, [r7, #0]
 800b40c:	699b      	ldr	r3, [r3, #24]
 800b40e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800b412:	683b      	ldr	r3, [r7, #0]
 800b414:	7b1b      	ldrb	r3, [r3, #12]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d122      	bne.n	800b460 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b41a:	683b      	ldr	r3, [r7, #0]
 800b41c:	6959      	ldr	r1, [r3, #20]
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	88da      	ldrh	r2, [r3, #6]
 800b422:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b426:	b29b      	uxth	r3, r3
 800b428:	6878      	ldr	r0, [r7, #4]
 800b42a:	f000 fdac 	bl	800bf86 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	613b      	str	r3, [r7, #16]
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b438:	b29b      	uxth	r3, r3
 800b43a:	461a      	mov	r2, r3
 800b43c:	693b      	ldr	r3, [r7, #16]
 800b43e:	4413      	add	r3, r2
 800b440:	613b      	str	r3, [r7, #16]
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	781b      	ldrb	r3, [r3, #0]
 800b446:	00da      	lsls	r2, r3, #3
 800b448:	693b      	ldr	r3, [r7, #16]
 800b44a:	4413      	add	r3, r2
 800b44c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b450:	60fb      	str	r3, [r7, #12]
 800b452:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b456:	b29a      	uxth	r2, r3
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	801a      	strh	r2, [r3, #0]
 800b45c:	f000 bc6f 	b.w	800bd3e <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	78db      	ldrb	r3, [r3, #3]
 800b464:	2b02      	cmp	r3, #2
 800b466:	f040 831e 	bne.w	800baa6 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b46a:	683b      	ldr	r3, [r7, #0]
 800b46c:	6a1a      	ldr	r2, [r3, #32]
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	691b      	ldr	r3, [r3, #16]
 800b472:	429a      	cmp	r2, r3
 800b474:	f240 82cf 	bls.w	800ba16 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b478:	687a      	ldr	r2, [r7, #4]
 800b47a:	683b      	ldr	r3, [r7, #0]
 800b47c:	781b      	ldrb	r3, [r3, #0]
 800b47e:	009b      	lsls	r3, r3, #2
 800b480:	4413      	add	r3, r2
 800b482:	881b      	ldrh	r3, [r3, #0]
 800b484:	b29b      	uxth	r3, r3
 800b486:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b48a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b48e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800b492:	687a      	ldr	r2, [r7, #4]
 800b494:	683b      	ldr	r3, [r7, #0]
 800b496:	781b      	ldrb	r3, [r3, #0]
 800b498:	009b      	lsls	r3, r3, #2
 800b49a:	441a      	add	r2, r3
 800b49c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800b4a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b4a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b4a8:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b4ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b4b0:	b29b      	uxth	r3, r3
 800b4b2:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800b4b4:	683b      	ldr	r3, [r7, #0]
 800b4b6:	6a1a      	ldr	r2, [r3, #32]
 800b4b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b4bc:	1ad2      	subs	r2, r2, r3
 800b4be:	683b      	ldr	r3, [r7, #0]
 800b4c0:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b4c2:	687a      	ldr	r2, [r7, #4]
 800b4c4:	683b      	ldr	r3, [r7, #0]
 800b4c6:	781b      	ldrb	r3, [r3, #0]
 800b4c8:	009b      	lsls	r3, r3, #2
 800b4ca:	4413      	add	r3, r2
 800b4cc:	881b      	ldrh	r3, [r3, #0]
 800b4ce:	b29b      	uxth	r3, r3
 800b4d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	f000 814f 	beq.w	800b778 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	633b      	str	r3, [r7, #48]	@ 0x30
 800b4de:	683b      	ldr	r3, [r7, #0]
 800b4e0:	785b      	ldrb	r3, [r3, #1]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d16b      	bne.n	800b5be <USB_EPStartXfer+0x1de>
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b4f0:	b29b      	uxth	r3, r3
 800b4f2:	461a      	mov	r2, r3
 800b4f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4f6:	4413      	add	r3, r2
 800b4f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b4fa:	683b      	ldr	r3, [r7, #0]
 800b4fc:	781b      	ldrb	r3, [r3, #0]
 800b4fe:	00da      	lsls	r2, r3, #3
 800b500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b502:	4413      	add	r3, r2
 800b504:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b508:	627b      	str	r3, [r7, #36]	@ 0x24
 800b50a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b50c:	881b      	ldrh	r3, [r3, #0]
 800b50e:	b29b      	uxth	r3, r3
 800b510:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b514:	b29a      	uxth	r2, r3
 800b516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b518:	801a      	strh	r2, [r3, #0]
 800b51a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d10a      	bne.n	800b538 <USB_EPStartXfer+0x158>
 800b522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b524:	881b      	ldrh	r3, [r3, #0]
 800b526:	b29b      	uxth	r3, r3
 800b528:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b52c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b530:	b29a      	uxth	r2, r3
 800b532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b534:	801a      	strh	r2, [r3, #0]
 800b536:	e05b      	b.n	800b5f0 <USB_EPStartXfer+0x210>
 800b538:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b53c:	2b3e      	cmp	r3, #62	@ 0x3e
 800b53e:	d81c      	bhi.n	800b57a <USB_EPStartXfer+0x19a>
 800b540:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b544:	085b      	lsrs	r3, r3, #1
 800b546:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b54a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b54e:	f003 0301 	and.w	r3, r3, #1
 800b552:	2b00      	cmp	r3, #0
 800b554:	d004      	beq.n	800b560 <USB_EPStartXfer+0x180>
 800b556:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b55a:	3301      	adds	r3, #1
 800b55c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b562:	881b      	ldrh	r3, [r3, #0]
 800b564:	b29a      	uxth	r2, r3
 800b566:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b56a:	b29b      	uxth	r3, r3
 800b56c:	029b      	lsls	r3, r3, #10
 800b56e:	b29b      	uxth	r3, r3
 800b570:	4313      	orrs	r3, r2
 800b572:	b29a      	uxth	r2, r3
 800b574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b576:	801a      	strh	r2, [r3, #0]
 800b578:	e03a      	b.n	800b5f0 <USB_EPStartXfer+0x210>
 800b57a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b57e:	095b      	lsrs	r3, r3, #5
 800b580:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b584:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b588:	f003 031f 	and.w	r3, r3, #31
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d104      	bne.n	800b59a <USB_EPStartXfer+0x1ba>
 800b590:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b594:	3b01      	subs	r3, #1
 800b596:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b59a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b59c:	881b      	ldrh	r3, [r3, #0]
 800b59e:	b29a      	uxth	r2, r3
 800b5a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b5a4:	b29b      	uxth	r3, r3
 800b5a6:	029b      	lsls	r3, r3, #10
 800b5a8:	b29b      	uxth	r3, r3
 800b5aa:	4313      	orrs	r3, r2
 800b5ac:	b29b      	uxth	r3, r3
 800b5ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b5b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b5b6:	b29a      	uxth	r2, r3
 800b5b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5ba:	801a      	strh	r2, [r3, #0]
 800b5bc:	e018      	b.n	800b5f0 <USB_EPStartXfer+0x210>
 800b5be:	683b      	ldr	r3, [r7, #0]
 800b5c0:	785b      	ldrb	r3, [r3, #1]
 800b5c2:	2b01      	cmp	r3, #1
 800b5c4:	d114      	bne.n	800b5f0 <USB_EPStartXfer+0x210>
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b5cc:	b29b      	uxth	r3, r3
 800b5ce:	461a      	mov	r2, r3
 800b5d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5d2:	4413      	add	r3, r2
 800b5d4:	633b      	str	r3, [r7, #48]	@ 0x30
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	781b      	ldrb	r3, [r3, #0]
 800b5da:	00da      	lsls	r2, r3, #3
 800b5dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5de:	4413      	add	r3, r2
 800b5e0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b5e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b5e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5ea:	b29a      	uxth	r2, r3
 800b5ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5ee:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b5f0:	683b      	ldr	r3, [r7, #0]
 800b5f2:	895b      	ldrh	r3, [r3, #10]
 800b5f4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b5f8:	683b      	ldr	r3, [r7, #0]
 800b5fa:	6959      	ldr	r1, [r3, #20]
 800b5fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b600:	b29b      	uxth	r3, r3
 800b602:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b606:	6878      	ldr	r0, [r7, #4]
 800b608:	f000 fcbd 	bl	800bf86 <USB_WritePMA>
            ep->xfer_buff += len;
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	695a      	ldr	r2, [r3, #20]
 800b610:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b614:	441a      	add	r2, r3
 800b616:	683b      	ldr	r3, [r7, #0]
 800b618:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b61a:	683b      	ldr	r3, [r7, #0]
 800b61c:	6a1a      	ldr	r2, [r3, #32]
 800b61e:	683b      	ldr	r3, [r7, #0]
 800b620:	691b      	ldr	r3, [r3, #16]
 800b622:	429a      	cmp	r2, r3
 800b624:	d907      	bls.n	800b636 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800b626:	683b      	ldr	r3, [r7, #0]
 800b628:	6a1a      	ldr	r2, [r3, #32]
 800b62a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b62e:	1ad2      	subs	r2, r2, r3
 800b630:	683b      	ldr	r3, [r7, #0]
 800b632:	621a      	str	r2, [r3, #32]
 800b634:	e006      	b.n	800b644 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800b636:	683b      	ldr	r3, [r7, #0]
 800b638:	6a1b      	ldr	r3, [r3, #32]
 800b63a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800b63e:	683b      	ldr	r3, [r7, #0]
 800b640:	2200      	movs	r2, #0
 800b642:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b644:	683b      	ldr	r3, [r7, #0]
 800b646:	785b      	ldrb	r3, [r3, #1]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d16b      	bne.n	800b724 <USB_EPStartXfer+0x344>
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	61bb      	str	r3, [r7, #24]
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b656:	b29b      	uxth	r3, r3
 800b658:	461a      	mov	r2, r3
 800b65a:	69bb      	ldr	r3, [r7, #24]
 800b65c:	4413      	add	r3, r2
 800b65e:	61bb      	str	r3, [r7, #24]
 800b660:	683b      	ldr	r3, [r7, #0]
 800b662:	781b      	ldrb	r3, [r3, #0]
 800b664:	00da      	lsls	r2, r3, #3
 800b666:	69bb      	ldr	r3, [r7, #24]
 800b668:	4413      	add	r3, r2
 800b66a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b66e:	617b      	str	r3, [r7, #20]
 800b670:	697b      	ldr	r3, [r7, #20]
 800b672:	881b      	ldrh	r3, [r3, #0]
 800b674:	b29b      	uxth	r3, r3
 800b676:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b67a:	b29a      	uxth	r2, r3
 800b67c:	697b      	ldr	r3, [r7, #20]
 800b67e:	801a      	strh	r2, [r3, #0]
 800b680:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b684:	2b00      	cmp	r3, #0
 800b686:	d10a      	bne.n	800b69e <USB_EPStartXfer+0x2be>
 800b688:	697b      	ldr	r3, [r7, #20]
 800b68a:	881b      	ldrh	r3, [r3, #0]
 800b68c:	b29b      	uxth	r3, r3
 800b68e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b692:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b696:	b29a      	uxth	r2, r3
 800b698:	697b      	ldr	r3, [r7, #20]
 800b69a:	801a      	strh	r2, [r3, #0]
 800b69c:	e05d      	b.n	800b75a <USB_EPStartXfer+0x37a>
 800b69e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6a2:	2b3e      	cmp	r3, #62	@ 0x3e
 800b6a4:	d81c      	bhi.n	800b6e0 <USB_EPStartXfer+0x300>
 800b6a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6aa:	085b      	lsrs	r3, r3, #1
 800b6ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b6b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6b4:	f003 0301 	and.w	r3, r3, #1
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d004      	beq.n	800b6c6 <USB_EPStartXfer+0x2e6>
 800b6bc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b6c0:	3301      	adds	r3, #1
 800b6c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b6c6:	697b      	ldr	r3, [r7, #20]
 800b6c8:	881b      	ldrh	r3, [r3, #0]
 800b6ca:	b29a      	uxth	r2, r3
 800b6cc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b6d0:	b29b      	uxth	r3, r3
 800b6d2:	029b      	lsls	r3, r3, #10
 800b6d4:	b29b      	uxth	r3, r3
 800b6d6:	4313      	orrs	r3, r2
 800b6d8:	b29a      	uxth	r2, r3
 800b6da:	697b      	ldr	r3, [r7, #20]
 800b6dc:	801a      	strh	r2, [r3, #0]
 800b6de:	e03c      	b.n	800b75a <USB_EPStartXfer+0x37a>
 800b6e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6e4:	095b      	lsrs	r3, r3, #5
 800b6e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b6ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6ee:	f003 031f 	and.w	r3, r3, #31
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d104      	bne.n	800b700 <USB_EPStartXfer+0x320>
 800b6f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b6fa:	3b01      	subs	r3, #1
 800b6fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b700:	697b      	ldr	r3, [r7, #20]
 800b702:	881b      	ldrh	r3, [r3, #0]
 800b704:	b29a      	uxth	r2, r3
 800b706:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b70a:	b29b      	uxth	r3, r3
 800b70c:	029b      	lsls	r3, r3, #10
 800b70e:	b29b      	uxth	r3, r3
 800b710:	4313      	orrs	r3, r2
 800b712:	b29b      	uxth	r3, r3
 800b714:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b718:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b71c:	b29a      	uxth	r2, r3
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	801a      	strh	r2, [r3, #0]
 800b722:	e01a      	b.n	800b75a <USB_EPStartXfer+0x37a>
 800b724:	683b      	ldr	r3, [r7, #0]
 800b726:	785b      	ldrb	r3, [r3, #1]
 800b728:	2b01      	cmp	r3, #1
 800b72a:	d116      	bne.n	800b75a <USB_EPStartXfer+0x37a>
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	623b      	str	r3, [r7, #32]
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b736:	b29b      	uxth	r3, r3
 800b738:	461a      	mov	r2, r3
 800b73a:	6a3b      	ldr	r3, [r7, #32]
 800b73c:	4413      	add	r3, r2
 800b73e:	623b      	str	r3, [r7, #32]
 800b740:	683b      	ldr	r3, [r7, #0]
 800b742:	781b      	ldrb	r3, [r3, #0]
 800b744:	00da      	lsls	r2, r3, #3
 800b746:	6a3b      	ldr	r3, [r7, #32]
 800b748:	4413      	add	r3, r2
 800b74a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b74e:	61fb      	str	r3, [r7, #28]
 800b750:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b754:	b29a      	uxth	r2, r3
 800b756:	69fb      	ldr	r3, [r7, #28]
 800b758:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b75a:	683b      	ldr	r3, [r7, #0]
 800b75c:	891b      	ldrh	r3, [r3, #8]
 800b75e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b762:	683b      	ldr	r3, [r7, #0]
 800b764:	6959      	ldr	r1, [r3, #20]
 800b766:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b76a:	b29b      	uxth	r3, r3
 800b76c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b770:	6878      	ldr	r0, [r7, #4]
 800b772:	f000 fc08 	bl	800bf86 <USB_WritePMA>
 800b776:	e2e2      	b.n	800bd3e <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b778:	683b      	ldr	r3, [r7, #0]
 800b77a:	785b      	ldrb	r3, [r3, #1]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d16b      	bne.n	800b858 <USB_EPStartXfer+0x478>
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b78a:	b29b      	uxth	r3, r3
 800b78c:	461a      	mov	r2, r3
 800b78e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b790:	4413      	add	r3, r2
 800b792:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b794:	683b      	ldr	r3, [r7, #0]
 800b796:	781b      	ldrb	r3, [r3, #0]
 800b798:	00da      	lsls	r2, r3, #3
 800b79a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b79c:	4413      	add	r3, r2
 800b79e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b7a2:	647b      	str	r3, [r7, #68]	@ 0x44
 800b7a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7a6:	881b      	ldrh	r3, [r3, #0]
 800b7a8:	b29b      	uxth	r3, r3
 800b7aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b7ae:	b29a      	uxth	r2, r3
 800b7b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7b2:	801a      	strh	r2, [r3, #0]
 800b7b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d10a      	bne.n	800b7d2 <USB_EPStartXfer+0x3f2>
 800b7bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7be:	881b      	ldrh	r3, [r3, #0]
 800b7c0:	b29b      	uxth	r3, r3
 800b7c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b7c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b7ca:	b29a      	uxth	r2, r3
 800b7cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7ce:	801a      	strh	r2, [r3, #0]
 800b7d0:	e05d      	b.n	800b88e <USB_EPStartXfer+0x4ae>
 800b7d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7d6:	2b3e      	cmp	r3, #62	@ 0x3e
 800b7d8:	d81c      	bhi.n	800b814 <USB_EPStartXfer+0x434>
 800b7da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7de:	085b      	lsrs	r3, r3, #1
 800b7e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b7e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7e8:	f003 0301 	and.w	r3, r3, #1
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d004      	beq.n	800b7fa <USB_EPStartXfer+0x41a>
 800b7f0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b7f4:	3301      	adds	r3, #1
 800b7f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b7fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7fc:	881b      	ldrh	r3, [r3, #0]
 800b7fe:	b29a      	uxth	r2, r3
 800b800:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b804:	b29b      	uxth	r3, r3
 800b806:	029b      	lsls	r3, r3, #10
 800b808:	b29b      	uxth	r3, r3
 800b80a:	4313      	orrs	r3, r2
 800b80c:	b29a      	uxth	r2, r3
 800b80e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b810:	801a      	strh	r2, [r3, #0]
 800b812:	e03c      	b.n	800b88e <USB_EPStartXfer+0x4ae>
 800b814:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b818:	095b      	lsrs	r3, r3, #5
 800b81a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b81e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b822:	f003 031f 	and.w	r3, r3, #31
 800b826:	2b00      	cmp	r3, #0
 800b828:	d104      	bne.n	800b834 <USB_EPStartXfer+0x454>
 800b82a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b82e:	3b01      	subs	r3, #1
 800b830:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b834:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b836:	881b      	ldrh	r3, [r3, #0]
 800b838:	b29a      	uxth	r2, r3
 800b83a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b83e:	b29b      	uxth	r3, r3
 800b840:	029b      	lsls	r3, r3, #10
 800b842:	b29b      	uxth	r3, r3
 800b844:	4313      	orrs	r3, r2
 800b846:	b29b      	uxth	r3, r3
 800b848:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b84c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b850:	b29a      	uxth	r2, r3
 800b852:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b854:	801a      	strh	r2, [r3, #0]
 800b856:	e01a      	b.n	800b88e <USB_EPStartXfer+0x4ae>
 800b858:	683b      	ldr	r3, [r7, #0]
 800b85a:	785b      	ldrb	r3, [r3, #1]
 800b85c:	2b01      	cmp	r3, #1
 800b85e:	d116      	bne.n	800b88e <USB_EPStartXfer+0x4ae>
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	653b      	str	r3, [r7, #80]	@ 0x50
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b86a:	b29b      	uxth	r3, r3
 800b86c:	461a      	mov	r2, r3
 800b86e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b870:	4413      	add	r3, r2
 800b872:	653b      	str	r3, [r7, #80]	@ 0x50
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	781b      	ldrb	r3, [r3, #0]
 800b878:	00da      	lsls	r2, r3, #3
 800b87a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b87c:	4413      	add	r3, r2
 800b87e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b882:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b884:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b888:	b29a      	uxth	r2, r3
 800b88a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b88c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	891b      	ldrh	r3, [r3, #8]
 800b892:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	6959      	ldr	r1, [r3, #20]
 800b89a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b89e:	b29b      	uxth	r3, r3
 800b8a0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b8a4:	6878      	ldr	r0, [r7, #4]
 800b8a6:	f000 fb6e 	bl	800bf86 <USB_WritePMA>
            ep->xfer_buff += len;
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	695a      	ldr	r2, [r3, #20]
 800b8ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8b2:	441a      	add	r2, r3
 800b8b4:	683b      	ldr	r3, [r7, #0]
 800b8b6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	6a1a      	ldr	r2, [r3, #32]
 800b8bc:	683b      	ldr	r3, [r7, #0]
 800b8be:	691b      	ldr	r3, [r3, #16]
 800b8c0:	429a      	cmp	r2, r3
 800b8c2:	d907      	bls.n	800b8d4 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	6a1a      	ldr	r2, [r3, #32]
 800b8c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8cc:	1ad2      	subs	r2, r2, r3
 800b8ce:	683b      	ldr	r3, [r7, #0]
 800b8d0:	621a      	str	r2, [r3, #32]
 800b8d2:	e006      	b.n	800b8e2 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800b8d4:	683b      	ldr	r3, [r7, #0]
 800b8d6:	6a1b      	ldr	r3, [r3, #32]
 800b8d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800b8dc:	683b      	ldr	r3, [r7, #0]
 800b8de:	2200      	movs	r2, #0
 800b8e0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	643b      	str	r3, [r7, #64]	@ 0x40
 800b8e6:	683b      	ldr	r3, [r7, #0]
 800b8e8:	785b      	ldrb	r3, [r3, #1]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d16b      	bne.n	800b9c6 <USB_EPStartXfer+0x5e6>
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b8f8:	b29b      	uxth	r3, r3
 800b8fa:	461a      	mov	r2, r3
 800b8fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8fe:	4413      	add	r3, r2
 800b900:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b902:	683b      	ldr	r3, [r7, #0]
 800b904:	781b      	ldrb	r3, [r3, #0]
 800b906:	00da      	lsls	r2, r3, #3
 800b908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b90a:	4413      	add	r3, r2
 800b90c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b910:	637b      	str	r3, [r7, #52]	@ 0x34
 800b912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b914:	881b      	ldrh	r3, [r3, #0]
 800b916:	b29b      	uxth	r3, r3
 800b918:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b91c:	b29a      	uxth	r2, r3
 800b91e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b920:	801a      	strh	r2, [r3, #0]
 800b922:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b926:	2b00      	cmp	r3, #0
 800b928:	d10a      	bne.n	800b940 <USB_EPStartXfer+0x560>
 800b92a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b92c:	881b      	ldrh	r3, [r3, #0]
 800b92e:	b29b      	uxth	r3, r3
 800b930:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b934:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b938:	b29a      	uxth	r2, r3
 800b93a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b93c:	801a      	strh	r2, [r3, #0]
 800b93e:	e05b      	b.n	800b9f8 <USB_EPStartXfer+0x618>
 800b940:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b944:	2b3e      	cmp	r3, #62	@ 0x3e
 800b946:	d81c      	bhi.n	800b982 <USB_EPStartXfer+0x5a2>
 800b948:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b94c:	085b      	lsrs	r3, r3, #1
 800b94e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b952:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b956:	f003 0301 	and.w	r3, r3, #1
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d004      	beq.n	800b968 <USB_EPStartXfer+0x588>
 800b95e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b962:	3301      	adds	r3, #1
 800b964:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b96a:	881b      	ldrh	r3, [r3, #0]
 800b96c:	b29a      	uxth	r2, r3
 800b96e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b972:	b29b      	uxth	r3, r3
 800b974:	029b      	lsls	r3, r3, #10
 800b976:	b29b      	uxth	r3, r3
 800b978:	4313      	orrs	r3, r2
 800b97a:	b29a      	uxth	r2, r3
 800b97c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b97e:	801a      	strh	r2, [r3, #0]
 800b980:	e03a      	b.n	800b9f8 <USB_EPStartXfer+0x618>
 800b982:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b986:	095b      	lsrs	r3, r3, #5
 800b988:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b98c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b990:	f003 031f 	and.w	r3, r3, #31
 800b994:	2b00      	cmp	r3, #0
 800b996:	d104      	bne.n	800b9a2 <USB_EPStartXfer+0x5c2>
 800b998:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b99c:	3b01      	subs	r3, #1
 800b99e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b9a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9a4:	881b      	ldrh	r3, [r3, #0]
 800b9a6:	b29a      	uxth	r2, r3
 800b9a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b9ac:	b29b      	uxth	r3, r3
 800b9ae:	029b      	lsls	r3, r3, #10
 800b9b0:	b29b      	uxth	r3, r3
 800b9b2:	4313      	orrs	r3, r2
 800b9b4:	b29b      	uxth	r3, r3
 800b9b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b9ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b9be:	b29a      	uxth	r2, r3
 800b9c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9c2:	801a      	strh	r2, [r3, #0]
 800b9c4:	e018      	b.n	800b9f8 <USB_EPStartXfer+0x618>
 800b9c6:	683b      	ldr	r3, [r7, #0]
 800b9c8:	785b      	ldrb	r3, [r3, #1]
 800b9ca:	2b01      	cmp	r3, #1
 800b9cc:	d114      	bne.n	800b9f8 <USB_EPStartXfer+0x618>
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b9d4:	b29b      	uxth	r3, r3
 800b9d6:	461a      	mov	r2, r3
 800b9d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9da:	4413      	add	r3, r2
 800b9dc:	643b      	str	r3, [r7, #64]	@ 0x40
 800b9de:	683b      	ldr	r3, [r7, #0]
 800b9e0:	781b      	ldrb	r3, [r3, #0]
 800b9e2:	00da      	lsls	r2, r3, #3
 800b9e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9e6:	4413      	add	r3, r2
 800b9e8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b9ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b9ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9f2:	b29a      	uxth	r2, r3
 800b9f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9f6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b9f8:	683b      	ldr	r3, [r7, #0]
 800b9fa:	895b      	ldrh	r3, [r3, #10]
 800b9fc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	6959      	ldr	r1, [r3, #20]
 800ba04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba08:	b29b      	uxth	r3, r3
 800ba0a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ba0e:	6878      	ldr	r0, [r7, #4]
 800ba10:	f000 fab9 	bl	800bf86 <USB_WritePMA>
 800ba14:	e193      	b.n	800bd3e <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800ba16:	683b      	ldr	r3, [r7, #0]
 800ba18:	6a1b      	ldr	r3, [r3, #32]
 800ba1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800ba1e:	687a      	ldr	r2, [r7, #4]
 800ba20:	683b      	ldr	r3, [r7, #0]
 800ba22:	781b      	ldrb	r3, [r3, #0]
 800ba24:	009b      	lsls	r3, r3, #2
 800ba26:	4413      	add	r3, r2
 800ba28:	881b      	ldrh	r3, [r3, #0]
 800ba2a:	b29b      	uxth	r3, r3
 800ba2c:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800ba30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba34:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800ba38:	687a      	ldr	r2, [r7, #4]
 800ba3a:	683b      	ldr	r3, [r7, #0]
 800ba3c:	781b      	ldrb	r3, [r3, #0]
 800ba3e:	009b      	lsls	r3, r3, #2
 800ba40:	441a      	add	r2, r3
 800ba42:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800ba46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ba4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ba4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ba52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba56:	b29b      	uxth	r3, r3
 800ba58:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ba64:	b29b      	uxth	r3, r3
 800ba66:	461a      	mov	r2, r3
 800ba68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ba6a:	4413      	add	r3, r2
 800ba6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ba6e:	683b      	ldr	r3, [r7, #0]
 800ba70:	781b      	ldrb	r3, [r3, #0]
 800ba72:	00da      	lsls	r2, r3, #3
 800ba74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ba76:	4413      	add	r3, r2
 800ba78:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ba7c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ba7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba82:	b29a      	uxth	r2, r3
 800ba84:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ba86:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800ba88:	683b      	ldr	r3, [r7, #0]
 800ba8a:	891b      	ldrh	r3, [r3, #8]
 800ba8c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ba90:	683b      	ldr	r3, [r7, #0]
 800ba92:	6959      	ldr	r1, [r3, #20]
 800ba94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba98:	b29b      	uxth	r3, r3
 800ba9a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ba9e:	6878      	ldr	r0, [r7, #4]
 800baa0:	f000 fa71 	bl	800bf86 <USB_WritePMA>
 800baa4:	e14b      	b.n	800bd3e <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800baa6:	683b      	ldr	r3, [r7, #0]
 800baa8:	6a1a      	ldr	r2, [r3, #32]
 800baaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800baae:	1ad2      	subs	r2, r2, r3
 800bab0:	683b      	ldr	r3, [r7, #0]
 800bab2:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800bab4:	687a      	ldr	r2, [r7, #4]
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	781b      	ldrb	r3, [r3, #0]
 800baba:	009b      	lsls	r3, r3, #2
 800babc:	4413      	add	r3, r2
 800babe:	881b      	ldrh	r3, [r3, #0]
 800bac0:	b29b      	uxth	r3, r3
 800bac2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	f000 809a 	beq.w	800bc00 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	673b      	str	r3, [r7, #112]	@ 0x70
 800bad0:	683b      	ldr	r3, [r7, #0]
 800bad2:	785b      	ldrb	r3, [r3, #1]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d16b      	bne.n	800bbb0 <USB_EPStartXfer+0x7d0>
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	66bb      	str	r3, [r7, #104]	@ 0x68
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bae2:	b29b      	uxth	r3, r3
 800bae4:	461a      	mov	r2, r3
 800bae6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bae8:	4413      	add	r3, r2
 800baea:	66bb      	str	r3, [r7, #104]	@ 0x68
 800baec:	683b      	ldr	r3, [r7, #0]
 800baee:	781b      	ldrb	r3, [r3, #0]
 800baf0:	00da      	lsls	r2, r3, #3
 800baf2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800baf4:	4413      	add	r3, r2
 800baf6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bafa:	667b      	str	r3, [r7, #100]	@ 0x64
 800bafc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bafe:	881b      	ldrh	r3, [r3, #0]
 800bb00:	b29b      	uxth	r3, r3
 800bb02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bb06:	b29a      	uxth	r2, r3
 800bb08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb0a:	801a      	strh	r2, [r3, #0]
 800bb0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d10a      	bne.n	800bb2a <USB_EPStartXfer+0x74a>
 800bb14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb16:	881b      	ldrh	r3, [r3, #0]
 800bb18:	b29b      	uxth	r3, r3
 800bb1a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb1e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bb22:	b29a      	uxth	r2, r3
 800bb24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb26:	801a      	strh	r2, [r3, #0]
 800bb28:	e05b      	b.n	800bbe2 <USB_EPStartXfer+0x802>
 800bb2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb2e:	2b3e      	cmp	r3, #62	@ 0x3e
 800bb30:	d81c      	bhi.n	800bb6c <USB_EPStartXfer+0x78c>
 800bb32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb36:	085b      	lsrs	r3, r3, #1
 800bb38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bb3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb40:	f003 0301 	and.w	r3, r3, #1
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d004      	beq.n	800bb52 <USB_EPStartXfer+0x772>
 800bb48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bb4c:	3301      	adds	r3, #1
 800bb4e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bb52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb54:	881b      	ldrh	r3, [r3, #0]
 800bb56:	b29a      	uxth	r2, r3
 800bb58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bb5c:	b29b      	uxth	r3, r3
 800bb5e:	029b      	lsls	r3, r3, #10
 800bb60:	b29b      	uxth	r3, r3
 800bb62:	4313      	orrs	r3, r2
 800bb64:	b29a      	uxth	r2, r3
 800bb66:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb68:	801a      	strh	r2, [r3, #0]
 800bb6a:	e03a      	b.n	800bbe2 <USB_EPStartXfer+0x802>
 800bb6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb70:	095b      	lsrs	r3, r3, #5
 800bb72:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bb76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb7a:	f003 031f 	and.w	r3, r3, #31
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d104      	bne.n	800bb8c <USB_EPStartXfer+0x7ac>
 800bb82:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bb86:	3b01      	subs	r3, #1
 800bb88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bb8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb8e:	881b      	ldrh	r3, [r3, #0]
 800bb90:	b29a      	uxth	r2, r3
 800bb92:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bb96:	b29b      	uxth	r3, r3
 800bb98:	029b      	lsls	r3, r3, #10
 800bb9a:	b29b      	uxth	r3, r3
 800bb9c:	4313      	orrs	r3, r2
 800bb9e:	b29b      	uxth	r3, r3
 800bba0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bba4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bba8:	b29a      	uxth	r2, r3
 800bbaa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bbac:	801a      	strh	r2, [r3, #0]
 800bbae:	e018      	b.n	800bbe2 <USB_EPStartXfer+0x802>
 800bbb0:	683b      	ldr	r3, [r7, #0]
 800bbb2:	785b      	ldrb	r3, [r3, #1]
 800bbb4:	2b01      	cmp	r3, #1
 800bbb6:	d114      	bne.n	800bbe2 <USB_EPStartXfer+0x802>
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bbbe:	b29b      	uxth	r3, r3
 800bbc0:	461a      	mov	r2, r3
 800bbc2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bbc4:	4413      	add	r3, r2
 800bbc6:	673b      	str	r3, [r7, #112]	@ 0x70
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	781b      	ldrb	r3, [r3, #0]
 800bbcc:	00da      	lsls	r2, r3, #3
 800bbce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bbd0:	4413      	add	r3, r2
 800bbd2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bbd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800bbd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbdc:	b29a      	uxth	r2, r3
 800bbde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bbe0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800bbe2:	683b      	ldr	r3, [r7, #0]
 800bbe4:	895b      	ldrh	r3, [r3, #10]
 800bbe6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bbea:	683b      	ldr	r3, [r7, #0]
 800bbec:	6959      	ldr	r1, [r3, #20]
 800bbee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbf2:	b29b      	uxth	r3, r3
 800bbf4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bbf8:	6878      	ldr	r0, [r7, #4]
 800bbfa:	f000 f9c4 	bl	800bf86 <USB_WritePMA>
 800bbfe:	e09e      	b.n	800bd3e <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bc00:	683b      	ldr	r3, [r7, #0]
 800bc02:	785b      	ldrb	r3, [r3, #1]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d16b      	bne.n	800bce0 <USB_EPStartXfer+0x900>
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bc12:	b29b      	uxth	r3, r3
 800bc14:	461a      	mov	r2, r3
 800bc16:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bc18:	4413      	add	r3, r2
 800bc1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bc1c:	683b      	ldr	r3, [r7, #0]
 800bc1e:	781b      	ldrb	r3, [r3, #0]
 800bc20:	00da      	lsls	r2, r3, #3
 800bc22:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bc24:	4413      	add	r3, r2
 800bc26:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bc2a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bc2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc2e:	881b      	ldrh	r3, [r3, #0]
 800bc30:	b29b      	uxth	r3, r3
 800bc32:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bc36:	b29a      	uxth	r2, r3
 800bc38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc3a:	801a      	strh	r2, [r3, #0]
 800bc3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d10a      	bne.n	800bc5a <USB_EPStartXfer+0x87a>
 800bc44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc46:	881b      	ldrh	r3, [r3, #0]
 800bc48:	b29b      	uxth	r3, r3
 800bc4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bc4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bc52:	b29a      	uxth	r2, r3
 800bc54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc56:	801a      	strh	r2, [r3, #0]
 800bc58:	e063      	b.n	800bd22 <USB_EPStartXfer+0x942>
 800bc5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc5e:	2b3e      	cmp	r3, #62	@ 0x3e
 800bc60:	d81c      	bhi.n	800bc9c <USB_EPStartXfer+0x8bc>
 800bc62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc66:	085b      	lsrs	r3, r3, #1
 800bc68:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bc6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc70:	f003 0301 	and.w	r3, r3, #1
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d004      	beq.n	800bc82 <USB_EPStartXfer+0x8a2>
 800bc78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc7c:	3301      	adds	r3, #1
 800bc7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bc82:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc84:	881b      	ldrh	r3, [r3, #0]
 800bc86:	b29a      	uxth	r2, r3
 800bc88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc8c:	b29b      	uxth	r3, r3
 800bc8e:	029b      	lsls	r3, r3, #10
 800bc90:	b29b      	uxth	r3, r3
 800bc92:	4313      	orrs	r3, r2
 800bc94:	b29a      	uxth	r2, r3
 800bc96:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc98:	801a      	strh	r2, [r3, #0]
 800bc9a:	e042      	b.n	800bd22 <USB_EPStartXfer+0x942>
 800bc9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bca0:	095b      	lsrs	r3, r3, #5
 800bca2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bca6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bcaa:	f003 031f 	and.w	r3, r3, #31
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d104      	bne.n	800bcbc <USB_EPStartXfer+0x8dc>
 800bcb2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bcb6:	3b01      	subs	r3, #1
 800bcb8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bcbc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bcbe:	881b      	ldrh	r3, [r3, #0]
 800bcc0:	b29a      	uxth	r2, r3
 800bcc2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bcc6:	b29b      	uxth	r3, r3
 800bcc8:	029b      	lsls	r3, r3, #10
 800bcca:	b29b      	uxth	r3, r3
 800bccc:	4313      	orrs	r3, r2
 800bcce:	b29b      	uxth	r3, r3
 800bcd0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bcd4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bcd8:	b29a      	uxth	r2, r3
 800bcda:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bcdc:	801a      	strh	r2, [r3, #0]
 800bcde:	e020      	b.n	800bd22 <USB_EPStartXfer+0x942>
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	785b      	ldrb	r3, [r3, #1]
 800bce4:	2b01      	cmp	r3, #1
 800bce6:	d11c      	bne.n	800bd22 <USB_EPStartXfer+0x942>
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bcf4:	b29b      	uxth	r3, r3
 800bcf6:	461a      	mov	r2, r3
 800bcf8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bcfc:	4413      	add	r3, r2
 800bcfe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bd02:	683b      	ldr	r3, [r7, #0]
 800bd04:	781b      	ldrb	r3, [r3, #0]
 800bd06:	00da      	lsls	r2, r3, #3
 800bd08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bd0c:	4413      	add	r3, r2
 800bd0e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bd12:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bd16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd1a:	b29a      	uxth	r2, r3
 800bd1c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bd20:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	891b      	ldrh	r3, [r3, #8]
 800bd26:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bd2a:	683b      	ldr	r3, [r7, #0]
 800bd2c:	6959      	ldr	r1, [r3, #20]
 800bd2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd32:	b29b      	uxth	r3, r3
 800bd34:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bd38:	6878      	ldr	r0, [r7, #4]
 800bd3a:	f000 f924 	bl	800bf86 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800bd3e:	687a      	ldr	r2, [r7, #4]
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	781b      	ldrb	r3, [r3, #0]
 800bd44:	009b      	lsls	r3, r3, #2
 800bd46:	4413      	add	r3, r2
 800bd48:	881b      	ldrh	r3, [r3, #0]
 800bd4a:	b29b      	uxth	r3, r3
 800bd4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bd50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bd54:	817b      	strh	r3, [r7, #10]
 800bd56:	897b      	ldrh	r3, [r7, #10]
 800bd58:	f083 0310 	eor.w	r3, r3, #16
 800bd5c:	817b      	strh	r3, [r7, #10]
 800bd5e:	897b      	ldrh	r3, [r7, #10]
 800bd60:	f083 0320 	eor.w	r3, r3, #32
 800bd64:	817b      	strh	r3, [r7, #10]
 800bd66:	687a      	ldr	r2, [r7, #4]
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	781b      	ldrb	r3, [r3, #0]
 800bd6c:	009b      	lsls	r3, r3, #2
 800bd6e:	441a      	add	r2, r3
 800bd70:	897b      	ldrh	r3, [r7, #10]
 800bd72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bd76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bd7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bd7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd82:	b29b      	uxth	r3, r3
 800bd84:	8013      	strh	r3, [r2, #0]
 800bd86:	e0d5      	b.n	800bf34 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800bd88:	683b      	ldr	r3, [r7, #0]
 800bd8a:	7b1b      	ldrb	r3, [r3, #12]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d156      	bne.n	800be3e <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800bd90:	683b      	ldr	r3, [r7, #0]
 800bd92:	699b      	ldr	r3, [r3, #24]
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d122      	bne.n	800bdde <USB_EPStartXfer+0x9fe>
 800bd98:	683b      	ldr	r3, [r7, #0]
 800bd9a:	78db      	ldrb	r3, [r3, #3]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d11e      	bne.n	800bdde <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800bda0:	687a      	ldr	r2, [r7, #4]
 800bda2:	683b      	ldr	r3, [r7, #0]
 800bda4:	781b      	ldrb	r3, [r3, #0]
 800bda6:	009b      	lsls	r3, r3, #2
 800bda8:	4413      	add	r3, r2
 800bdaa:	881b      	ldrh	r3, [r3, #0]
 800bdac:	b29b      	uxth	r3, r3
 800bdae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bdb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bdb6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800bdba:	687a      	ldr	r2, [r7, #4]
 800bdbc:	683b      	ldr	r3, [r7, #0]
 800bdbe:	781b      	ldrb	r3, [r3, #0]
 800bdc0:	009b      	lsls	r3, r3, #2
 800bdc2:	441a      	add	r2, r3
 800bdc4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800bdc8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bdcc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bdd0:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800bdd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bdd8:	b29b      	uxth	r3, r3
 800bdda:	8013      	strh	r3, [r2, #0]
 800bddc:	e01d      	b.n	800be1a <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800bdde:	687a      	ldr	r2, [r7, #4]
 800bde0:	683b      	ldr	r3, [r7, #0]
 800bde2:	781b      	ldrb	r3, [r3, #0]
 800bde4:	009b      	lsls	r3, r3, #2
 800bde6:	4413      	add	r3, r2
 800bde8:	881b      	ldrh	r3, [r3, #0]
 800bdea:	b29b      	uxth	r3, r3
 800bdec:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800bdf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bdf4:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800bdf8:	687a      	ldr	r2, [r7, #4]
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	781b      	ldrb	r3, [r3, #0]
 800bdfe:	009b      	lsls	r3, r3, #2
 800be00:	441a      	add	r2, r3
 800be02:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800be06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800be0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800be0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800be12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be16:	b29b      	uxth	r3, r3
 800be18:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800be1a:	683b      	ldr	r3, [r7, #0]
 800be1c:	699a      	ldr	r2, [r3, #24]
 800be1e:	683b      	ldr	r3, [r7, #0]
 800be20:	691b      	ldr	r3, [r3, #16]
 800be22:	429a      	cmp	r2, r3
 800be24:	d907      	bls.n	800be36 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800be26:	683b      	ldr	r3, [r7, #0]
 800be28:	699a      	ldr	r2, [r3, #24]
 800be2a:	683b      	ldr	r3, [r7, #0]
 800be2c:	691b      	ldr	r3, [r3, #16]
 800be2e:	1ad2      	subs	r2, r2, r3
 800be30:	683b      	ldr	r3, [r7, #0]
 800be32:	619a      	str	r2, [r3, #24]
 800be34:	e054      	b.n	800bee0 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	2200      	movs	r2, #0
 800be3a:	619a      	str	r2, [r3, #24]
 800be3c:	e050      	b.n	800bee0 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800be3e:	683b      	ldr	r3, [r7, #0]
 800be40:	78db      	ldrb	r3, [r3, #3]
 800be42:	2b02      	cmp	r3, #2
 800be44:	d142      	bne.n	800becc <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800be46:	683b      	ldr	r3, [r7, #0]
 800be48:	69db      	ldr	r3, [r3, #28]
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d048      	beq.n	800bee0 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800be4e:	687a      	ldr	r2, [r7, #4]
 800be50:	683b      	ldr	r3, [r7, #0]
 800be52:	781b      	ldrb	r3, [r3, #0]
 800be54:	009b      	lsls	r3, r3, #2
 800be56:	4413      	add	r3, r2
 800be58:	881b      	ldrh	r3, [r3, #0]
 800be5a:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800be5e:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800be62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800be66:	2b00      	cmp	r3, #0
 800be68:	d005      	beq.n	800be76 <USB_EPStartXfer+0xa96>
 800be6a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800be6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be72:	2b00      	cmp	r3, #0
 800be74:	d10b      	bne.n	800be8e <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800be76:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800be7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d12e      	bne.n	800bee0 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800be82:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800be86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d128      	bne.n	800bee0 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800be8e:	687a      	ldr	r2, [r7, #4]
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	781b      	ldrb	r3, [r3, #0]
 800be94:	009b      	lsls	r3, r3, #2
 800be96:	4413      	add	r3, r2
 800be98:	881b      	ldrh	r3, [r3, #0]
 800be9a:	b29b      	uxth	r3, r3
 800be9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bea0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bea4:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800bea8:	687a      	ldr	r2, [r7, #4]
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	781b      	ldrb	r3, [r3, #0]
 800beae:	009b      	lsls	r3, r3, #2
 800beb0:	441a      	add	r2, r3
 800beb2:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800beb6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800beba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bebe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bec2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800bec6:	b29b      	uxth	r3, r3
 800bec8:	8013      	strh	r3, [r2, #0]
 800beca:	e009      	b.n	800bee0 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800becc:	683b      	ldr	r3, [r7, #0]
 800bece:	78db      	ldrb	r3, [r3, #3]
 800bed0:	2b01      	cmp	r3, #1
 800bed2:	d103      	bne.n	800bedc <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800bed4:	683b      	ldr	r3, [r7, #0]
 800bed6:	2200      	movs	r2, #0
 800bed8:	619a      	str	r2, [r3, #24]
 800beda:	e001      	b.n	800bee0 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800bedc:	2301      	movs	r3, #1
 800bede:	e02a      	b.n	800bf36 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800bee0:	687a      	ldr	r2, [r7, #4]
 800bee2:	683b      	ldr	r3, [r7, #0]
 800bee4:	781b      	ldrb	r3, [r3, #0]
 800bee6:	009b      	lsls	r3, r3, #2
 800bee8:	4413      	add	r3, r2
 800beea:	881b      	ldrh	r3, [r3, #0]
 800beec:	b29b      	uxth	r3, r3
 800beee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bef2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bef6:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800befa:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800befe:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800bf02:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800bf06:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bf0a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800bf0e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800bf12:	687a      	ldr	r2, [r7, #4]
 800bf14:	683b      	ldr	r3, [r7, #0]
 800bf16:	781b      	ldrb	r3, [r3, #0]
 800bf18:	009b      	lsls	r3, r3, #2
 800bf1a:	441a      	add	r2, r3
 800bf1c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bf20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bf24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bf28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bf2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf30:	b29b      	uxth	r3, r3
 800bf32:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800bf34:	2300      	movs	r3, #0
}
 800bf36:	4618      	mov	r0, r3
 800bf38:	37b0      	adds	r7, #176	@ 0xb0
 800bf3a:	46bd      	mov	sp, r7
 800bf3c:	bd80      	pop	{r7, pc}

0800bf3e <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800bf3e:	b480      	push	{r7}
 800bf40:	b083      	sub	sp, #12
 800bf42:	af00      	add	r7, sp, #0
 800bf44:	6078      	str	r0, [r7, #4]
 800bf46:	460b      	mov	r3, r1
 800bf48:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800bf4a:	78fb      	ldrb	r3, [r7, #3]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d103      	bne.n	800bf58 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	2280      	movs	r2, #128	@ 0x80
 800bf54:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800bf58:	2300      	movs	r3, #0
}
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	370c      	adds	r7, #12
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf64:	4770      	bx	lr

0800bf66 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800bf66:	b480      	push	{r7}
 800bf68:	b085      	sub	sp, #20
 800bf6a:	af00      	add	r7, sp, #0
 800bf6c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bf74:	b29b      	uxth	r3, r3
 800bf76:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800bf78:	68fb      	ldr	r3, [r7, #12]
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	3714      	adds	r7, #20
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf84:	4770      	bx	lr

0800bf86 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800bf86:	b480      	push	{r7}
 800bf88:	b08b      	sub	sp, #44	@ 0x2c
 800bf8a:	af00      	add	r7, sp, #0
 800bf8c:	60f8      	str	r0, [r7, #12]
 800bf8e:	60b9      	str	r1, [r7, #8]
 800bf90:	4611      	mov	r1, r2
 800bf92:	461a      	mov	r2, r3
 800bf94:	460b      	mov	r3, r1
 800bf96:	80fb      	strh	r3, [r7, #6]
 800bf98:	4613      	mov	r3, r2
 800bf9a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800bf9c:	88bb      	ldrh	r3, [r7, #4]
 800bf9e:	3301      	adds	r3, #1
 800bfa0:	085b      	lsrs	r3, r3, #1
 800bfa2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800bfa8:	68bb      	ldr	r3, [r7, #8]
 800bfaa:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800bfac:	88fa      	ldrh	r2, [r7, #6]
 800bfae:	697b      	ldr	r3, [r7, #20]
 800bfb0:	4413      	add	r3, r2
 800bfb2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800bfb6:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800bfb8:	69bb      	ldr	r3, [r7, #24]
 800bfba:	627b      	str	r3, [r7, #36]	@ 0x24
 800bfbc:	e01b      	b.n	800bff6 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800bfbe:	69fb      	ldr	r3, [r7, #28]
 800bfc0:	781b      	ldrb	r3, [r3, #0]
 800bfc2:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800bfc4:	69fb      	ldr	r3, [r7, #28]
 800bfc6:	3301      	adds	r3, #1
 800bfc8:	781b      	ldrb	r3, [r3, #0]
 800bfca:	021b      	lsls	r3, r3, #8
 800bfcc:	b21a      	sxth	r2, r3
 800bfce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bfd2:	4313      	orrs	r3, r2
 800bfd4:	b21b      	sxth	r3, r3
 800bfd6:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800bfd8:	6a3b      	ldr	r3, [r7, #32]
 800bfda:	8a7a      	ldrh	r2, [r7, #18]
 800bfdc:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800bfde:	6a3b      	ldr	r3, [r7, #32]
 800bfe0:	3302      	adds	r3, #2
 800bfe2:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800bfe4:	69fb      	ldr	r3, [r7, #28]
 800bfe6:	3301      	adds	r3, #1
 800bfe8:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800bfea:	69fb      	ldr	r3, [r7, #28]
 800bfec:	3301      	adds	r3, #1
 800bfee:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800bff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bff2:	3b01      	subs	r3, #1
 800bff4:	627b      	str	r3, [r7, #36]	@ 0x24
 800bff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d1e0      	bne.n	800bfbe <USB_WritePMA+0x38>
  }
}
 800bffc:	bf00      	nop
 800bffe:	bf00      	nop
 800c000:	372c      	adds	r7, #44	@ 0x2c
 800c002:	46bd      	mov	sp, r7
 800c004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c008:	4770      	bx	lr

0800c00a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c00a:	b480      	push	{r7}
 800c00c:	b08b      	sub	sp, #44	@ 0x2c
 800c00e:	af00      	add	r7, sp, #0
 800c010:	60f8      	str	r0, [r7, #12]
 800c012:	60b9      	str	r1, [r7, #8]
 800c014:	4611      	mov	r1, r2
 800c016:	461a      	mov	r2, r3
 800c018:	460b      	mov	r3, r1
 800c01a:	80fb      	strh	r3, [r7, #6]
 800c01c:	4613      	mov	r3, r2
 800c01e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800c020:	88bb      	ldrh	r3, [r7, #4]
 800c022:	085b      	lsrs	r3, r3, #1
 800c024:	b29b      	uxth	r3, r3
 800c026:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c02c:	68bb      	ldr	r3, [r7, #8]
 800c02e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c030:	88fa      	ldrh	r2, [r7, #6]
 800c032:	697b      	ldr	r3, [r7, #20]
 800c034:	4413      	add	r3, r2
 800c036:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c03a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c03c:	69bb      	ldr	r3, [r7, #24]
 800c03e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c040:	e018      	b.n	800c074 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800c042:	6a3b      	ldr	r3, [r7, #32]
 800c044:	881b      	ldrh	r3, [r3, #0]
 800c046:	b29b      	uxth	r3, r3
 800c048:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800c04a:	6a3b      	ldr	r3, [r7, #32]
 800c04c:	3302      	adds	r3, #2
 800c04e:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c050:	693b      	ldr	r3, [r7, #16]
 800c052:	b2da      	uxtb	r2, r3
 800c054:	69fb      	ldr	r3, [r7, #28]
 800c056:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c058:	69fb      	ldr	r3, [r7, #28]
 800c05a:	3301      	adds	r3, #1
 800c05c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800c05e:	693b      	ldr	r3, [r7, #16]
 800c060:	0a1b      	lsrs	r3, r3, #8
 800c062:	b2da      	uxtb	r2, r3
 800c064:	69fb      	ldr	r3, [r7, #28]
 800c066:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c068:	69fb      	ldr	r3, [r7, #28]
 800c06a:	3301      	adds	r3, #1
 800c06c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800c06e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c070:	3b01      	subs	r3, #1
 800c072:	627b      	str	r3, [r7, #36]	@ 0x24
 800c074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c076:	2b00      	cmp	r3, #0
 800c078:	d1e3      	bne.n	800c042 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800c07a:	88bb      	ldrh	r3, [r7, #4]
 800c07c:	f003 0301 	and.w	r3, r3, #1
 800c080:	b29b      	uxth	r3, r3
 800c082:	2b00      	cmp	r3, #0
 800c084:	d007      	beq.n	800c096 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800c086:	6a3b      	ldr	r3, [r7, #32]
 800c088:	881b      	ldrh	r3, [r3, #0]
 800c08a:	b29b      	uxth	r3, r3
 800c08c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c08e:	693b      	ldr	r3, [r7, #16]
 800c090:	b2da      	uxtb	r2, r3
 800c092:	69fb      	ldr	r3, [r7, #28]
 800c094:	701a      	strb	r2, [r3, #0]
  }
}
 800c096:	bf00      	nop
 800c098:	372c      	adds	r7, #44	@ 0x2c
 800c09a:	46bd      	mov	sp, r7
 800c09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a0:	4770      	bx	lr

0800c0a2 <memset>:
 800c0a2:	4402      	add	r2, r0
 800c0a4:	4603      	mov	r3, r0
 800c0a6:	4293      	cmp	r3, r2
 800c0a8:	d100      	bne.n	800c0ac <memset+0xa>
 800c0aa:	4770      	bx	lr
 800c0ac:	f803 1b01 	strb.w	r1, [r3], #1
 800c0b0:	e7f9      	b.n	800c0a6 <memset+0x4>
	...

0800c0b4 <__libc_init_array>:
 800c0b4:	b570      	push	{r4, r5, r6, lr}
 800c0b6:	4d0d      	ldr	r5, [pc, #52]	@ (800c0ec <__libc_init_array+0x38>)
 800c0b8:	4c0d      	ldr	r4, [pc, #52]	@ (800c0f0 <__libc_init_array+0x3c>)
 800c0ba:	1b64      	subs	r4, r4, r5
 800c0bc:	10a4      	asrs	r4, r4, #2
 800c0be:	2600      	movs	r6, #0
 800c0c0:	42a6      	cmp	r6, r4
 800c0c2:	d109      	bne.n	800c0d8 <__libc_init_array+0x24>
 800c0c4:	4d0b      	ldr	r5, [pc, #44]	@ (800c0f4 <__libc_init_array+0x40>)
 800c0c6:	4c0c      	ldr	r4, [pc, #48]	@ (800c0f8 <__libc_init_array+0x44>)
 800c0c8:	f000 f818 	bl	800c0fc <_init>
 800c0cc:	1b64      	subs	r4, r4, r5
 800c0ce:	10a4      	asrs	r4, r4, #2
 800c0d0:	2600      	movs	r6, #0
 800c0d2:	42a6      	cmp	r6, r4
 800c0d4:	d105      	bne.n	800c0e2 <__libc_init_array+0x2e>
 800c0d6:	bd70      	pop	{r4, r5, r6, pc}
 800c0d8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0dc:	4798      	blx	r3
 800c0de:	3601      	adds	r6, #1
 800c0e0:	e7ee      	b.n	800c0c0 <__libc_init_array+0xc>
 800c0e2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0e6:	4798      	blx	r3
 800c0e8:	3601      	adds	r6, #1
 800c0ea:	e7f2      	b.n	800c0d2 <__libc_init_array+0x1e>
 800c0ec:	0800c15c 	.word	0x0800c15c
 800c0f0:	0800c15c 	.word	0x0800c15c
 800c0f4:	0800c15c 	.word	0x0800c15c
 800c0f8:	0800c160 	.word	0x0800c160

0800c0fc <_init>:
 800c0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0fe:	bf00      	nop
 800c100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c102:	bc08      	pop	{r3}
 800c104:	469e      	mov	lr, r3
 800c106:	4770      	bx	lr

0800c108 <_fini>:
 800c108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c10a:	bf00      	nop
 800c10c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c10e:	bc08      	pop	{r3}
 800c110:	469e      	mov	lr, r3
 800c112:	4770      	bx	lr
