// Seed: 2473988819
module module_0 ();
  tri1 id_1, id_3, id_4 = -1'b0 != id_3 == 1;
  wire id_5, id_6, id_7;
  wire id_8, id_9, id_10, id_11, id_12, id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_10 = id_11 ? id_6 : -1'h0;
  nor primCall (id_1, id_10, id_11, id_2, id_3, id_4, id_5, id_6, id_8);
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  initial if (1) id_1 <= 1;
endmodule
