Analysis & Elaboration report for MINISRC
Thu Mar 05 01:33:03 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "alu:Alu|thirtytwo_bit_carry_adder:a2"
  6. Port Connectivity Checks: "alu:Alu|thirtytwo_bit_subtractor:s|thirtytwo_bit_carry_adder:sub"
  7. Port Connectivity Checks: "alu:Alu|thirtytwo_bit_carry_adder:a"
  8. Port Connectivity Checks: "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s1"
  9. Port Connectivity Checks: "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb"
 10. Port Connectivity Checks: "Reg32:IR"
 11. Port Connectivity Checks: "Reg32:InPort"
 12. Analysis & Elaboration Messages
 13. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                       ;
+------------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu Mar 05 01:33:03 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; MINISRC                                         ;
; Top-level Entity Name              ; dataPath                                        ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; dataPath           ; MINISRC            ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Alu|thirtytwo_bit_carry_adder:a2"                                                                                                                                                 ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; y[31..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; c_0      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c_0[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Alu|thirtytwo_bit_subtractor:s|thirtytwo_bit_carry_adder:sub"                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c_0     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c_0[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Alu|thirtytwo_bit_carry_adder:a"                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c_0     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c_0[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s1" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; g    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; p    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb"                                                                                                                ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; y[31..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; c_0      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c_0[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:IR"                                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "Reg32:InPort" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; D    ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 05 01:33:02 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MINISRC -c MINISRC --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file md_mux.v
    Info (12023): Found entity 1: MD_Mux
Info (12021): Found 1 design units, including 1 entities, in source file encoder_32_to_5.v
    Info (12023): Found entity 1: encoder_32_to_5
Info (12021): Found 1 design units, including 1 entities, in source file mux_32_to_1.v
    Info (12023): Found entity 1: Mux_32_to_1
Info (12021): Found 9 design units, including 9 entities, in source file alu.v
    Info (12023): Found entity 1: bit_stage_cell
    Info (12023): Found entity 2: four_bit_adder
    Info (12023): Found entity 3: sixteen_bit_carry_adder
    Info (12023): Found entity 4: thirtytwo_bit_carry_adder
    Info (12023): Found entity 5: thirtytwo_bit_twos_complement
    Info (12023): Found entity 6: thirtytwo_bit_subtractor
    Info (12023): Found entity 7: thirtytwo_bit_booth_algorithm
    Info (12023): Found entity 8: nonrestoring_divison_algo
    Info (12023): Found entity 9: alu
Info (12021): Found 3 design units, including 3 entities, in source file reg32_mdr.v
    Info (12023): Found entity 1: Reg32
    Info (12023): Found entity 2: Reg64
    Info (12023): Found entity 3: mdr_reg
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: dataPath
Info (12127): Elaborating entity "dataPath" for the top level hierarchy
Info (12128): Elaborating entity "Reg32" for hierarchy "Reg32:HI"
Warning (10240): Verilog HDL Always Construct warning at REG32_MDR.v(3): inferring latch(es) for variable "Q", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Q[0]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[1]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[2]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[3]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[4]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[5]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[6]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[7]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[8]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[9]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[10]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[11]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[12]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[13]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[14]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[15]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[16]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[17]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[18]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[19]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[20]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[21]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[22]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[23]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[24]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[25]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[26]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[27]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[28]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[29]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[30]" at REG32_MDR.v(3)
Info (10041): Inferred latch for "Q[31]" at REG32_MDR.v(3)
Info (12128): Elaborating entity "Reg64" for hierarchy "Reg64:Z"
Info (12128): Elaborating entity "MD_Mux" for hierarchy "MD_Mux:md_mux"
Info (12128): Elaborating entity "encoder_32_to_5" for hierarchy "encoder_32_to_5:BusMux_encoder"
Warning (10240): Verilog HDL Always Construct warning at encoder_32_to_5.v(5): inferring latch(es) for variable "SelectOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "SelectOut[0]" at encoder_32_to_5.v(6)
Info (10041): Inferred latch for "SelectOut[1]" at encoder_32_to_5.v(6)
Info (10041): Inferred latch for "SelectOut[2]" at encoder_32_to_5.v(6)
Info (10041): Inferred latch for "SelectOut[3]" at encoder_32_to_5.v(6)
Info (10041): Inferred latch for "SelectOut[4]" at encoder_32_to_5.v(6)
Info (12128): Elaborating entity "Mux_32_to_1" for hierarchy "Mux_32_to_1:Bus_Mux"
Warning (10240): Verilog HDL Always Construct warning at Mux_32_to_1.v(8): inferring latch(es) for variable "BusMuxOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "BusMuxOut[0]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[1]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[2]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[3]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[4]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[5]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[6]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[7]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[8]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[9]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[10]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[11]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[12]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[13]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[14]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[15]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[16]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[17]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[18]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[19]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[20]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[21]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[22]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[23]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[24]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[25]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[26]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[27]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[28]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[29]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[30]" at Mux_32_to_1.v(9)
Info (10041): Inferred latch for "BusMuxOut[31]" at Mux_32_to_1.v(9)
Info (12128): Elaborating entity "alu" for hierarchy "alu:Alu"
Info (12128): Elaborating entity "thirtytwo_bit_twos_complement" for hierarchy "alu:Alu|thirtytwo_bit_twos_complement:c"
Info (12128): Elaborating entity "thirtytwo_bit_carry_adder" for hierarchy "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb"
Info (12128): Elaborating entity "sixteen_bit_carry_adder" for hierarchy "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0"
Info (12128): Elaborating entity "four_bit_adder" for hierarchy "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"
Info (12128): Elaborating entity "bit_stage_cell" for hierarchy "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0|bit_stage_cell:b0"
Info (12128): Elaborating entity "thirtytwo_bit_subtractor" for hierarchy "alu:Alu|thirtytwo_bit_subtractor:s"
Info (12128): Elaborating entity "thirtytwo_bit_booth_algorithm" for hierarchy "alu:Alu|thirtytwo_bit_booth_algorithm:m"
Warning (10240): Verilog HDL Always Construct warning at ALU.v(122): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "nonrestoring_divison_algo" for hierarchy "alu:Alu|nonrestoring_divison_algo:d"
Warning (12020): Port "ordered port 3" on the entity instantiation of "ttb" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file D:/Elec_374/Virtual-Processor/output_files/MINISRC.map.smsg
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4593 megabytes
    Info: Processing ended: Thu Mar 05 01:33:03 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/Elec_374/Virtual-Processor/output_files/MINISRC.map.smsg.


