@string{SP="IEEE Security and Privacy Magazine"}
@string{CODASPY="ACM Conference on Data and Application Security and Privacy"}
@string{ATC="Usenix Annual Technical Conference"}
@string{CSUR="ACM Computing Surveys"}
@string{RTSS="Real-Time Systems Symposium"}
@string{arXiv="arXiv Technical Report"}
@string{LangSec="Language-theoretic Security IEEE Security and Privacy Workshop"}
@string{CCS="ACM Conference on Computer and Communication Security"}
@string{IOTSP="Workshop on the Internet of Things Security and Privacy"}
@string{NDSS="Network and Distributed System Security Symposium"}
@string{ISPASS="International Symposium on Performance Analysis of Systems and Software"}
@string{CCC="Chaos Communication Congress"}
@string{NSPW="New Security Paradigms Workshop"}
@string{BHEU="BlackHat Europe"}
@string{TR="Technical Report"}
@string{PLDI="ACM International Conference on Programming Language Design and Implementation"}
@string{EuroSP="IEEE European Symposium on Security and Privacy"}
@string{SS3P="Open Textbook"}
@string{DIMVA="Conference on Detection of Intrusions and Malware and Vulnerability Assessment"}
@string{ISMM="ACM SIGPLAN International Symposium on Memory Management"}
@string{ESSoS="Int'l. Symp. on Eng. Secure Software and Systems"}
@string{SEC="Usenix Security Symposium"}
@string{IMC="ACM Internet Measurement Conference"}
@string{TSE="IEEE Transactions on Software Engineering"}
@string{CC="International Conference on Compiler Construction"}
@string{STM="International Workshop on Security and Trust Management"}
@string{ArmsRace="The Continuing Arms Race"}
@string{TRB="Transportation Research Board"}
@string{FEAST="Forming an Ecosystem Around Software Transformation"}
@string{DSN="IEEE/IFIP International Conference on Dependable Systems and Networks"}
@string{SyScan360="Symposium on Security for Asia Network + 360"}
@string{BalCCon="Balkan Computer Congress"}
@string{DSAL="AOSD workshop on Domain-Specific Aspect Languages"}
@string{ESORICS="European Symposium on Research in Computer Security"}
@string{WOOT="Usenix Workshop on Offensive Technologies"}
@string{TIFS="IEEE Transactions on Information Forensics and Security"}
@string{HotSWUp="Usenix Workshop on Hot Topics in Software Upgrades"}
@string{AsiaCCS="ACM Symp. on InformAtion, Computer and Communications Security"}
@string{AMAS-BT="Workshop on Architectural and Microarchitectural Support for Binary Translation"}
@string{PPREW="Program Protection and Reverse Engineering Workshop"}
@string{SYSTOR="ACM International Systems and Storage Conference"}
@string{VEE="ACM International Conference on Virtual Execution Environments"}
@string{OSDI="Usenix Symposium on Operating Systems Design and Implementation"}
@string{Oakland="IEEE International Symposium on Security and Privacy"}
@string{PST="IEEE Conference on Privacy, Security, and Trust"}

@online{aleph_spectre,
  author = {Noam Hadad \& Jonathan Afek},
  title = {Overcoming (some) Spectre browser mitigations},
  year = 2018,
  url = {https://alephsecurity.com/2018/06/26/spectre-browser-query-cache/},
  urldate = {2019-11-19}
}

@mastersthesis{abel,
    title    = {Measurement-based Inference of the Cache Hierarchy},
    school   = {Saarland University},
    author   = {Abel, Andreas},
    year     = {2012},
}

@INPROCEEDINGS{eviction_sets, 
    author={P. {Vila} and B. {KÃ¶pf} and J. F. {Morales}}, 
    booktitle={2019 IEEE Symposium on Security and Privacy (SP)}, 
    title={Theory and Practice of Finding Eviction Sets}, 
    year={2019}, 
    volume={}, 
    number={}, 
    pages={39-54}, 
    keywords={cache storage;probability;security of data;set theory;microarchitectural attacks;cache set;random eviction sets;probability analysis;random virtual addresses;TLB thrashing;speculative execution attacks;Indexes;Reliability;Memory management;Testing;Tools;Random access memory;Microarchitecture;eviction-sets;cache;side-channel;group-testing}, 
    doi={10.1109/SP.2019.00042}, 
    ISSN={1081-6011}, 
    month={May},
}

@INPROCEEDINGS{slice_reverse_engineer, 
    author={G. {Irazoqui} and T. {Eisenbarth} and B. {Sunar}}, 
    booktitle={2015 Euromicro Conference on Digital System Design}, 
    title={Systematic Reverse Engineering of Cache Slice Selection in Intel Processors}, 
    year={2015}, 
    volume={}, 
    number={}, 
    pages={629-636}, 
    keywords={cache storage;multiprocessing systems;reverse engineering;cache slice selection algorithm;Intel processors;last level cache;multicore processors;Intel CPU;Program processors;Multicore processing;Probes;Algorithm design and analysis;Reverse engineering;Monitoring;Cache slices;Intel;last level cache;Prime and Probe}, 
    doi={10.1109/DSD.2015.56}, 
    ISSN={null}, 
    month={Aug},
}

@article{tlb_characteristics,
	Address = {The Ohio State University},
	Author = {Chandran, Varadharajan},
	Date-Added = {2020-01-03 12:17:29 +0000},
	Date-Modified = {2020-01-03 12:17:29 +0000},
	Id = {osu1308256764},
	Keywords = {Cache; TLB; Translation Lookaside Buffer; Hardware parameters; Hit time; Miss Penalty},
	Publisher = {The Ohio State University},
	Title = {Robust Method to Deduce Cache and TLB Characteristics},
	Ty = {THES},
	Url = {http://rave.ohiolink.edu/etdc/view?acc_num=osu1308256764},
	Year = {2011},
	Bdsk-Url-1 = {http://rave.ohiolink.edu/etdc/view?acc_num=osu1308256764}
}

@ARTICLE{3C, 
    author={M. D. {Hill} and A. J. {Smith}}, 
    journal={IEEE Transactions on Computers}, 
    title={Evaluating associativity in CPU caches}, 
    year={1989}, 
    volume={38}, 
    number={12}, 
    pages={1612-1630}, 
    keywords={buffer storage;content-addressable storage;associativity;CPU caches;direct-mapped;set-associative;cache miss ratio;forest simulation;all-associativity simulation;stack simulation;Cache memory;Computer science;Memory architecture;Computerized monitoring;Contracts;Laboratories;Cost function}, 
    doi={10.1109/12.40842}, 
    ISSN={2326-3814}, 
    month={Dec}
}