<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › usb › host › octeon2-common.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>octeon2-common.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010, 2011 Cavium Networks</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/mutex.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>

<span class="cp">#include &lt;asm/octeon/octeon.h&gt;</span>
<span class="cp">#include &lt;asm/octeon/cvmx-uctlx-defs.h&gt;</span>

<span class="k">static</span> <span class="n">DEFINE_MUTEX</span><span class="p">(</span><span class="n">octeon2_usb_clocks_mutex</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">octeon2_usb_clock_start_cnt</span><span class="p">;</span>

<span class="kt">void</span> <span class="nf">octeon2_usb_clocks_start</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">div</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cvmx_uctlx_if_ena</span> <span class="n">if_ena</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cvmx_uctlx_clk_rst_ctl</span> <span class="n">clk_rst_ctl</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cvmx_uctlx_uphy_ctl_status</span> <span class="n">uphy_ctl_status</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cvmx_uctlx_uphy_portx_ctl_status</span> <span class="n">port_ctl_status</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">io_clk_64_to_ns</span><span class="p">;</span>


	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon2_usb_clocks_mutex</span><span class="p">);</span>

	<span class="n">octeon2_usb_clock_start_cnt</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">octeon2_usb_clock_start_cnt</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>

	<span class="n">io_clk_64_to_ns</span> <span class="o">=</span> <span class="mi">64000000000ull</span> <span class="o">/</span> <span class="n">octeon_get_io_clock_rate</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Step 1: Wait for voltages stable.  That surely happened</span>
<span class="cm">	 * before starting the kernel.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Step 2: Enable  SCLK of UCTL by writing UCTL0_IF_ENA[EN] = 1</span>
<span class="cm">	 */</span>
	<span class="n">if_ena</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">if_ena</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_IF_ENA</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">if_ena</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="cm">/* Step 3: Configure the reference clock, PHY, and HCLK */</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_CLK_RST_CTL</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * If the UCTL looks like it has already been started, skip</span>
<span class="cm">	 * the initialization, otherwise bus errors are obtained.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">hrst</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">end_clock</span><span class="p">;</span>
	<span class="cm">/* 3a */</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">p_por</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">hrst</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">p_prst</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">h_clkdiv_rst</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">o_clkdiv_rst</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">h_clkdiv_en</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">o_clkdiv_en</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_CLK_RST_CTL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="cm">/* 3b */</span>
	<span class="cm">/* 12MHz crystal. */</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">p_refclk_sel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">p_refclk_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_CLK_RST_CTL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="cm">/* 3c */</span>
	<span class="n">div</span> <span class="o">=</span> <span class="n">octeon_get_io_clock_rate</span><span class="p">()</span> <span class="o">/</span> <span class="mi">130000000ull</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">div</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
	<span class="k">case</span> <span class="mi">2</span>:
	<span class="k">case</span> <span class="mi">3</span>:
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">5</span>:
		<span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">6</span>:
	<span class="k">case</span> <span class="mi">7</span>:
		<span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:
	<span class="k">case</span> <span class="mi">9</span>:
	<span class="k">case</span> <span class="mi">10</span>:
	<span class="k">case</span> <span class="mi">11</span>:
		<span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">h_div</span> <span class="o">=</span> <span class="n">div</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_CLK_RST_CTL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
	<span class="cm">/* Read it back, */</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_CLK_RST_CTL</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">h_clkdiv_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_CLK_RST_CTL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
	<span class="cm">/* 3d */</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">h_clkdiv_rst</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_CLK_RST_CTL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="cm">/* 3e: delay 64 io clocks */</span>
	<span class="n">ndelay</span><span class="p">(</span><span class="n">io_clk_64_to_ns</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Step 4: Program the power-on reset field in the UCTL</span>
<span class="cm">	 * clock-reset-control register.</span>
<span class="cm">	 */</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">p_por</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_CLK_RST_CTL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="cm">/* Step 5:    Wait 1 ms for the PHY clock to start. */</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Step 6: Program the reset input from automatic test</span>
<span class="cm">	 * equipment field in the UPHY CSR</span>
<span class="cm">	 */</span>
	<span class="n">uphy_ctl_status</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_UPHY_CTL_STATUS</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="n">uphy_ctl_status</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ate_reset</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_UPHY_CTL_STATUS</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">uphy_ctl_status</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="cm">/* Step 7: Wait for at least 10ns. */</span>
	<span class="n">ndelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

	<span class="cm">/* Step 8: Clear the ATE_RESET field in the UPHY CSR. */</span>
	<span class="n">uphy_ctl_status</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ate_reset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_UPHY_CTL_STATUS</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">uphy_ctl_status</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Step 9: Wait for at least 20ns for UPHY to output PHY clock</span>
<span class="cm">	 * signals and OHCI_CLK48</span>
<span class="cm">	 */</span>
	<span class="n">ndelay</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>

	<span class="cm">/* Step 10: Configure the OHCI_CLK48 and OHCI_CLK12 clocks. */</span>
	<span class="cm">/* 10a */</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">o_clkdiv_rst</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_CLK_RST_CTL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="cm">/* 10b */</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">o_clkdiv_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_CLK_RST_CTL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="cm">/* 10c */</span>
	<span class="n">ndelay</span><span class="p">(</span><span class="n">io_clk_64_to_ns</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Step 11: Program the PHY reset field:</span>
<span class="cm">	 * UCTL0_CLK_RST_CTL[P_PRST] = 1</span>
<span class="cm">	 */</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">p_prst</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_CLK_RST_CTL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="cm">/* Step 12: Wait 1 uS. */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Step 13: Program the HRESET_N field: UCTL0_CLK_RST_CTL[HRST] = 1 */</span>
	<span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">hrst</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_CLK_RST_CTL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">clk_rst_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

<span class="nl">end_clock:</span>
	<span class="cm">/* Now we can set some other registers.  */</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">port_ctl_status</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span>
			<span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_UPHY_PORTX_CTL_STATUS</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
		<span class="cm">/* Set txvreftune to 15 to obtain compliant &#39;eye&#39; diagram. */</span>
		<span class="n">port_ctl_status</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">txvreftune</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
		<span class="n">port_ctl_status</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">txrisetune</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">port_ctl_status</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">txpreemphasistune</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_UPHY_PORTX_CTL_STATUS</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
			       <span class="n">port_ctl_status</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Set uSOF cycle period to 60,000 bits. */</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_UCTLX_EHCI_FLA</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x20ull</span><span class="p">);</span>
<span class="nl">exit:</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon2_usb_clocks_mutex</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">octeon2_usb_clocks_start</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">octeon2_usb_clocks_stop</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon2_usb_clocks_mutex</span><span class="p">);</span>
	<span class="n">octeon2_usb_clock_start_cnt</span><span class="o">--</span><span class="p">;</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon2_usb_clocks_mutex</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">octeon2_usb_clocks_stop</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
