# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -L /software/dk/nangate45/verilog/msim6.2g work.tb_fir 
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_fir(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.CLKBUF_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.CLKBUF_X3(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.MUX2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR2_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_input_data_maker(beh)
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(14807): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k_3_somma1_sum_0_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(14852): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k_3_somma1_sum_1_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(14897): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k_3_somma1_sum_2_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(14942): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k_3_somma1_sum_3_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(15419): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k_3_somma2_sum_0_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(15464): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k_3_somma2_sum_1_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(15725): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k_3_somma3_sum_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(15878): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k_3_somma4_sum_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(22974): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k1_3_somma1_sum_0_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(23019): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k1_3_somma1_sum_1_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(23064): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k1_3_somma1_sum_2_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(23109): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k1_3_somma1_sum_3_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(23586): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k1_3_somma2_sum_0_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(23631): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k1_3_somma2_sum_1_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(23892): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k1_3_somma3_sum_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(24045): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k1_3_somma4_sum_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(30844): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k2_3_somma1_sum_0_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(30889): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k2_3_somma1_sum_1_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(30934): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k2_3_somma1_sum_2_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(30979): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k2_3_somma1_sum_3_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(31456): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k2_3_somma2_sum_0_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(31501): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k2_3_somma2_sum_1_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(31762): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k2_3_somma3_sum_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(31915): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k2_3_somma4_sum_add_16_U1_8
# Loading work.tb_output_data_checker(beh)
vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_fir/UUT=../innovus/full_FIR.sdf work.tb_fir
# vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_fir/UUT=../innovus/full_FIR.sdf work.tb_fir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading work.full_FIR(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.CLKBUF_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.CLKBUF_X3(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.MUX2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR2_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading instances from ../innovus/full_FIR.sdf
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_input_data_maker(beh)
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(14807): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k_3_somma1_sum_0_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(14852): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k_3_somma1_sum_1_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(14897): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k_3_somma1_sum_2_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(14942): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k_3_somma1_sum_3_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(15419): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k_3_somma2_sum_0_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(15464): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k_3_somma2_sum_1_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(15725): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k_3_somma3_sum_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(15878): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k_3_somma4_sum_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(22974): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k1_3_somma1_sum_0_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(23019): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k1_3_somma1_sum_1_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(23064): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k1_3_somma1_sum_2_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(23109): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k1_3_somma1_sum_3_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(23586): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k1_3_somma2_sum_0_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(23631): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k1_3_somma2_sum_1_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(23892): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k1_3_somma3_sum_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(24045): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k1_3_somma4_sum_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(30844): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k2_3_somma1_sum_0_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(30889): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k2_3_somma1_sum_1_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(30934): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k2_3_somma1_sum_2_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(30979): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k2_3_somma1_sum_3_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(31456): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k2_3_somma2_sum_0_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(31501): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k2_3_somma2_sum_1_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(31762): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k2_3_somma3_sum_add_16_U1_8
# ** Warning: (vsim-3017) ../innovus/full_FIR.v(31915): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/FIR_y3k2_3_somma4_sum_add_16_U1_8
# Loading work.tb_output_data_checker(beh)
# Loading timing data from ../innovus/full_FIR.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ns  Iteration: 0  Region: /tb_fir  File: ../tb/TB_FILTER.v
vcd file ../vcd/design.vcd
vcd add /tb_fir/UUT/*
add wave *
run 5 us
