{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1641296157308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1641296157308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 04 12:35:57 2022 " "Processing started: Tue Jan 04 12:35:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1641296157308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1641296157308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpgaproc -c fpgaproc " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpgaproc -c fpgaproc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1641296157308 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1641296157609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 14 7 " "Found 14 design units, including 7 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Behavior " "Found design unit 1: proc-Behavior" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296157995 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 upcount-Behavior " "Found design unit 2: upcount-Behavior" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296157995 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dec2to4-Behavior " "Found design unit 3: dec2to4-Behavior" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 223 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296157995 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 regn-Behavior " "Found design unit 4: regn-Behavior" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 251 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296157995 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 reg6-Behavior " "Found design unit 5: reg6-Behavior" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 274 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296157995 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 mux3bit8to1-Behavior " "Found design unit 6: mux3bit8to1-Behavior" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 296 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296157995 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ALU-Behavior " "Found design unit 7: ALU-Behavior" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 320 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296157995 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296157995 ""} { "Info" "ISGN_ENTITY_NAME" "2 upcount " "Found entity 2: upcount" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296157995 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec2to4 " "Found entity 3: dec2to4" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296157995 ""} { "Info" "ISGN_ENTITY_NAME" "4 regn " "Found entity 4: regn" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296157995 ""} { "Info" "ISGN_ENTITY_NAME" "5 reg6 " "Found entity 5: reg6" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296157995 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux3bit8to1 " "Found entity 6: mux3bit8to1" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296157995 ""} { "Info" "ISGN_ENTITY_NAME" "7 ALU " "Found entity 7: ALU" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296157995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641296157995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpgaproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpgaproc-Behavior " "Found design unit 1: fpgaproc-Behavior" {  } { { "fpgaproc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/fpgaproc.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296157995 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpgaproc " "Found entity 1: fpgaproc" {  } { { "fpgaproc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/fpgaproc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296157995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641296157995 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpgaproc " "Elaborating entity \"fpgaproc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1641296158025 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[16\] fpgaproc.vhd(7) " "Using initial value X (don't care) for net \"LEDR\[16\]\" at fpgaproc.vhd(7)" {  } { { "fpgaproc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/fpgaproc.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641296158025 "|fpgaproc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:pr " "Elaborating entity \"proc\" for hierarchy \"proc:pr\"" {  } { { "fpgaproc.vhd" "pr" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/fpgaproc.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296158035 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resetn proc.vhd(101) " "VHDL Process Statement warning at proc.vhd(101): signal \"Resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1641296158035 "|fpgaproc|proc:pr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Run proc.vhd(105) " "VHDL Process Statement warning at proc.vhd(105): signal \"Run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1641296158035 "|fpgaproc|proc:pr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRin proc.vhd(91) " "VHDL Process Statement warning at proc.vhd(91): inferring latch(es) for signal or variable \"IRin\", which holds its previous value in one or more paths through the process" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1641296158035 "|fpgaproc|proc:pr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ain proc.vhd(91) " "VHDL Process Statement warning at proc.vhd(91): inferring latch(es) for signal or variable \"Ain\", which holds its previous value in one or more paths through the process" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1641296158035 "|fpgaproc|proc:pr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gin proc.vhd(91) " "VHDL Process Statement warning at proc.vhd(91): inferring latch(es) for signal or variable \"Gin\", which holds its previous value in one or more paths through the process" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1641296158035 "|fpgaproc|proc:pr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gin proc.vhd(91) " "Inferred latch for \"Gin\" at proc.vhd(91)" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641296158035 "|fpgaproc|proc:pr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ain proc.vhd(91) " "Inferred latch for \"Ain\" at proc.vhd(91)" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641296158035 "|fpgaproc|proc:pr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin proc.vhd(91) " "Inferred latch for \"IRin\" at proc.vhd(91)" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641296158035 "|fpgaproc|proc:pr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount proc:pr\|upcount:Tstep " "Elaborating entity \"upcount\" for hierarchy \"proc:pr\|upcount:Tstep\"" {  } { { "proc.vhd" "Tstep" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296158035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg6 proc:pr\|reg6:IReg " "Elaborating entity \"reg6\" for hierarchy \"proc:pr\|reg6:IReg\"" {  } { { "proc.vhd" "IReg" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296158045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2to4 proc:pr\|dec2to4:decX " "Elaborating entity \"dec2to4\" for hierarchy \"proc:pr\|dec2to4:decX\"" {  } { { "proc.vhd" "decX" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296158045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3bit8to1 proc:pr\|mux3bit8to1:mux " "Elaborating entity \"mux3bit8to1\" for hierarchy \"proc:pr\|mux3bit8to1:mux\"" {  } { { "proc.vhd" "mux" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296158045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:pr\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"proc:pr\|regn:reg_0\"" {  } { { "proc.vhd" "reg_0" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296158045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU proc:pr\|ALU:as " "Elaborating entity \"ALU\" for hierarchy \"proc:pr\|ALU:as\"" {  } { { "proc.vhd" "as" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296158055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:pr\|IRin " "Latch proc:pr\|IRin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:pr\|upcount:Tstep\|Count\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:pr\|upcount:Tstep\|Count\[0\]" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641296158475 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641296158475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:pr\|Gin " "Latch proc:pr\|Gin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:pr\|upcount:Tstep\|Count\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:pr\|upcount:Tstep\|Count\[0\]" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641296158475 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641296158475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:pr\|Ain " "Latch proc:pr\|Ain has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:pr\|upcount:Tstep\|Count\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:pr\|upcount:Tstep\|Count\[0\]" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641296158475 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641296158475 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "fpgaproc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/fpgaproc.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641296158626 "|fpgaproc|LEDR[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1641296158626 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1641296159276 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296159276 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "fpgaproc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/fpgaproc.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296159316 "|fpgaproc|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fpgaproc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/fpgaproc.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296159316 "|fpgaproc|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "fpgaproc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/fpgaproc.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296159316 "|fpgaproc|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1641296159316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "318 " "Implemented 318 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1641296159316 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1641296159316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "278 " "Implemented 278 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1641296159316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1641296159316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1641296159336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 04 12:35:59 2022 " "Processing ended: Tue Jan 04 12:35:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1641296159336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1641296159336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1641296159336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1641296159336 ""}
