============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Feb 24 2025  09:29:07 am
  Module:                 sequential
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                            Library 
   Gate    Instances   Area      Library     Domain 
----------------------------------------------------
AOI21X1            1   1.710    slow_vdd1v0   worst 
AOI22X1            1   2.052    slow_vdd1v0   worst 
CLKXOR2X8          1   5.814    slow_vdd1v0   worst 
DFFHQX1            1   5.472    slow_vdd1v0   worst 
DFFHQX8            1   9.234    slow_vdd1v0   worst 
INVX1              1   0.684    slow_vdd1v0   worst 
MXI2X1             1   2.736    slow_vdd1v0   worst 
NOR2BX1            1   1.368    slow_vdd1v0   worst 
NOR2X1             1   1.026    slow_vdd1v0   worst 
OR3X1              1   2.052    slow_vdd1v0   worst 
----------------------------------------------------
total             10  32.148                


                                       
     Type      Instances  Area  Area % 
---------------------------------------
sequential             2 14.706   45.7 
inverter               1  0.684    2.1 
logic                  7 16.758   52.1 
physical_cells         0  0.000    0.0 
---------------------------------------
total                 10 32.148  100.0 

