Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Dec 09 13:24:33 2016
| Host         : LUO running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.814        0.000                      0                  190        0.121        0.000                      0                  190       -0.245       -1.234                       9                   108  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_video_pll  {0.000 3.368}        6.737           148.438         
  clk_out2_video_pll  {0.000 0.674}        1.347           742.188         
  clkfbout_video_pll  {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_video_pll        2.814        0.000                      0                  190        0.121        0.000                      0                  190        2.514        0.000                       0                    94  
  clk_out2_video_pll                                                                                                                                                   -0.245       -1.234                       9                    10  
  clkfbout_video_pll                                                                                                                                                   20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 0.840ns (25.181%)  route 2.496ns (74.819%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 5.803 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.562    -0.464    hdmi_color_bar/video_clk
    SLICE_X108Y68        FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDRE (Prop_fdre_C_Q)         0.398    -0.066 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=5, routed)           0.737     0.671    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X111Y67        LUT6 (Prop_lut6_I0_O)        0.232     0.903 f  hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=4, routed)           0.691     1.594    hdmi_color_bar/v_cnt[11]_i_6_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I3_O)        0.105     1.699 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.579     2.278    hdmi_color_bar/v_cnt
    SLICE_X107Y63        LUT6 (Prop_lut6_I0_O)        0.105     2.383 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.489     2.872    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X106Y63        FDRE                                         r  hdmi_color_bar/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.100 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.104    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.862 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.317    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.394 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.409     5.803    hdmi_color_bar/video_clk
    SLICE_X106Y63        FDRE                                         r  hdmi_color_bar/v_cnt_reg[5]/C
                         clock pessimism              0.449     6.252    
                         clock uncertainty           -0.214     6.039    
    SLICE_X106Y63        FDRE (Setup_fdre_C_R)       -0.352     5.687    hdmi_color_bar/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.687    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 0.840ns (25.181%)  route 2.496ns (74.819%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 5.803 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.562    -0.464    hdmi_color_bar/video_clk
    SLICE_X108Y68        FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDRE (Prop_fdre_C_Q)         0.398    -0.066 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=5, routed)           0.737     0.671    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X111Y67        LUT6 (Prop_lut6_I0_O)        0.232     0.903 f  hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=4, routed)           0.691     1.594    hdmi_color_bar/v_cnt[11]_i_6_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I3_O)        0.105     1.699 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.579     2.278    hdmi_color_bar/v_cnt
    SLICE_X107Y63        LUT6 (Prop_lut6_I0_O)        0.105     2.383 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.489     2.872    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X106Y63        FDRE                                         r  hdmi_color_bar/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.100 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.104    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.862 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.317    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.394 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.409     5.803    hdmi_color_bar/video_clk
    SLICE_X106Y63        FDRE                                         r  hdmi_color_bar/v_cnt_reg[6]/C
                         clock pessimism              0.449     6.252    
                         clock uncertainty           -0.214     6.039    
    SLICE_X106Y63        FDRE (Setup_fdre_C_R)       -0.352     5.687    hdmi_color_bar/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.687    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 0.840ns (25.181%)  route 2.496ns (74.819%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 5.803 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.562    -0.464    hdmi_color_bar/video_clk
    SLICE_X108Y68        FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDRE (Prop_fdre_C_Q)         0.398    -0.066 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=5, routed)           0.737     0.671    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X111Y67        LUT6 (Prop_lut6_I0_O)        0.232     0.903 f  hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=4, routed)           0.691     1.594    hdmi_color_bar/v_cnt[11]_i_6_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I3_O)        0.105     1.699 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.579     2.278    hdmi_color_bar/v_cnt
    SLICE_X107Y63        LUT6 (Prop_lut6_I0_O)        0.105     2.383 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.489     2.872    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X106Y63        FDRE                                         r  hdmi_color_bar/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.100 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.104    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.862 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.317    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.394 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.409     5.803    hdmi_color_bar/video_clk
    SLICE_X106Y63        FDRE                                         r  hdmi_color_bar/v_cnt_reg[7]/C
                         clock pessimism              0.449     6.252    
                         clock uncertainty           -0.214     6.039    
    SLICE_X106Y63        FDRE (Setup_fdre_C_R)       -0.352     5.687    hdmi_color_bar/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.687    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 0.840ns (25.181%)  route 2.496ns (74.819%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 5.803 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.562    -0.464    hdmi_color_bar/video_clk
    SLICE_X108Y68        FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDRE (Prop_fdre_C_Q)         0.398    -0.066 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=5, routed)           0.737     0.671    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X111Y67        LUT6 (Prop_lut6_I0_O)        0.232     0.903 f  hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=4, routed)           0.691     1.594    hdmi_color_bar/v_cnt[11]_i_6_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I3_O)        0.105     1.699 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.579     2.278    hdmi_color_bar/v_cnt
    SLICE_X107Y63        LUT6 (Prop_lut6_I0_O)        0.105     2.383 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.489     2.872    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X106Y63        FDRE                                         r  hdmi_color_bar/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.100 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.104    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.862 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.317    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.394 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.409     5.803    hdmi_color_bar/video_clk
    SLICE_X106Y63        FDRE                                         r  hdmi_color_bar/v_cnt_reg[8]/C
                         clock pessimism              0.449     6.252    
                         clock uncertainty           -0.214     6.039    
    SLICE_X106Y63        FDRE (Setup_fdre_C_R)       -0.352     5.687    hdmi_color_bar/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.687    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.840ns (25.925%)  route 2.400ns (74.075%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 5.802 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.562    -0.464    hdmi_color_bar/video_clk
    SLICE_X108Y68        FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDRE (Prop_fdre_C_Q)         0.398    -0.066 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=5, routed)           0.737     0.671    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X111Y67        LUT6 (Prop_lut6_I0_O)        0.232     0.903 f  hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=4, routed)           0.691     1.594    hdmi_color_bar/v_cnt[11]_i_6_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I3_O)        0.105     1.699 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.579     2.278    hdmi_color_bar/v_cnt
    SLICE_X107Y63        LUT6 (Prop_lut6_I0_O)        0.105     2.383 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.394     2.777    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X106Y64        FDRE                                         r  hdmi_color_bar/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.100 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.104    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.862 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.317    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.394 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.408     5.802    hdmi_color_bar/video_clk
    SLICE_X106Y64        FDRE                                         r  hdmi_color_bar/v_cnt_reg[10]/C
                         clock pessimism              0.449     6.251    
                         clock uncertainty           -0.214     6.038    
    SLICE_X106Y64        FDRE (Setup_fdre_C_R)       -0.352     5.686    hdmi_color_bar/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.840ns (25.925%)  route 2.400ns (74.075%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 5.802 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.562    -0.464    hdmi_color_bar/video_clk
    SLICE_X108Y68        FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDRE (Prop_fdre_C_Q)         0.398    -0.066 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=5, routed)           0.737     0.671    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X111Y67        LUT6 (Prop_lut6_I0_O)        0.232     0.903 f  hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=4, routed)           0.691     1.594    hdmi_color_bar/v_cnt[11]_i_6_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I3_O)        0.105     1.699 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.579     2.278    hdmi_color_bar/v_cnt
    SLICE_X107Y63        LUT6 (Prop_lut6_I0_O)        0.105     2.383 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.394     2.777    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X106Y64        FDRE                                         r  hdmi_color_bar/v_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.100 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.104    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.862 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.317    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.394 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.408     5.802    hdmi_color_bar/video_clk
    SLICE_X106Y64        FDRE                                         r  hdmi_color_bar/v_cnt_reg[11]/C
                         clock pessimism              0.449     6.251    
                         clock uncertainty           -0.214     6.038    
    SLICE_X106Y64        FDRE (Setup_fdre_C_R)       -0.352     5.686    hdmi_color_bar/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.840ns (25.925%)  route 2.400ns (74.075%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 5.802 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.562    -0.464    hdmi_color_bar/video_clk
    SLICE_X108Y68        FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDRE (Prop_fdre_C_Q)         0.398    -0.066 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=5, routed)           0.737     0.671    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X111Y67        LUT6 (Prop_lut6_I0_O)        0.232     0.903 f  hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=4, routed)           0.691     1.594    hdmi_color_bar/v_cnt[11]_i_6_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I3_O)        0.105     1.699 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.579     2.278    hdmi_color_bar/v_cnt
    SLICE_X107Y63        LUT6 (Prop_lut6_I0_O)        0.105     2.383 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.394     2.777    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X106Y64        FDRE                                         r  hdmi_color_bar/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.100 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.104    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.862 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.317    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.394 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.408     5.802    hdmi_color_bar/video_clk
    SLICE_X106Y64        FDRE                                         r  hdmi_color_bar/v_cnt_reg[9]/C
                         clock pessimism              0.449     6.251    
                         clock uncertainty           -0.214     6.038    
    SLICE_X106Y64        FDRE (Setup_fdre_C_R)       -0.352     5.686    hdmi_color_bar/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.840ns (26.871%)  route 2.286ns (73.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 5.804 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.562    -0.464    hdmi_color_bar/video_clk
    SLICE_X108Y68        FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDRE (Prop_fdre_C_Q)         0.398    -0.066 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=5, routed)           0.737     0.671    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X111Y67        LUT6 (Prop_lut6_I0_O)        0.232     0.903 f  hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=4, routed)           0.691     1.594    hdmi_color_bar/v_cnt[11]_i_6_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I3_O)        0.105     1.699 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.579     2.278    hdmi_color_bar/v_cnt
    SLICE_X107Y63        LUT6 (Prop_lut6_I0_O)        0.105     2.383 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.280     2.662    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X106Y62        FDRE                                         r  hdmi_color_bar/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.100 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.104    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.862 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.317    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.394 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.410     5.804    hdmi_color_bar/video_clk
    SLICE_X106Y62        FDRE                                         r  hdmi_color_bar/v_cnt_reg[1]/C
                         clock pessimism              0.449     6.253    
                         clock uncertainty           -0.214     6.040    
    SLICE_X106Y62        FDRE (Setup_fdre_C_R)       -0.352     5.688    hdmi_color_bar/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.688    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.840ns (26.871%)  route 2.286ns (73.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 5.804 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.562    -0.464    hdmi_color_bar/video_clk
    SLICE_X108Y68        FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDRE (Prop_fdre_C_Q)         0.398    -0.066 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=5, routed)           0.737     0.671    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X111Y67        LUT6 (Prop_lut6_I0_O)        0.232     0.903 f  hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=4, routed)           0.691     1.594    hdmi_color_bar/v_cnt[11]_i_6_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I3_O)        0.105     1.699 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.579     2.278    hdmi_color_bar/v_cnt
    SLICE_X107Y63        LUT6 (Prop_lut6_I0_O)        0.105     2.383 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.280     2.662    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X106Y62        FDRE                                         r  hdmi_color_bar/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.100 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.104    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.862 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.317    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.394 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.410     5.804    hdmi_color_bar/video_clk
    SLICE_X106Y62        FDRE                                         r  hdmi_color_bar/v_cnt_reg[2]/C
                         clock pessimism              0.449     6.253    
                         clock uncertainty           -0.214     6.040    
    SLICE_X106Y62        FDRE (Setup_fdre_C_R)       -0.352     5.688    hdmi_color_bar/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.688    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.840ns (26.871%)  route 2.286ns (73.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 5.804 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.562    -0.464    hdmi_color_bar/video_clk
    SLICE_X108Y68        FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDRE (Prop_fdre_C_Q)         0.398    -0.066 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=5, routed)           0.737     0.671    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X111Y67        LUT6 (Prop_lut6_I0_O)        0.232     0.903 f  hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=4, routed)           0.691     1.594    hdmi_color_bar/v_cnt[11]_i_6_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I3_O)        0.105     1.699 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.579     2.278    hdmi_color_bar/v_cnt
    SLICE_X107Y63        LUT6 (Prop_lut6_I0_O)        0.105     2.383 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.280     2.662    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X106Y62        FDRE                                         r  hdmi_color_bar/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.100 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.104    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.862 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.317    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.394 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.410     5.804    hdmi_color_bar/video_clk
    SLICE_X106Y62        FDRE                                         r  hdmi_color_bar/v_cnt_reg[3]/C
                         clock pessimism              0.449     6.253    
                         clock uncertainty           -0.214     6.040    
    SLICE_X106Y62        FDRE (Setup_fdre_C_R)       -0.352     5.688    hdmi_color_bar/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.688    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                  3.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.626    -0.557    rgb2dvi_m0/LockLostReset/SyncAsyncx/video_clk
    SLICE_X113Y71        FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDPE (Prop_fdpe_C_Q)         0.141    -0.416 r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.360    rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y71        FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.896    -0.796    rgb2dvi_m0/LockLostReset/SyncAsyncx/video_clk
    SLICE_X113Y71        FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.239    -0.557    
    SLICE_X113Y71        FDPE (Hold_fdpe_C_D)         0.075    -0.482    rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.839%)  route 0.073ns (28.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.626    -0.557    rgb2dvi_m0/DataEncoders[2].DataEncoder/video_clk
    SLICE_X110Y72        FDRE                                         r  rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/Q
                         net (fo=7, routed)           0.073    -0.343    rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[3]
    SLICE_X111Y72        LUT6 (Prop_lut6_I2_O)        0.045    -0.298 r  rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.298    rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1_n_0
    SLICE_X111Y72        FDSE                                         r  rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.895    -0.797    rgb2dvi_m0/DataEncoders[2].DataEncoder/video_clk
    SLICE_X111Y72        FDSE                                         r  rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X111Y72        FDSE (Hold_fdse_C_D)         0.092    -0.452    rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.563%)  route 0.074ns (28.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.626    -0.557    rgb2dvi_m0/DataEncoders[2].DataEncoder/video_clk
    SLICE_X110Y72        FDRE                                         r  rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/Q
                         net (fo=7, routed)           0.074    -0.342    rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[3]
    SLICE_X111Y72        LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.297    rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X111Y72        FDRE                                         r  rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.895    -0.797    rgb2dvi_m0/DataEncoders[2].DataEncoder/video_clk
    SLICE_X111Y72        FDRE                                         r  rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X111Y72        FDRE (Hold_fdre_C_D)         0.091    -0.453    rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.942%)  route 0.105ns (36.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.626    -0.557    rgb2dvi_m0/DataEncoders[2].DataEncoder/video_clk
    SLICE_X110Y72        FDRE                                         r  rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/Q
                         net (fo=7, routed)           0.105    -0.311    rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[4]
    SLICE_X111Y72        LUT6 (Prop_lut6_I4_O)        0.045    -0.266 r  rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.266    rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1_n_0
    SLICE_X111Y72        FDSE                                         r  rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.895    -0.797    rgb2dvi_m0/DataEncoders[2].DataEncoder/video_clk
    SLICE_X111Y72        FDSE                                         r  rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X111Y72        FDSE (Hold_fdse_C_D)         0.092    -0.452    rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.916%)  route 0.082ns (28.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.599    -0.584    rgb2dvi_m0/DataEncoders[1].DataEncoder/video_clk
    SLICE_X104Y70        FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y70        FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/Q
                         net (fo=7, routed)           0.082    -0.338    rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[4]
    SLICE_X105Y70        LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.293    rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_2[2]
    SLICE_X105Y70        FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.868    -0.824    rgb2dvi_m0/DataEncoders[1].DataEncoder/video_clk
    SLICE_X105Y70        FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X105Y70        FDRE (Hold_fdre_C_D)         0.091    -0.480    rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 hdmi_color_bar/rgb_b_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.712%)  route 0.125ns (43.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.628    -0.555    hdmi_color_bar/video_clk
    SLICE_X108Y68        FDRE                                         r  hdmi_color_bar/rgb_b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  hdmi_color_bar/rgb_b_reg_reg[5]/Q
                         net (fo=2, routed)           0.125    -0.266    rgb2dvi_m0/DataEncoders[0].DataEncoder/p_0_in0_in
    SLICE_X112Y68        FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.899    -0.793    rgb2dvi_m0/DataEncoders[0].DataEncoder/video_clk
    SLICE_X112Y68        FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.275    -0.518    
    SLICE_X112Y68        FDRE (Hold_fdre_C_D)         0.059    -0.459    rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 hdmi_color_bar/hs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.297%)  route 0.170ns (54.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.632    -0.551    hdmi_color_bar/video_clk
    SLICE_X110Y65        FDRE                                         r  hdmi_color_bar/hs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  hdmi_color_bar/hs_reg_reg/Q
                         net (fo=2, routed)           0.170    -0.239    rgb2dvi_m0/DataEncoders[0].DataEncoder/hs_reg
    SLICE_X112Y66        SRL16E                                       r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.901    -0.791    rgb2dvi_m0/DataEncoders[0].DataEncoder/video_clk
    SLICE_X112Y66        SRL16E                                       r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
                         clock pessimism              0.253    -0.538    
    SLICE_X112Y66        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.436    rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.128ns (17.331%)  route 0.611ns (82.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.626    -0.557    rgb2dvi_m0/LockLostReset/SyncAsyncx/video_clk
    SLICE_X113Y71        FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDPE (Prop_fdpe_C_Q)         0.128    -0.429 r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.611     0.182    rgb2dvi_m0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y68         OSERDESE2                                    r  rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.896    -0.796    rgb2dvi_m0/DataEncoders[0].DataSerializer/video_clk
    OLOGIC_X1Y68         OSERDESE2                                    r  rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.275    -0.521    
    OLOGIC_X1Y68         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505    -0.016    rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.198%)  route 0.093ns (30.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.631    -0.552    rgb2dvi_m0/DataEncoders[0].DataEncoder/video_clk
    SLICE_X112Y66        FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_2_reg/Q
                         net (fo=5, routed)           0.093    -0.295    rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_2
    SLICE_X113Y66        LUT4 (Prop_lut4_I2_O)        0.045    -0.250 r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    rgb2dvi_m0/DataEncoders[0].DataEncoder/q_out_20_in[0]
    SLICE_X113Y66        FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.901    -0.791    rgb2dvi_m0/DataEncoders[0].DataEncoder/video_clk
    SLICE_X113Y66        FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.252    -0.539    
    SLICE_X113Y66        FDRE (Hold_fdre_C_D)         0.091    -0.448    rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.530%)  route 0.149ns (44.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.599    -0.584    rgb2dvi_m0/DataEncoders[1].DataEncoder/video_clk
    SLICE_X105Y70        FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/Q
                         net (fo=7, routed)           0.149    -0.294    rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[2]
    SLICE_X104Y70        LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.249    rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X104Y70        FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.868    -0.824    rgb2dvi_m0/DataEncoders[1].DataEncoder/video_clk
    SLICE_X104Y70        FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X104Y70        FDRE (Hold_fdre_C_D)         0.120    -0.451    rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         6.737       5.144      BUFGCTRL_X0Y16   video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y74     rgb2dvi_m0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y73     rgb2dvi_m0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y67     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y70     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y69     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y72     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y71     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y68     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.737       5.488      MMCME2_ADV_X1Y1  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.737       206.623    MMCME2_ADV_X1Y1  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.368       2.514      SLICE_X112Y66    rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.368       2.514      SLICE_X108Y65    rgb2dvi_m0/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.368       2.514      SLICE_X108Y65    rgb2dvi_m0/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.368       2.514      SLICE_X112Y65    rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.368       2.514      SLICE_X112Y65    rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.368       2.514      SLICE_X112Y66    rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y68    hdmi_color_bar/active_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y68    hdmi_color_bar/active_x_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y68    hdmi_color_bar/active_x_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y68    hdmi_color_bar/active_x_reg[8]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.368       2.514      SLICE_X112Y66    rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.368       2.514      SLICE_X112Y66    rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.368       2.514      SLICE_X108Y65    rgb2dvi_m0/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.368       2.514      SLICE_X112Y65    rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.368       2.514      SLICE_X112Y65    rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.368       2.514      SLICE_X108Y65    rgb2dvi_m0/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X111Y66    rgb2dvi_m0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X111Y66    rgb2dvi_m0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X111Y66    rgb2dvi_m0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X111Y66    rgb2dvi_m0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.245ns,  Total Violation       -1.234ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.347       -0.245     BUFGCTRL_X0Y17   video_pll_m0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y74     rgb2dvi_m0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y73     rgb2dvi_m0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y67     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y70     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y69     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y72     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y71     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y68     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X1Y1  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X1Y1  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         80.000      78.408     BUFGCTRL_X0Y18   video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y1  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y1  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



