$date
	Thu Feb 16 14:59:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module m_iverilog_testbench $end
$var wire 32 ! w_rout [31:0] $end
$var wire 32 " w_wd_data [31:0] $end
$var wire 1 # w_i_en $end
$var wire 32 $ w_i_data [31:0] $end
$var wire 32 % w_i_addr [31:0] $end
$var wire 4 & w_d_we [3:0] $end
$var wire 32 ' w_d_data [31:0] $end
$var wire 32 ( w_d_addr [31:0] $end
$var wire 32 ) tmpdata [31:0] $end
$var reg 1 * r_clk $end
$var reg 1 + r_core_rst $end
$var reg 1 , r_rst $end
$scope module dmem $end
$var wire 9 - ADDR1 [8:0] $end
$var wire 9 . ADDR2 [8:0] $end
$var wire 1 * CLK1 $end
$var wire 1 * CLK2 $end
$var wire 1 / EN1 $end
$var wire 1 0 EN2 $end
$var wire 32 1 IDATA1 [31:0] $end
$var wire 32 2 ODATA2 [31:0] $end
$var wire 4 3 WE1 [3:0] $end
$var wire 4 4 WE2 [3:0] $end
$var wire 32 5 IDATA2 [31:0] $end
$var reg 32 6 ODATA1 [31:0] $end
$upscope $end
$scope module imem $end
$var wire 1 * CLK $end
$var wire 32 7 IDATA [31:0] $end
$var wire 32 8 ODATA [31:0] $end
$var wire 9 9 RADDR [8:0] $end
$var wire 9 : WADDR [8:0] $end
$var wire 1 ; WE $end
$var wire 1 # EN $end
$var reg 9 < r_raddr [8:0] $end
$upscope $end
$scope module p $end
$var wire 1 = w_arithmetic_shift $end
$var wire 1 > w_beq $end
$var wire 1 ? w_bge $end
$var wire 1 @ w_bgeu $end
$var wire 1 A w_blt $end
$var wire 1 B w_bltu $end
$var wire 1 C w_bne $end
$var wire 1 D w_cal_addr_en $end
$var wire 1 * w_clk $end
$var wire 32 E w_d_in [31:0] $end
$var wire 32 F w_i_addr [31:0] $end
$var wire 1 # w_i_en $end
$var wire 32 G w_i_in [31:0] $end
$var wire 32 H w_ir [31:0] $end
$var wire 1 I w_itype_shift $end
$var wire 1 J w_npcadd_en $end
$var wire 1 K w_op_branch $end
$var wire 1 L w_op_jalr $end
$var wire 1 M w_op_lb $end
$var wire 1 N w_op_lbu $end
$var wire 1 O w_op_lh $end
$var wire 1 P w_op_lhu $end
$var wire 1 Q w_op_lw $end
$var wire 1 R w_op_sb $end
$var wire 1 S w_op_setlessthan $end
$var wire 1 T w_op_sh $end
$var wire 1 U w_op_shift_left $end
$var wire 1 V w_op_shift_right $end
$var wire 1 W w_op_sll $end
$var wire 1 X w_op_slli $end
$var wire 1 Y w_op_sra $end
$var wire 1 Z w_op_srai $end
$var wire 1 [ w_op_srl $end
$var wire 1 \ w_op_srli $end
$var wire 1 ] w_op_sw $end
$var wire 32 ^ w_rout [31:0] $end
$var wire 1 _ w_rst_x $end
$var wire 1 ` w_slt $end
$var wire 1 a w_sltu $end
$var wire 32 b w_wdata [31:0] $end
$var wire 2 c w_to_r_npc [1:0] $end
$var wire 2 d w_tmp_result [1:0] $end
$var wire 2 e w_shiftregb_2 [1:0] $end
$var wire 2 f w_shiftrega_2 [1:0] $end
$var wire 4 g w_shift_ctrl [3:0] $end
$var wire 5 h w_rs2 [4:0] $end
$var wire 5 i w_rs1 [4:0] $end
$var wire 2 j w_rrs2toshiftreg [1:0] $end
$var wire 32 k w_rrs2 [31:0] $end
$var wire 2 l w_rrs1toshiftreg [1:0] $end
$var wire 32 m w_rrs1 [31:0] $end
$var wire 32 n w_result [31:0] $end
$var wire 1 o w_reg_we $end
$var wire 5 p w_rd [4:0] $end
$var wire 2 q w_pc_2 [1:0] $end
$var wire 1 r w_op_sltu $end
$var wire 1 s w_op_slt $end
$var wire 1 t w_op_ld $end
$var wire 1 u w_op_jump $end
$var wire 1 v w_op_jal $end
$var wire 1 w w_op_imm $end
$var wire 1 x w_op_bne $end
$var wire 1 y w_op_bltu $end
$var wire 1 z w_op_blt $end
$var wire 1 { w_op_bgeu $end
$var wire 1 | w_op_bge $end
$var wire 1 } w_op_beq $end
$var wire 1 ~ w_op_auipc $end
$var wire 7 !" w_op [6:0] $end
$var wire 2 "" w_npc_2 [1:0] $end
$var wire 1 #" w_mem_we $end
$var wire 2 $" w_in_shiftregb [1:0] $end
$var wire 2 %" w_in_shiftrega [1:0] $end
$var wire 2 &" w_imm_2 [1:0] $end
$var wire 32 '" w_imm [31:0] $end
$var wire 7 (" w_funct7 [6:0] $end
$var wire 3 )" w_funct3 [2:0] $end
$var wire 2 *" w_dmem_offset [1:0] $end
$var wire 4 +" w_d_we [3:0] $end
$var wire 32 ," w_d_out [31:0] $end
$var wire 32 -" w_d_addr [31:0] $end
$var wire 1 ." w_carry $end
$var wire 7 /" w_bru_ctrl [6:0] $end
$var wire 2 0" w_alu_result [1:0] $end
$var wire 2 1" w_alu_in2 [1:0] $end
$var wire 2 2" w_alu_in1 [1:0] $end
$var wire 10 3" w_alu_ctrl [9:0] $end
$var reg 1 4" r_auipc_delay $end
$var reg 1 5" r_beq $end
$var reg 1 6" r_bge $end
$var reg 1 7" r_bgeu $end
$var reg 1 8" r_branch_delay $end
$var reg 1 9" r_bru_result $end
$var reg 1 :" r_cal_addr_en $end
$var reg 1 ;" r_carry $end
$var reg 6 <" r_cnt [5:0] $end
$var reg 2 =" r_dmem_offset [1:0] $end
$var reg 1 >" r_i_en $end
$var reg 32 ?" r_npc [31:0] $end
$var reg 1 @" r_npcadd_en $end
$var reg 32 A" r_pc [31:0] $end
$var reg 1 B" r_pcupdate $end
$var reg 1 C" r_reg_we $end
$var reg 32 D" r_result [31:0] $end
$var reg 1 E" r_rst $end
$var reg 1 F" r_sge $end
$var reg 1 G" r_sgeu $end
$var reg 32 H" r_shiftrega [31:0] $end
$var reg 1 I" r_shiftrega_msb $end
$var reg 32 J" r_shiftregb [31:0] $end
$var reg 1 K" r_shiftregb_msb $end
$var reg 5 L" r_state [4:0] $end
$var reg 1 M" r_tmp $end
$scope function f_mux_to_w_alu_in1 $end
$var reg 2 N" w_npc_2 [1:0] $end
$var reg 1 O" w_op_auipc $end
$var reg 1 P" w_op_jal $end
$var reg 2 Q" w_shiftrega_2 [1:0] $end
$var reg 5 R" w_state [4:0] $end
$upscope $end
$scope function f_mux_to_w_alu_in2 $end
$var reg 1 S" w_bru_result $end
$var reg 2 T" w_imm_2 [1:0] $end
$var reg 2 U" w_pcupdate [1:0] $end
$var reg 2 V" w_shiftregb_2 [1:0] $end
$var reg 5 W" w_state [4:0] $end
$upscope $end
$scope function f_mux_to_w_imm_2 $end
$var reg 32 X" w_imm [31:0] $end
$var reg 1 Y" w_op_sb $end
$var reg 1 Z" w_op_sh $end
$var reg 6 [" w_sel [5:0] $end
$upscope $end
$scope function f_mux_to_w_in_shiftrega $end
$var reg 2 \" w_alu_result [1:0] $end
$var reg 1 ]" w_arithmetic_shift $end
$var reg 6 ^" w_cnt [5:0] $end
$var reg 1 _" w_op_lb $end
$var reg 1 `" w_op_lbu $end
$var reg 1 a" w_op_lh $end
$var reg 1 b" w_op_lhu $end
$var reg 1 c" w_op_lw $end
$var reg 2 d" w_rrs1toshiftreg [1:0] $end
$var reg 1 e" w_shiftrega_msb $end
$var reg 2 f" w_shiftregb_2 [1:0] $end
$var reg 1 g" w_shiftregb_msb $end
$var reg 5 h" w_state [4:0] $end
$var reg 2 i" w_tmp_result [1:0] $end
$upscope $end
$scope function f_mux_to_w_in_shiftregb $end
$var reg 6 j" w_cnt [5:0] $end
$var reg 2 k" w_dmem_offset [1:0] $end
$var reg 2 l" w_imm_2 [1:0] $end
$var reg 1 m" w_op_imm $end
$var reg 1 n" w_op_sb $end
$var reg 1 o" w_op_sh $end
$var reg 1 p" w_op_sw $end
$var reg 2 q" w_rrs2toshiftreg [1:0] $end
$var reg 2 r" w_shiftregb_2 [1:0] $end
$var reg 5 s" w_state [4:0] $end
$upscope $end
$scope function f_mux_to_w_rrstoshiftreg $end
$var reg 1 t" w_en $end
$var reg 32 u" w_in [31:0] $end
$var reg 1 v" w_op_sb $end
$var reg 1 w" w_op_sh $end
$var reg 6 x" w_sel [5:0] $end
$upscope $end
$scope function f_mux_to_w_tmp_result $end
$var reg 1 y" w_arithmetic_shift $end
$var reg 1 z" w_cnt_4 $end
$var reg 1 {" w_shiftreg_0 $end
$var reg 1 |" w_shiftreg_31 $end
$var reg 1 }" w_shiftrega_msb $end
$var reg 5 ~" w_state [4:0] $end
$var reg 1 !# w_tmp $end
$upscope $end
$scope module ALU0 $end
$var wire 2 "# w_alu_in1 [1:0] $end
$var wire 2 ## w_alu_in2 [1:0] $end
$var wire 2 $# w_alu_result [1:0] $end
$var wire 1 D w_cal_addr_en $end
$var wire 1 ;" w_carry_in $end
$var wire 1 ." w_carry_out $end
$var wire 1 J w_npcadd_en $end
$var wire 10 %# w_alu_ctrl [9:0] $end
$var reg 2 &# r_alu_result [1:0] $end
$var reg 1 '# r_carry_out $end
$upscope $end
$scope module decoder0 $end
$var wire 1 (# w_i_type $end
$var wire 32 )# w_imm [31:0] $end
$var wire 32 *# w_ir [31:0] $end
$var wire 1 #" w_mem_we $end
$var wire 1 w w_op_imm $end
$var wire 1 o w_reg_we $end
$var wire 1 +# w_u_type $end
$var wire 5 ,# w_shamt [4:0] $end
$var wire 1 -# w_s_type $end
$var wire 5 .# w_rs2 [4:0] $end
$var wire 5 /# w_rs1 [4:0] $end
$var wire 5 0# w_rd [4:0] $end
$var wire 1 1# w_r_type $end
$var wire 1 t w_op_ld $end
$var wire 5 2# w_op [4:0] $end
$var wire 1 3# w_j_type $end
$var wire 32 4# w_imm_U [31:0] $end
$var wire 32 5# w_imm_S [31:0] $end
$var wire 32 6# w_imm_J [31:0] $end
$var wire 32 7# w_imm_I [31:0] $end
$var wire 32 8# w_imm_B [31:0] $end
$var wire 7 9# w_funct7 [6:0] $end
$var wire 3 :# w_funct3 [2:0] $end
$var wire 1 ;# w_b_type $end
$var reg 10 <# r_alu_ctrl [9:0] $end
$var reg 4 =# r_alu_ctrl0 [3:0] $end
$var reg 7 ># r_bru_ctrl [6:0] $end
$var reg 4 ?# r_shift_ctrl [3:0] $end
$upscope $end
$scope module regfile0 $end
$var wire 1 * w_clk $end
$var wire 5 @# w_rd [4:0] $end
$var wire 32 A# w_rdata1 [31:0] $end
$var wire 32 B# w_rdata2 [31:0] $end
$var wire 5 C# w_rs1 [4:0] $end
$var wire 5 D# w_rs2 [4:0] $end
$var wire 32 E# w_wdata [31:0] $end
$var wire 1 C" w_we $end
$var integer 32 F# i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 F#
b0 E#
b100 D#
b11 C#
b0 B#
b10000000000000000000000000000 A#
b11111 @#
bx ?#
b0 >#
b1111 =#
b0 <#
0;#
b100 :#
b0 9#
b0 8#
b100 7#
b0 6#
b0 5#
b0 4#
03#
b0 2#
01#
b11111 0#
b11 /#
b100 .#
0-#
b100 ,#
0+#
b10000011100111110000011 *#
b100 )#
1(#
x'#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
0!#
b0 ~"
0}"
0|"
0{"
0z"
0y"
b1 x"
0w"
0v"
b0 u"
0t"
b0 s"
b0 r"
bx q"
0p"
0o"
0n"
0m"
b0 l"
b0 k"
b1 j"
b0 i"
b0 h"
0g"
b0 f"
0e"
bx d"
0c"
0b"
0a"
1`"
0_"
b1 ^"
0]"
b0 \"
b1 ["
0Z"
0Y"
b100 X"
b0 W"
b0 V"
b0 U"
b0 T"
0S"
b0 R"
b0 Q"
0P"
0O"
b0 N"
0M"
b0 L"
0K"
b0 J"
0I"
b0 H"
0G"
0F"
0E"
b0 D"
0C"
0B"
b0 A"
0@"
b100 ?"
0>"
b0 ="
b1 <"
0;"
0:"
09"
08"
07"
06"
05"
04"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
x."
b0 -"
b0 ,"
b0 +"
b0 *"
b100 )"
b0 ("
b100 '"
b0 &"
b0 %"
b0 $"
0#"
b0 ""
b11 !"
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
1t
0s
0r
b0 q
b11111 p
1o
b0 n
b10000000000000000000000000000 m
bx l
b0 k
bx j
b11 i
b100 h
bx g
b0 f
b0 e
b0 d
b0 c
b0 b
1a
1`
x_
bz ^
0]
x\
0[
0Z
0Y
xX
0W
xV
xU
0T
0S
0R
0Q
0P
0O
1N
0M
1L
0K
0J
xI
b10000011100111110000011 H
b10000011100111110000011 G
b0 F
b0 E
0D
1C
1B
1A
0@
0?
0>
0=
b0 <
0;
b0 :
b0 9
b10000011100111110000011 8
b0 7
bx 6
b0 5
b0 4
b0 3
b0 2
b0 1
x0
0/
b0 .
b0 -
0,
x+
0*
bx )
b0 (
b0 '
b0 &
b0 %
b10000011100111110000011 $
0#
b0 "
bz !
$end
#500
b0 q"
b0 j
b1 h"
b0 d"
b0 $"
b1 s"
b0 l
1t"
b0 u"
b1 ~"
b1 R"
b1 W"
0B
0A
0C
0."
0'#
b1 L"
1@
17"
1?
16"
1>
15"
1J
1@"
xE"
1_
10
0+
1*
#1000
0*
#1500
b10 c
b10 \"
b1 T"
b1 2"
b1 "#
b1 N"
b10 0"
b10 $#
b10 &#
b10 ^"
b10 j"
b1 l"
b10000000000000000000000000000 u"
b10 x"
b1 &"
b10 ["
b1 ""
b1 1"
b1 ##
b1 U"
b10 <"
b1 ?"
1B"
0E"
1*
#2000
0*
#2500
b0 c
b0 \"
b0 T"
b0 2"
b0 "#
b0 N"
b0 0"
b0 $#
b0 &#
b11 ^"
b11 j"
b0 l"
b11 x"
b10000000000000000000000000000 u"
b0 &"
b11 ["
b0 ""
b0 1"
b0 ##
b0 U"
b11 <"
b10000000000000000000000000000000 ?"
b1000000000000000000000000000000 %
b1000000000000000000000000000000 F
b1000000000000000000000000000000 A"
0B"
1*
#3000
0*
#3500
b100 ^"
b100 j"
b100 x"
b10000000000000000000000000000 u"
b100 ["
b100 <"
b100000000000000000000000000000 ?"
b10000000000000000000000000000 %
b10000000000000000000000000000 F
b10000000000000000000000000000 A"
1*
#4000
0*
#4500
b101 ^"
b101 j"
b101 x"
b10000000000000000000000000000 u"
b101 ["
b101 <"
b1000000000000000000000000000 ?"
b100000000000000000000000000 %
b100000000000000000000000000 F
b100000000000000000000000000 A"
1*
#5000
0*
#5500
b110 ^"
b110 j"
b110 x"
b10000000000000000000000000000 u"
b110 ["
b110 <"
b10000000000000000000000000 ?"
b1000000000000000000000000 %
b1000000000000000000000000 F
b1000000000000000000000000 A"
1*
#6000
0*
#6500
b111 ^"
b111 j"
b111 x"
b10000000000000000000000000000 u"
b111 ["
b111 <"
b100000000000000000000000 ?"
b10000000000000000000000 %
b10000000000000000000000 F
b10000000000000000000000 A"
1*
#7000
0*
#7500
b1000 ^"
b1000 j"
b1000 x"
b10000000000000000000000000000 u"
b1000 ["
b1000 <"
b1000000000000000000000 ?"
b100000000000000000000 %
b100000000000000000000 F
b100000000000000000000 A"
1*
#8000
0*
#8500
b1001 ^"
b1001 j"
b1001 x"
b10000000000000000000000000000 u"
b1001 ["
b1001 <"
b10000000000000000000 ?"
b1000000000000000000 %
b1000000000000000000 F
b1000000000000000000 A"
1*
#9000
0*
#9500
b1010 ^"
b1010 j"
b1010 x"
b10000000000000000000000000000 u"
b1010 ["
b1010 <"
b100000000000000000 ?"
b10000000000000000 %
b10000000000000000 F
b10000000000000000 A"
1*
#10000
0*
#10500
b1011 ^"
b1011 j"
b1011 x"
b10000000000000000000000000000 u"
b1011 ["
b1011 <"
b1000000000000000 ?"
b100000000000000 %
b100000000000000 F
b100000000000000 A"
1*
#11000
0*
#11500
b1100 ^"
b1100 j"
b1100 x"
b10000000000000000000000000000 u"
b1100 ["
b1100 <"
b10000000000000 ?"
b1000000000000 %
b1000000000000 F
b1000000000000 A"
1*
#12000
0*
#12500
b1101 ^"
b1101 j"
b1101 x"
b10000000000000000000000000000 u"
b1101 ["
b100000000 9
b1101 <"
b100000000000 ?"
b10000000000 %
b10000000000 F
b10000000000 A"
1*
#13000
0*
#13500
b1110 ^"
b1110 j"
b1110 x"
b10000000000000000000000000000 u"
b1110 ["
b1000000 9
b1110 <"
b1000000000 ?"
b100000000 %
b100000000 F
b100000000 A"
1*
#14000
0*
#14500
b1 %"
b1111 ^"
b1 d"
b1111 j"
b1 l
b1111 x"
b10000000000000000000000000000 u"
b1111 ["
b10000 9
b1111 <"
b10000000 ?"
b1000000 %
b1000000 F
b1000000 A"
1*
#15000
0*
#15500
1z"
b0 %"
b10000 ^"
b0 d"
b10000 j"
b0 l
b10000 x"
b10000000000000000000000000000 u"
b10000 ["
b100 9
1C
b10000 <"
b1000000000000000000000000000000 H"
b100000 ?"
b10000 %
b10000 F
b10000 A"
0>
05"
1*
#16000
0*
#16500
bx q"
bx j
0z"
b10 ~"
b10 R"
b10 W"
b1 ^"
b10 h"
bx d"
b1 j"
b10 s"
bx l
0t"
b1 x"
b0 u"
b1 ["
b1 9
b10 L"
0J
0@"
b1 <"
b10000000000000000000000000000 H"
b1000 ?"
b100 %
b100 F
b100 A"
1*
#17000
0*
#17500
b1100 h"
b1100 s"
b1100 ~"
b1100 R"
b1100 W"
1D
1:"
b1100 L"
1*
#18000
0*
#18500
b1 c
b1 %"
b1 \"
b1 0"
b1 $#
b1 &#
b1 1"
b1 ##
b1 T"
b10 ^"
b10 j"
b1 l"
b10000000000000000000000000000 u"
b10 x"
b1 &"
b10 ["
b10 <"
b100000000000000000000000000 H"
1*
#19000
0*
#19500
b0 c
b0 %"
b0 \"
b0 0"
b0 $#
b0 &#
b0 1"
b0 ##
b0 T"
b11 ^"
b11 j"
b0 l"
b11 x"
b10000000000000000000000000000 u"
b0 &"
b11 ["
b11 <"
b1000001000000000000000000000000 H"
1*
#20000
0*
#20500
b100 ^"
b100 j"
b100 x"
b10000000000000000000000000000 u"
b100 ["
b100 <"
b10000010000000000000000000000 H"
1*
#21000
0*
#21500
b101 ^"
b101 j"
b101 x"
b10000000000000000000000000000 u"
b101 ["
b101 <"
b100000100000000000000000000 H"
1*
#22000
0*
#22500
b110 ^"
b110 j"
b110 x"
b10000000000000000000000000000 u"
b110 ["
b110 <"
b1000001000000000000000000 H"
1*
#23000
0*
#23500
b111 ^"
b111 j"
b111 x"
b10000000000000000000000000000 u"
b111 ["
b111 <"
b10000010000000000000000 H"
1*
#24000
0*
#24500
b1000 ^"
b1000 j"
b1000 x"
b10000000000000000000000000000 u"
b1000 ["
b1000 <"
b100000100000000000000 H"
1*
#25000
0*
#25500
b1001 ^"
b1001 j"
b1001 x"
b10000000000000000000000000000 u"
b1001 ["
b1001 <"
b1000001000000000000 H"
1*
#26000
0*
#26500
b1010 ^"
b1010 j"
b1010 x"
b10000000000000000000000000000 u"
b1010 ["
b1010 <"
b10000010000000000 H"
1*
#27000
0*
#27500
b1011 ^"
b1011 j"
b1011 x"
b10000000000000000000000000000 u"
b1011 ["
b1011 <"
b100000100000000 H"
1*
#28000
0*
#28500
b1100 ^"
b1100 j"
b1100 x"
b10000000000000000000000000000 u"
b1100 ["
b1100 <"
b1000001000000 H"
1*
#29000
0*
#29500
b1101 ^"
b1101 j"
b1101 x"
b10000000000000000000000000000 u"
b1101 ["
b1101 <"
b10000010000 H"
1*
#30000
0*
#30500
b1110 ^"
b1110 j"
b1110 x"
b10000000000000000000000000000 u"
b1110 ["
b1110 <"
b100000100 H"
1*
#31000
0*
#31500
b1 c
b1 %"
b1 \"
b1 0"
b1 $#
b1 &#
b1 2"
b1 "#
b1 Q"
1{"
b1111 ^"
b1111 j"
b1111 x"
b10000000000000000000000000000 u"
b1111 ["
b1 f
b1111 <"
b1000001 H"
1*
#32000
0*
#32500
b0 c
b0 %"
b0 \"
b0 0"
b0 $#
b0 &#
b0 2"
b0 "#
b0 Q"
1z"
0{"
b10000 ^"
b10000 j"
b10000 x"
b10000000000000000000000000000 u"
b10000 ["
b0 f
b10000 <"
b1000000000000000000000000010000 H"
1*
#33000
0*
#33500
b1110010011100100110111101100011 '
b1110010011100100110111101100011 2
b1110010011100100110111101100011 E
b1 .
b10000000000000000000000000100 (
b10000000000000000000000000100 -"
0z"
b1101 ~"
b1101 R"
b1101 W"
b1 ^"
b1101 h"
b1 j"
b1101 s"
b1 x"
b10000000000000000000000000000 u"
b1 ["
b1101 L"
0D
0:"
b1 <"
b10000000000000000000000000100 H"
1*
#34000
0*
#34500
b0 '
b0 2
b0 E
b0 .
b11 1"
b11 ##
b11 V"
b11 r"
b11 f"
b0 (
b0 -"
b11 e
b1110 h"
b1110 s"
b1110 ~"
b1110 R"
b1110 W"
b1110 L"
b1110010011100100110111101100011 J"
1*
#35000
0*
#35500
b11 %"
b1111 h"
b11 $"
b1111 s"
b1111 ~"
b1111 R"
b1111 W"
b1111 L"
1*
#36000
0*
#36500
b0 1"
b0 ##
b0 V"
b0 $"
b0 r"
b0 %"
b0 f"
b0 e
b1 T"
b1 2"
b1 "#
b1 Q"
1|"
1{"
b10 ^"
b10 j"
b1 l"
b10 x"
b10000000000000000000000000000 u"
b1 &"
b10 ["
b1 f
b10 <"
b11011100100111001001101111011000 J"
b11000100000000000000000000000001 H"
1*
#37000
0*
#37500
b10 1"
b10 ##
b10 V"
b10 $"
b10 r"
b10 %"
b10 f"
b10 e
b0 T"
b0 2"
b0 "#
b0 Q"
0|"
0{"
b11 ^"
b11 j"
b0 l"
b11 x"
b10000000000000000000000000000 u"
b0 &"
b11 ["
b0 f
b11 <"
b110111001001110010011011110110 J"
b110001000000000000000000000000 H"
1*
#38000
0*
#38500
b1 1"
b1 ##
b1 V"
b1 $"
b1 r"
b1 %"
b1 f"
b1 e
1|"
b100 ^"
b100 j"
b100 x"
b10000000000000000000000000000 u"
b100 ["
b100 <"
b10001101110010011100100110111101 J"
b10001100010000000000000000000000 H"
1*
#39000
0*
#39500
b11 1"
b11 ##
b11 V"
b11 $"
b11 r"
b11 f"
b11 e
0|"
b0 %"
b101 ^"
b101 j"
b101 x"
b10000000000000000000000000000 u"
b101 ["
b101 <"
b1100011011100100111001001101111 J"
b1100011000100000000000000000000 H"
1*
#40000
0*
#40500
b110 ^"
b110 j"
b110 x"
b10000000000000000000000000000 u"
b110 ["
b110 <"
b11011000110111001001110010011011 J"
b11000110001000000000000000000 H"
1*
#41000
0*
#41500
b10 1"
b10 ##
b10 V"
b10 $"
b10 r"
b10 f"
b10 e
b111 ^"
b111 j"
b111 x"
b10000000000000000000000000000 u"
b111 ["
b111 <"
b11110110001101110010011100100110 J"
b110001100010000000000000000 H"
1*
#42000
0*
#42500
b1 1"
b1 ##
b1 V"
b1 $"
b1 r"
b1 f"
b1 e
b1000 ^"
b1000 j"
b1000 x"
b10000000000000000000000000000 u"
b1000 ["
b1000 <"
b10111101100011011100100111001001 J"
b1100011000100000000000000 H"
1*
#43000
0*
#43500
b10 1"
b10 ##
b10 V"
b10 $"
b10 r"
b10 f"
b10 e
b1001 ^"
b1001 j"
b1001 x"
b10000000000000000000000000000 u"
b1001 ["
b1001 <"
b1101111011000110111001001110010 J"
b11000110001000000000000 H"
1*
#44000
0*
#44500
b0 1"
b0 ##
b0 V"
b0 $"
b0 r"
b0 f"
b0 e
b1010 ^"
b1010 j"
b1010 x"
b10000000000000000000000000000 u"
b1010 ["
b1010 <"
b10011011110110001101110010011100 J"
b110001100010000000000 H"
1*
#45000
0*
#45500
b11 1"
b11 ##
b11 V"
b11 $"
b11 r"
b11 f"
b11 e
b1011 ^"
b1011 j"
b1011 x"
b10000000000000000000000000000 u"
b1011 ["
b1011 <"
b100110111101100011011100100111 J"
b1100011000100000000 H"
1*
#46000
0*
#46500
b1 1"
b1 ##
b1 V"
b1 $"
b1 r"
b1 f"
b1 e
b1100 ^"
b1100 j"
b1100 x"
b10000000000000000000000000000 u"
b1100 ["
b1100 <"
b11001001101111011000110111001001 J"
b11000110001000000 H"
1*
#47000
0*
#47500
b10 1"
b10 ##
b10 V"
b10 $"
b10 r"
b10 f"
b10 e
b1101 ^"
b1101 j"
b1101 x"
b10000000000000000000000000000 u"
b1101 ["
b1101 <"
b1110010011011110110001101110010 J"
b110001100010000 H"
1*
#48000
0*
#48500
b0 1"
b0 ##
b0 V"
b0 $"
b0 r"
b0 f"
b0 e
b1110 ^"
b1110 j"
b1110 x"
b10000000000000000000000000000 u"
b1110 ["
b1110 <"
b10011100100110111101100011011100 J"
b1100011000100 H"
1*
#49000
0*
#49500
b11 1"
b11 ##
b11 V"
b11 $"
b11 r"
b11 f"
b11 e
b1 2"
b1 "#
b1 Q"
1{"
b1111 ^"
b1111 j"
b1111 x"
b10000000000000000000000000000 u"
b1111 ["
b1 f
b1111 <"
b100111001001101111011000110111 J"
b11000110001 H"
1*
#50000
0*
#50500
b1 1"
b1 ##
b1 V"
b1 $"
b1 r"
b1 f"
b1 e
b0 2"
b0 "#
b0 Q"
1z"
0{"
b10000 ^"
b10000 j"
b10000 x"
b10000000000000000000000000000 u"
b10000 ["
b0 f
b10000 <"
b11001001110010011011110110001101 J"
b110001100 H"
1*
#51000
0*
#51500
b11 1"
b11 ##
b11 V"
b11 r"
b11 f"
b11 e
0z"
b10010 ~"
1{"
b11 2"
b11 "#
b10010 R"
b11 Q"
b10010 W"
b1100011 b
b1100011 E#
b1100011 n
b1 ^"
b10010 h"
b0 $"
b1 j"
b10010 s"
b1 x"
b10000000000000000000000000000 u"
b1 ["
b11 f
b10010 L"
1C"
b1 <"
b1110010011100100110111101100011 J"
b1100011 H"
1*
#52000
0*
#52500
b0 h"
b0 s"
b0 ~"
b0 R"
b0 W"
b0 b
b0 E#
b0 n
b0 L"
0C"
1#
1>"
1*
#53000
0*
#53500
x]"
xy"
bx T"
x=
bx %"
bx l"
xP"
xL
xW
x[
xY
bx &"
xZ"
xY"
bx X"
xZ
bx 5#
bx '"
bx )#
bx000000000000 4#
x(#
bx 7#
xw"
xv"
b0 V"
xp"
xo"
xn"
xm"
b0 r"
bx q"
xb"
x`"
xc"
xa"
x_"
b0 f"
xv
xR
xT
x]
x#"
x-#
bx0 8#
bx0 6#
x+#
xP
xN
xQ
xO
xM
xw
xo
bx p
bx 0#
bx @#
bx m
bx A#
bx i
bx /#
bx C#
bx k
bx B#
bx h
bx .#
bx D#
bx j
bx u"
b0 c
b0 e
bx !"
bx )"
bx ("
x1#
x;#
x3#
xt
bx 2#
bx :#
bx 9#
bx ,#
b1 h"
b0 \"
bx d"
bx $"
b1 s"
bx l
1t"
b1 ~"
0{"
b0 2"
b0 "#
b1 R"
b0 Q"
b0 1"
b0 ##
b1 W"
0C
0."
0'#
b0 0"
b0 $#
b0 &#
b0 f
bx H
bx *#
bx $
bx 8
bx G
b1 <
b1 L"
1>
15"
1J
1@"
0#
0>"
b0 J"
b0 H"
1*
#54000
0*
#54500
b11 c
b11 \"
x|"
b10 2"
b10 "#
b10 N"
b11 0"
b11 $#
b11 &#
b10 ^"
b10 j"
b10 x"
b10 ["
b10 ""
b1 q
b0 9
b1 1"
b1 ##
b1 U"
xB
xA
xC
b10 <"
bx000000000000000000000000000000 J"
bx000000000000000000000000000000 H"
b10 ?"
b1 %
b1 F
b1 A"
1B"
x@
x7"
x?
x6"
x>
x5"
1*
#55000
0*
#55500
b0 c
b0 \"
b0 2"
b0 "#
b0 N"
b0 0"
b0 $#
b0 &#
b11 ^"
b11 j"
b11 x"
b11 ["
b0 ""
b0 q
b0 1"
b0 ##
b0 U"
b11 <"
bx0000000000000000000000000000 J"
bx0000000000000000000000000000 H"
b11000000000000000000000000000000 ?"
b10000000000000000000000000000000 %
b10000000000000000000000000000000 F
b10000000000000000000000000000000 A"
0B"
1*
#56000
0*
#56500
b100 ^"
b100 j"
b100 x"
b100 ["
b100 <"
bx00000000000000000000000000 J"
bx00000000000000000000000000 H"
b110000000000000000000000000000 ?"
b100000000000000000000000000000 %
b100000000000000000000000000000 F
b100000000000000000000000000000 A"
1*
#57000
0*
#57500
b101 ^"
b101 j"
b101 x"
b101 ["
b101 <"
bx000000000000000000000000 J"
bx000000000000000000000000 H"
b1100000000000000000000000000 ?"
b1000000000000000000000000000 %
b1000000000000000000000000000 F
b1000000000000000000000000000 A"
1*
#58000
0*
#58500
b110 ^"
b110 j"
b110 x"
b110 ["
b110 <"
bx0000000000000000000000 J"
bx0000000000000000000000 H"
b11000000000000000000000000 ?"
b10000000000000000000000000 %
b10000000000000000000000000 F
b10000000000000000000000000 A"
1*
#59000
0*
#59500
b111 ^"
b111 j"
b111 x"
b111 ["
b111 <"
bx00000000000000000000 J"
bx00000000000000000000 H"
b110000000000000000000000 ?"
b100000000000000000000000 %
b100000000000000000000000 F
b100000000000000000000000 A"
1*
#60000
0*
#60500
b1000 ^"
b1000 j"
b1000 x"
b1000 ["
b1000 <"
bx000000000000000000 J"
bx000000000000000000 H"
b1100000000000000000000 ?"
b1000000000000000000000 %
b1000000000000000000000 F
b1000000000000000000000 A"
1*
#61000
0*
#61500
b1001 ^"
b1001 j"
b1001 x"
b1001 ["
b1001 <"
bx0000000000000000 J"
bx0000000000000000 H"
b11000000000000000000 ?"
b10000000000000000000 %
b10000000000000000000 F
b10000000000000000000 A"
1*
#62000
0*
#62500
b1010 ^"
b1010 j"
b1010 x"
b1010 ["
b1010 <"
bx00000000000000 J"
bx00000000000000 H"
b110000000000000000 ?"
b100000000000000000 %
b100000000000000000 F
b100000000000000000 A"
1*
#63000
0*
#63500
b1011 ^"
b1011 j"
b1011 x"
b1011 ["
b1011 <"
bx000000000000 J"
bx000000000000 H"
b1100000000000000 ?"
b1000000000000000 %
b1000000000000000 F
b1000000000000000 A"
1*
#64000
0*
#64500
b1100 ^"
b1100 j"
b1100 x"
b1100 ["
b1100 <"
bx0000000000 J"
bx0000000000 H"
b11000000000000 ?"
b10000000000000 %
b10000000000000 F
b10000000000000 A"
1*
#65000
0*
#65500
b1101 ^"
b1101 j"
b1101 x"
b1101 ["
b1101 <"
bx00000000 J"
bx00000000 H"
b110000000000 ?"
b100000000000 %
b100000000000 F
b100000000000 A"
1*
#66000
0*
#66500
b1110 ^"
b1110 j"
b1110 x"
b1110 ["
b10000000 9
b1110 <"
bx000000 J"
bx000000 H"
b1100000000 ?"
b1000000000 %
b1000000000 F
b1000000000 A"
1*
#67000
0*
#67500
b1111 ^"
b1111 j"
b1111 x"
b1111 ["
b100000 9
b1111 <"
bx0000 J"
bx0000 H"
b11000000 ?"
b10000000 %
b10000000 F
b10000000 A"
1*
#68000
0*
#68500
1z"
b10000 ^"
b10000 j"
b10000 x"
b10000 ["
b1000 9
b10000 <"
bx00 J"
bx00 H"
b110000 ?"
b100000 %
b100000 F
b100000 A"
1*
#69000
0*
#69500
bx 1"
bx ##
bx V"
bx r"
bx f"
bx e
0z"
b10 ~"
x{"
bx 2"
bx "#
b10 R"
bx Q"
b10 W"
b0 %"
b1 ^"
b10 h"
b0 $"
b1 j"
b10 s"
0t"
b1 x"
b1 ["
bx f
b10 9
b10 L"
0J
0@"
b1 <"
bx J"
bx H"
b1100 ?"
b1000 %
b1000 F
b1000 A"
1*
#70000
0*
#70500
1*
#71000
0*
#71500
1*
#72000
0*
#72500
1*
#73000
0*
#73500
1*
#74000
0*
#74500
1*
#75000
0*
#75500
1*
#76000
0*
#76500
1*
#77000
0*
#77500
1*
#78000
0*
#78500
1*
#79000
0*
#79500
1*
#80000
0*
#80500
1*
#81000
0*
#81500
1*
#82000
0*
#82500
1*
#83000
0*
#83500
1*
#84000
0*
#84500
1*
#85000
0*
#85500
1*
#86000
0*
#86500
1*
#87000
0*
#87500
1*
#88000
0*
#88500
1*
#89000
0*
#89500
1*
#90000
0*
#90500
1*
#91000
0*
#91500
1*
#92000
0*
#92500
1*
#93000
0*
#93500
1*
#94000
0*
#94500
1*
#95000
0*
#95500
1*
#96000
0*
#96500
1*
#97000
0*
#97500
1*
#98000
0*
#98500
1*
#99000
0*
#99500
1*
#100000
0*
#100500
1*
#101000
0*
#101500
1*
#102000
0*
#102500
1*
#103000
0*
#103500
1*
#104000
0*
#104500
1*
#105000
0*
#105500
1*
#106000
0*
#106500
1*
#107000
0*
#107500
1*
#108000
0*
#108500
1*
#109000
0*
#109500
1*
#110000
0*
#110500
1*
#111000
0*
#111500
1*
#112000
0*
#112500
1*
#113000
0*
#113500
1*
#114000
0*
#114500
1*
#115000
0*
#115500
1*
#116000
0*
#116500
1*
#117000
0*
#117500
1*
#118000
0*
#118500
1*
#119000
0*
#119500
1*
#120000
0*
#120500
1*
#121000
0*
#121500
1*
#122000
0*
#122500
1*
#123000
0*
#123500
1*
#124000
0*
#124500
1*
#125000
0*
#125500
1*
#126000
0*
#126500
1*
#127000
0*
#127500
1*
#128000
0*
#128500
1*
#129000
0*
#129500
1*
#130000
0*
#130500
1*
#131000
0*
#131500
1*
#132000
0*
#132500
1*
#133000
0*
#133500
1*
#134000
0*
#134500
1*
#135000
0*
#135500
1*
#136000
0*
#136500
1*
#137000
0*
#137500
1*
#138000
0*
#138500
1*
#139000
0*
#139500
1*
#140000
0*
#140500
1*
#141000
0*
#141500
1*
#142000
0*
#142500
1*
#143000
0*
#143500
1*
#144000
0*
#144500
1*
#145000
0*
#145500
1*
#146000
0*
#146500
1*
#147000
0*
#147500
1*
#148000
0*
#148500
1*
#149000
0*
#149500
1*
#150000
0*
