# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/sound/renesas,rz-spdif.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Renesas RZ/G3S ASoC Sony/Philips Digital Interface Format Driver (SPDIF)

properties:
  compatible:
    items:
      - enum:
          - renesas,r9a08g045-spdif  # RZ/G3S
      - const: renesas,rz-spdif

  reg:
    maxItems: 1

  interrupts:
    maxItems: 1

  interrupt-names:
    items:
      - const: intreq_spdif_n

  clocks:
    maxItems: 3

  clock-names:
    items:
      - const: spdif
      - const: audio_clk1
      - const: audio_clk2

  power-domains:
    maxItems: 1

  resets:
    maxItems: 1

  dmas:
    minItems: 1
    maxItems: 2
    description:
      The first cell represents a phandle to dmac.
      The second cell specifies the encoded MID/RID values of the SPDIF port
      connected to the DMA client and the slave channel configuration
      parameters.
      bits[0:9]   - Specifies MID/RID value of a SPDIF channel as below
                    MID/RID value of SPDIF tx = 0x279
                    MID/RID value of SPDIF rx = 0x27a
      bit[10]     - HIEN = 1, Detects a request in response to the rising edge
                    of the signal
      bit[11]     - LVL = 1, Detects based on the edge
      bits[12:14] - AM = 1, Bus cycle mode
      bit[15]     - TM = 0, Single transfer mode

  dma-names:
    oneOf:
      - items:
          - const: tx
          - const: rx

  rz,spdif-mode: Select playback or capture mode
    maxItems: 1
    description:
      Used to select mode for SPDIF module. '1' represents playback mode and
      '0' represents capture mode.

  '#sound-dai-cells':
    const: 0

required:
  - compatible
  - reg
  - interrupts
  - interrupt-names
  - clocks
  - clock-names
  - resets
  - rz,spdif-mode
  - '#sound-dai-cells'

additionalProperties: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/clock/r9a08g045-cpg.h>

        spdif: spdif@100a9000 {
                compatible = "renesas,r9a08g045-spdif",
                        "renesas,rz-spdif";
                reg = <0 0x100a9000 0 0x400>;
                interrupts = <GIC_SPI 387 IRQ_TYPE_LEVEL_HIGH>;
                interrupt-names = "intreq_spdif_n";
                clocks = <&cpg CPG_MOD R9A08G045_SPDIF_PCLK>,
                        <&audio_clk1>, <&audio_clk2>;
                clock-names = "spdif-tx-rx", "audio_clk1", "audio_clk2";
                resets = <&cpg R9A08G045_SPDIF_RST>;
                dmas = <&dmac 0x1e79>, <&dmac 0x1e7a>;
                dma-names = "tx", "rx";
                power-domains = <&cpg>;
                #sound-dai-cells = <0>;
                rz,spdif-mode = <1>;
        };

