
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.080673                       # Number of seconds simulated
sim_ticks                                 80673097000                       # Number of ticks simulated
final_tick                                80673097000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  41533                       # Simulator instruction rate (inst/s)
host_op_rate                                    48154                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16894882                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677620                       # Number of bytes of host memory used
host_seconds                                  4775.00                       # Real time elapsed on the host
sim_insts                                   198322271                       # Number of instructions simulated
sim_ops                                     229933664                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1173824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2497600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher      3623040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7294464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1173824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1173824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2926720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2926720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            18341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            39025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        56610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              113976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         45730                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45730                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           14550377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           30959516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      44910139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              90420032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      14550377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14550377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        36278761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36278761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        36278761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          14550377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          30959516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     44910139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            126698793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      113976                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45730                       # Number of write requests accepted
system.mem_ctrls.readBursts                    113976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45730                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7182144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  112320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2925184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7294464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2926720                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1755                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3088                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   80673026000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                113976                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45730                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    228.884329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.504162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.752373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19185     43.45%     43.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12228     27.70%     71.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4556     10.32%     81.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2321      5.26%     86.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1470      3.33%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          887      2.01%     92.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          560      1.27%     93.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          431      0.98%     94.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2513      5.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44151                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.948785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.543351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    107.386931                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2674     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2675                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.086355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.031922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.409850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1488     55.63%     55.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      1.38%     57.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              839     31.36%     88.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      6.65%     95.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               72      2.69%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               26      0.97%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               19      0.71%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.30%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.15%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.11%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2675                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4732644442                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6836788192                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  561105000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     42172.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60922.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        89.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     90.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    83517                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30246                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.15                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     505134.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                160628580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 85353345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               424051740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              130118940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5155600320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2676552420                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            265208160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     12474212310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7409072160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       7512720060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            36295705365                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            449.910896                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          74107743556                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    494425243                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2191170000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  27457761750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  19294371867                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3879718951                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  27355649189                       # Time in different power states
system.mem_ctrls_1.actEnergy                154702380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 82199700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               377206200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              108466380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4904827200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2684530710                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            253884480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     11689700790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7050045120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       8114234160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            35421643260                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            439.076279                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          74120353630                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    472136749                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2084622000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  30125876750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  18359390373                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3995739371                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  25635331757                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                44001192                       # Number of BP lookups
system.cpu.branchPred.condPredicted          25136187                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1931508                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             24320639                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19634694                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.732640                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6772150                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             206620                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2220568                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2164770                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            55798                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        94976                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     80673097000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        161346195                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6142100                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      255097935                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    44001192                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           28571614                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     150728125                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3884310                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                10043                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           258                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        17324                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  86315437                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 78202                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          158840005                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.854955                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.081920                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 17437824     10.98%     10.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 53841996     33.90%     44.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21881429     13.78%     58.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 65678756     41.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            158840005                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.272713                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.581060                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12577433                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              20789780                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 117166550                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6394479                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1911763                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             18616836                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 31157                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              273967317                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               7818472                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1911763                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 21206491                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11727667                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         283595                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 114650787                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9059702                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              266279580                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               3660842                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2514253                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1976669                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 221979                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2195372                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           356212328                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1258010919                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        353292306                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305760562                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 50451765                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9127                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6153                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  12629615                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             30283462                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24091468                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1176981                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5861026                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  262638653                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               11877                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 244691669                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2349756                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        32716865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    101568207                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            362                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     158840005                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.540491                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.041107                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            34509098     21.73%     21.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            34282655     21.58%     43.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            61272607     38.58%     81.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27239203     17.15%     99.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1536019      0.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 423      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       158840005                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                38116517     74.90%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1155      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8203178     16.12%     91.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4567982      8.98%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             190262224     77.76%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1798830      0.74%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             29832222     12.19%     90.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            22795412      9.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              244691669                       # Type of FU issued
system.cpu.iq.rate                           1.516563                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    50888846                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.207971                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          701461899                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         295378844                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    240215224                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              295580476                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           694493                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4672262                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4555                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11588                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2290186                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1053997                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         65720                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1911763                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3556380                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                277523                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           262650562                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              30283462                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24091468                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6126                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  20856                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                241087                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11588                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1147413                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       832392                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1979805                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             242169933                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28926159                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2521736                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            32                       # number of nop insts executed
system.cpu.iew.exec_refs                     51362635                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 36002575                       # Number of branches executed
system.cpu.iew.exec_stores                   22436476                       # Number of stores executed
system.cpu.iew.exec_rate                     1.500934                       # Inst execution rate
system.cpu.iew.wb_sent                      240371790                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     240215240                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 155880325                       # num instructions producing a value
system.cpu.iew.wb_consumers                 361578439                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.488819                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.431111                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        29176305                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1901123                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    154248970                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.490666                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.807919                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     51382626     33.31%     33.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     50450632     32.71%     66.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     24796852     16.08%     82.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9555576      6.19%     88.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6504577      4.22%     92.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3538675      2.29%     94.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2603871      1.69%     96.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1441597      0.93%     97.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3974564      2.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    154248970                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322271                       # Number of instructions committed
system.cpu.commit.committedOps              229933664                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412482                       # Number of memory references committed
system.cpu.commit.loads                      25611200                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34643063                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035272                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279493                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897224     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621002      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611200     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801266      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933664                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3974564                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    409383413                       # The number of ROB reads
system.cpu.rob.rob_writes                   522817318                       # The number of ROB writes
system.cpu.timesIdled                           31096                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2506190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322271                       # Number of Instructions Simulated
system.cpu.committedOps                     229933664                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.813556                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.813556                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.229172                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.229172                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                300054159                       # number of integer regfile reads
system.cpu.int_regfile_writes               171770002                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 827023154                       # number of cc regfile reads
system.cpu.cc_regfile_writes                142954426                       # number of cc regfile writes
system.cpu.misc_regfile_reads                48878449                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  22757                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            689247                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.287799                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46575325                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            690271                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.473970                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.287799                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999304                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999304                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          647                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96631555                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96631555                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     25856524                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25856524                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20707147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20707147                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5864                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5864                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      46563671                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46563671                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46563671                       # number of overall hits
system.cpu.dcache.overall_hits::total        46563671                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       690147                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        690147                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       705160                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       705160                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          111                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          111                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1395307                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1395307                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1395307                       # number of overall misses
system.cpu.dcache.overall_misses::total       1395307                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10174124000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10174124000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   7936219003                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7936219003                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1302000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1302000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  18110343003                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18110343003                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  18110343003                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18110343003                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26546671                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26546671                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         5975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     47958978                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47958978                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     47958978                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47958978                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.025997                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025997                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032932                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032932                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.018577                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018577                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.029094                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029094                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.029094                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029094                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14741.966567                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14741.966567                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 11254.494020                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11254.494020                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 11729.729730                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 11729.729730                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12979.468320                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12979.468320                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12979.468320                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12979.468320                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5553                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       622235                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               434                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           56065                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.794931                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.098457                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       689247                       # number of writebacks
system.cpu.dcache.writebacks::total            689247                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       186344                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       186344                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       518673                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       518673                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          111                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       705017                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       705017                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       705017                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       705017                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       503803                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       503803                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186487                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186487                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       690290                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       690290                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       690290                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       690290                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6890391000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6890391000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2578246683                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2578246683                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9468637683                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9468637683                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   9468637683                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9468637683                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014393                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014393                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014393                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014393                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13676.756589                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13676.756589                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13825.342694                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13825.342694                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13716.898236                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13716.898236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13716.898236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13716.898236                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            300314                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.951544                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85999316                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            300570                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            286.120757                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.951544                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999811                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999811                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         172931232                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        172931232                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     85999327                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85999327                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      85999327                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85999327                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     85999327                       # number of overall hits
system.cpu.icache.overall_hits::total        85999327                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       315996                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        315996                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       315996                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         315996                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       315996                       # number of overall misses
system.cpu.icache.overall_misses::total        315996                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4474052156                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4474052156                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4474052156                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4474052156                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4474052156                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4474052156                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     86315323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     86315323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     86315323                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     86315323                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     86315323                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     86315323                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003661                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003661                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003661                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003661                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003661                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003661                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14158.572121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14158.572121                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14158.572121                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14158.572121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14158.572121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14158.572121                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       410201                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           61                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             17716                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.154267                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    30.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       300314                       # number of writebacks
system.cpu.icache.writebacks::total            300314                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        15409                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        15409                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        15409                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        15409                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        15409                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        15409                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       300587                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       300587                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       300587                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       300587                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       300587                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       300587                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4022984691                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4022984691                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4022984691                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4022984691                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4022984691                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4022984691                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003482                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003482                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003482                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003482                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003482                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003482                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13383.761410                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13383.761410                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13383.761410                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13383.761410                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13383.761410                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13383.761410                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1427613                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1429841                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 1960                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                173143                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    103474                       # number of replacements
system.l2.tags.tagsinuse                  3949.658828                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    107514                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2395000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3668.590903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   281.067924                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.895652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.068620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964272                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           150                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3890                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          674                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2854                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.036621                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.949707                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16842453                       # Number of tag accesses
system.l2.tags.data_accesses                 16842453                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       536785                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           536785                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       447546                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           447546                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             172644                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                172644                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          282221                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             282221                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         475850                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            475850                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                282221                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                648494                       # number of demand (read+write) hits
system.l2.demand_hits::total                   930715                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               282221                       # number of overall hits
system.l2.overall_hits::cpu.data               648494                       # number of overall hits
system.l2.overall_hits::total                  930715                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 19                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            13835                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13835                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         18347                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18347                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        27942                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27942                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               18347                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               41777                       # number of demand (read+write) misses
system.l2.demand_misses::total                  60124                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              18347                       # number of overall misses
system.l2.overall_misses::cpu.data              41777                       # number of overall misses
system.l2.overall_misses::total                 60124                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data        21500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        21500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1149265000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1149265000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1866665000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1866665000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   3020691000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3020691000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1866665000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4169956000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6036621000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1866665000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4169956000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6036621000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       536785                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       536785                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       447546                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       447546                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               19                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       300568                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         300568                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       503792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        503792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            300568                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            690271                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               990839                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           300568                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           690271                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              990839                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.074191                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.074191                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.061041                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.061041                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.055463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055463                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.061041                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.060523                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060680                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.061041                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.060523                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060680                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data  1131.578947                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1131.578947                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 83069.389230                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83069.389230                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 101742.246689                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101742.246689                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 108105.754778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108105.754778                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 101742.246689                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 99814.634847                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100402.850775                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 101742.246689                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 99814.634847                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100402.850775                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     11353                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                45731                       # number of writebacks
system.l2.writebacks::total                     45731                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          2231                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2231                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data          521                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          521                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             2752                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2757                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            2752                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2757                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       241368                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         241368                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            19                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        11604                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11604                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        18342                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18342                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        27421                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        27421                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          18342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          39025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         18342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         39025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       241368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           298735                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   5173966366                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   5173966366                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       296500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       296500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    994570000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    994570000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1756300000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1756300000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   2824669000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2824669000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1756300000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   3819239000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5575539000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1756300000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   3819239000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   5173966366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10749505366                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.062227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.062227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.061024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.061024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.054429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054429                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.061024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.056536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057897                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.061024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.056536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.301497                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 21436.007946                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 21436.007946                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15605.263158                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15605.263158                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85709.238194                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85709.238194                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 95752.916803                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95752.916803                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 103011.159330                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103011.159330                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 95752.916803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 97866.470211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97190.701972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 95752.916803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 97866.470211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 21436.007946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 35983.414618                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        217468                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       108690                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             102372                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45730                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57743                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               19                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11604                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11604                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         102372                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       331444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 331444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10221184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10221184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            113995                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  113995    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              113995                       # Request fanout histogram
system.membus.reqLayer0.occupancy           447797577                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          599718381                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1980438                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       989582                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         5704                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         184792                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       184792                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  80673097000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            804378                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       582516                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       452776                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           57743                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           263065                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             19                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186479                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186479                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        300587                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       503792                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       901468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2069827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2971295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     38456384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88289152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              126745536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          366558                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2928000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1357416                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.140350                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.347350                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1166902     85.96%     85.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 190514     14.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1357416                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1979780000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         450950856                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1035460411                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
