
---------- Begin Simulation Statistics ----------
final_tick                               149041277500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 632091                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684368                       # Number of bytes of host memory used
host_op_rate                                  1034921                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   124.79                       # Real time elapsed on the host
host_tick_rate                             1194340885                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78878233                       # Number of instructions simulated
sim_ops                                     129147366                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.149041                       # Number of seconds simulated
sim_ticks                                149041277500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                          10868238                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                    78878233                       # Number of instructions committed
system.cpu.committedOps                     129147366                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 18978.436592                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 18978.436592                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher   3318588401                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total   3318588401                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       174861                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       174861                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     22410827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22410827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13148.388533                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13148.388533                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12147.088035                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12147.088035                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     21815717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21815717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7824737500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7824737500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       595110                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        595110                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7228270500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7228270500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       595062                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       595062                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     10316598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10316598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 18278.368350                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18278.368350                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17264.271300                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17264.271300                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10073237                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10073237                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4448242000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4448242000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023589                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023589                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       243361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           58                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           58                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4200449000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4200449000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243303                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243303                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     32727425                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32727425                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14637.333313                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14637.333313                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13632.152463                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13632.152463                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     31888954                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31888954                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  12272979500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12272979500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025620                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025620                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       838471                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         838471                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11428719500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11428719500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025617                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025617                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       838365                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       838365                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     32727425                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32727425                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14637.333313                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14637.333313                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13632.152463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 18978.436592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14554.806036                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     31888954                       # number of overall hits
system.cpu.dcache.overall_hits::total        31888954                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  12272979500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12272979500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025620                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025620                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       838471                       # number of overall misses
system.cpu.dcache.overall_misses::total        838471                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data          106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11428719500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   3318588401                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14747307901                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025617                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030960                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       838365                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       174861                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1013226                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued     31677025                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        43327                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified     31721506                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage       1051194                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                1012202                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             32.472696                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         66468076                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   797.342874                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.103517                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.778655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.220804                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          703                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.686523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.313477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           1013226                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          66468076                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.446391                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32902180                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches             21569                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      1006337                       # number of writebacks
system.cpu.dcache.writebacks::total           1006337                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    22410827                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        103411                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    10316598                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        209620                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst    104726132                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    104726132                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86883.688341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86883.688341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85883.688341                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85883.688341                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst    104724348                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       104724348                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    155000500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    155000500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1784                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1784                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    153216500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    153216500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1784                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1784                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst    104726132                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    104726132                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86883.688341                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86883.688341                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85883.688341                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85883.688341                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst    104724348                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        104724348                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    155000500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    155000500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1784                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1784                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    153216500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    153216500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1784                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1784                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst    104726132                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    104726132                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86883.688341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86883.688341                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85883.688341                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85883.688341                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst    104724348                       # number of overall hits
system.cpu.icache.overall_hits::total       104724348                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    155000500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    155000500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1784                       # number of overall misses
system.cpu.icache.overall_misses::total          1784                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    153216500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    153216500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1784                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1784                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   1272                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          171                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          58702.988789                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        209454048                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.262486                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1784                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         209454048                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           504.262486                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           104726132                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         1272                       # number of writebacks
system.cpu.icache.writebacks::total              1272                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                   104726132                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           113                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        298082555                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               298082554.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             64196642                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            58760935                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      9964203                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   9671                       # Number of float alu accesses
system.cpu.num_fp_insts                          9671                       # number of float instructions
system.cpu.num_fp_register_reads                12733                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                6438                       # number of times the floating registers were written
system.cpu.num_func_calls                       32962                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses             129068458                       # Number of integer alu accesses
system.cpu.num_int_insts                    129068458                       # number of integer instructions
system.cpu.num_int_register_reads           268967106                       # number of times the integer registers were read
system.cpu.num_int_register_writes          107920199                       # number of times the integer registers were written
system.cpu.num_load_insts                    22410819                       # Number of load instructions
system.cpu.num_mem_refs                      32727410                       # number of memory refs
system.cpu.num_store_insts                   10316591                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 74869      0.06%      0.06% # Class of executed instruction
system.cpu.op_class::IntAlu                  96338142     74.60%     74.65% # Class of executed instruction
system.cpu.op_class::IntMult                       81      0.00%     74.65% # Class of executed instruction
system.cpu.op_class::IntDiv                      1647      0.00%     74.65% # Class of executed instruction
system.cpu.op_class::FloatAdd                     289      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatCvt                     480      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAdd                      618      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1021      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1434      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdMisc                     983      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdShift                    392      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::MemRead                 22408407     17.35%     92.01% # Class of executed instruction
system.cpu.op_class::MemWrite                10314639      7.99%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2412      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1952      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  129147366                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON    149041277500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst         1784                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1784                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 94703.514377                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94703.514377                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84703.514377                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84703.514377                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            219                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                219                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    148211000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    148211000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.877242                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.877242                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1565                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1565                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    132561000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    132561000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.877242                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.877242                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1565                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1565                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        243303                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243303                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101824.455552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101824.455552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91824.455552                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91824.455552                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            229298                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                229298                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   1426051500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1426051500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.057562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.057562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           14005                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14005                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1286001500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1286001500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.057562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.057562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        14005                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14005                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       595062                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher       174861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        769923                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88875.344353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 86895.081706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86979.328450                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78875.344353                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 76895.081706                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76979.328450                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        594336                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher       158522                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            752858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data     64523500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher   1419778740                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1484302240                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.001220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.093440                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.022165                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data          726                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher        16339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17065                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     57263500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher   1256388740                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1313652240                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.093440                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.022165                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          726                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher        16339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17065                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         1271                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1271                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1271                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1271                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks      1006337                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1006337                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks      1006337                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1006337                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             1784                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           838365                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher       174861                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1015010                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 94703.514377                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101186.273844                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 86895.081706                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93720.384250                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84703.514377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91186.273844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 76895.081706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83720.384250                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                  219                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               823634                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher       158522                       # number of demand (read+write) hits
system.l2.demand_hits::total                   982375                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    148211000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1490575000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher   1419778740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3058564740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.877242                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.017571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.093440                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.032152                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1565                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              14731                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher        16339                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32635                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    132561000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1343265000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher   1256388740                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2732214740                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.877242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.017571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.093440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.032152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         14731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher        16339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32635                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            1784                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          838365                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher       174861                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1015010                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 94703.514377                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101186.273844                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 86895.081706                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93720.384250                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84703.514377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91186.273844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 76895.081706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83720.384250                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                 219                       # number of overall hits
system.l2.overall_hits::.cpu.data              823634                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher       158522                       # number of overall hits
system.l2.overall_hits::total                  982375                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    148211000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1490575000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher   1419778740                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3058564740                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.877242                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.017571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.093440                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.032152                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1565                       # number of overall misses
system.l2.overall_misses::.cpu.data             14731                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher        16339                       # number of overall misses
system.l2.overall_misses::total                 32635                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    132561000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1343265000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher   1256388740                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2732214740                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.877242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.017571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.093440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.032152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        14731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher        16339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32635                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                           1607                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        15504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14910                       # Occupied blocks per task id
system.l2.tags.avg_refs                     61.757048                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 16260622                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      42.780649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       732.943592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     12018.563441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher 14225.482988                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.022368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.366777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.434127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.824578                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         15695                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         15544                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.478973                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.474365                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     32846                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  16260622                       # Number of tag accesses
system.l2.tags.tagsinuse                 27019.770670                       # Cycle average of tags in use
system.l2.tags.total_refs                     2028472                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks                 570                       # number of writebacks
system.l2.writebacks::total                       570                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    4488516.71                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                42152.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples     16324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     23402.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        14.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     14.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      17.04                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       672029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           672029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            672029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6325657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      7016150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              14013836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         244764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           672029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6325657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      7016150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             14258600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         244764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               244764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        16224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.777120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.682147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   207.487131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12756     78.62%     78.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2142     13.20%     91.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          186      1.15%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          137      0.84%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           56      0.35%     94.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           65      0.40%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           94      0.58%     95.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          385      2.37%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          403      2.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16224                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2087104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2088640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   34880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                36480                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       100160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        100160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         100160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         942784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher      1045696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2088640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           36480                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14731                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher        16339                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     43872.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50134.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     34729.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       100160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       942208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher      1044736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 672028.592884276528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6321792.296768255532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 7009709.105586537160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     68660990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    738523962                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher    567437228                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          570                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 4413437779.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        34880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 234029.126595482900                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 2515659534240                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           32                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               70441                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                525                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           32                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher        16339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               32635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          570                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                570                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    51.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               62                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.175255732752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           32                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1018.750000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     91.383448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4450.127225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           29     90.62%     90.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      6.25%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      3.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            32                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   31445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     32635                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 32635                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       32635                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 50.66                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    16521                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  163055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  149041197500                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1374622180                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    763165930                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           32                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.031250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.999260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.062085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               16     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15     46.88%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      3.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            32                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      570                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  570                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        570                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                71.58                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     408                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            514252290                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 56691600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      6057028050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            275.608514                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     36701000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     601640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 130999998500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3528212818                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     591599431                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  13283125751                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             38806560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 30124710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1354766880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               115989300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1422276960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      31485638280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            41077044990                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         147811293319                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                 803880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            536690340                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 59169180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      6161097510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            276.678375                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     48797500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     617760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 130505817500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3731521478                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     625679251                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  13511701771                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             43839840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 31445370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1432953120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               116853240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1460384640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      31391341740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            41236498500                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         147748806249                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                2041020                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        66628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        66628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  66628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2125120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2125120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2125120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            43013058                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          176121671                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             32635                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   32635    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               32635                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         33993                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              18630                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          570                       # Transaction distribution
system.membus.trans_dist::CleanEvict              788                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14005                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14005                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18630                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3038654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3043494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       195584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    129252032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              129447616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 149041277500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2082267537                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2676000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1519839000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     36480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1016617                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000257                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016021                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1016356     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    261      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1016617                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1013474                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          249                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2028484                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            249                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                            1607                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            771707                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1006907                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1272                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6902                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243303                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243303                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1784                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       769923                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
