// Seed: 4196339193
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    output tri   id_2,
    input  wand  id_3,
    output tri0  id_4,
    output wor   id_5,
    input  uwire id_6,
    input  tri0  id_7,
    output tri   id_8
);
  assign id_5 = id_7;
  wire id_10;
  id_11(
      .id_0(id_6), .id_1(1), .id_2(1), .id_3(id_3), .id_4(1), .id_5("" ==? id_1), .id_6(id_5 & id_3)
  );
  wire id_12;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    output supply0 id_3,
    input tri1 id_4,
    input wor id_5,
    input tri id_6
);
  if (1) wire id_8;
  else begin : id_9
    wire id_10;
    wire id_11;
  end
  module_0(
      id_2, id_5, id_3, id_0, id_3, id_3, id_5, id_6, id_3
  );
endmodule
