[View]
Entity=ram
Architecture=ram_arch
TopLevelType=1
[file:.\src\Controller.bde]
Enabled=1
[file:.\src\Counter.vhd]
Enabled=1
[file:.\src\counter1M.vhd]
Enabled=1
[file:.\src\counter40.vhd]
Enabled=1
[file:.\src\GRegister.vhd]
Enabled=1
[file:.\src\ram.vhd]
Enabled=1
[file:.\src\Step_Register.vhd]
Enabled=1
[file:.\compile\Controller.vhd]
Generated=TRUE
Enabled=1
[file:.\src\DESIGN_STATUS\2013_11_27_17_06\ComputerInformation.txt]
Enabled=1
[file:.\src\DESIGN_STATUS\2013_11_27_17_06\DesignInformation.txt]
Enabled=1
[file:.\src\DESIGN_STATUS\2013_11_27_17_06\DesignFiles.txt]
Enabled=1
[file:.\src\DESIGN_STATUS\2013_11_27_17_06\LibrariesList.txt]
Enabled=1
[file:.\src\top\Key_Matrix_Controller.bde]
Enabled=1
[file:.\src\top\Key_Matrix_Controller_ClockDiv.bde]
Enabled=1
[file:.\src\top\Key_Matrix_Controller_rom.bde]
Enabled=1
[file:.\compile\Key_Matrix_Controller.vhd]
Generated=TRUE
Enabled=1
[file:.\src\DFF.vhd]
Enabled=1
[file:.\src\Single_Key_Controller.bde]
Enabled=1
[file:.\compile\Single_Key_Controller.vhd]
Generated=TRUE
Enabled=1
