/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_perv_b.H $       */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019                             */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#include "proc_scomt.H"

#ifndef __p10_scom_perv_b_H_
#define __p10_scom_perv_b_H_


namespace scomt
{
namespace perv
{


static const uint64_t ATOMIC_LOCK_REG = 0x000f03ffull;

static const uint32_t ATOMIC_LOCK_REG_LOCK_ENABLE = 0;
static const uint32_t ATOMIC_LOCK_REG_ID = 1;
static const uint32_t ATOMIC_LOCK_REG_ID_LEN = 4;
static const uint32_t ATOMIC_LOCK_REG_ACTIVITY = 8;
static const uint32_t ATOMIC_LOCK_REG_ACTIVITY_LEN = 8;
// perv/reg00015.H

static const uint64_t ATTN_INTERRUPT_REG = 0x000f001aull;
// perv/reg00015.H

static const uint64_t COMP_INTR_INTERRUPT_HOLD_REG = 0x000f0032ull;

static const uint32_t COMP_INTR_INTERRUPT_HOLD_REG_INTERRUPT_HOLD = 0;
static const uint32_t COMP_INTR_INTERRUPT_HOLD_REG_INTERRUPT_HOLD_LEN = 26;
// perv/reg00015.H

static const uint64_t COMP_P_0_CRSIS = 0x00030007ull;
// perv/reg00015.H

static const uint64_t DPLL_CNTL_PAU_REGS_ICHAR = 0x00000057ull;

static const uint32_t DPLL_CNTL_PAU_REGS_ICHAR_FREQIN_AVG = 1;
static const uint32_t DPLL_CNTL_PAU_REGS_ICHAR_FREQIN_AVG_LEN = 11;
static const uint32_t DPLL_CNTL_PAU_REGS_ICHAR_HIRES_FREQIN_AVG = 12;
static const uint32_t DPLL_CNTL_PAU_REGS_ICHAR_HIRES_FREQIN_AVG_LEN = 5;
static const uint32_t DPLL_CNTL_PAU_REGS_ICHAR_FREQIN_MAX = 21;
static const uint32_t DPLL_CNTL_PAU_REGS_ICHAR_FREQIN_MAX_LEN = 11;
static const uint32_t DPLL_CNTL_PAU_REGS_ICHAR_HIRES_FREQIN_MAX = 32;
static const uint32_t DPLL_CNTL_PAU_REGS_ICHAR_HIRES_FREQIN_MAX_LEN = 5;
static const uint32_t DPLL_CNTL_PAU_REGS_ICHAR_FREQIN_MIN = 41;
static const uint32_t DPLL_CNTL_PAU_REGS_ICHAR_FREQIN_MIN_LEN = 11;
static const uint32_t DPLL_CNTL_PAU_REGS_ICHAR_HIRES_FREQIN_MIN = 52;
static const uint32_t DPLL_CNTL_PAU_REGS_ICHAR_HIRES_FREQIN_MIN_LEN = 5;
// perv/reg00015.H

static const uint64_t DPLL_CNTL_PAU_REGS_OCHAR = 0x00000056ull;

static const uint32_t DPLL_CNTL_PAU_REGS_OCHAR_FREQOUT_MAX = 1;
static const uint32_t DPLL_CNTL_PAU_REGS_OCHAR_FREQOUT_MAX_LEN = 11;
static const uint32_t DPLL_CNTL_PAU_REGS_OCHAR_HIRES_FREQOUT_MAX = 12;
static const uint32_t DPLL_CNTL_PAU_REGS_OCHAR_HIRES_FREQOUT_MAX_LEN = 5;
static const uint32_t DPLL_CNTL_PAU_REGS_OCHAR_FREQOUT_AVG = 21;
static const uint32_t DPLL_CNTL_PAU_REGS_OCHAR_FREQOUT_AVG_LEN = 11;
static const uint32_t DPLL_CNTL_PAU_REGS_OCHAR_HIRES_FREQOUT_AVG = 32;
static const uint32_t DPLL_CNTL_PAU_REGS_OCHAR_HIRES_FREQOUT_AVG_LEN = 5;
static const uint32_t DPLL_CNTL_PAU_REGS_OCHAR_FREQOUT_MIN = 41;
static const uint32_t DPLL_CNTL_PAU_REGS_OCHAR_FREQOUT_MIN_LEN = 11;
static const uint32_t DPLL_CNTL_PAU_REGS_OCHAR_HIRES_FREQOUT_MIN = 52;
static const uint32_t DPLL_CNTL_PAU_REGS_OCHAR_HIRES_FREQOUT_MIN_LEN = 5;
// perv/reg00015.H

static const uint64_t EPS_DBG_TRACE_MODE_REG_2 = 0x000107cfull;

static const uint32_t EPS_DBG_TRACE_MODE_REG_2_RUNN_COUNT_COMPARE_VALUE = 0;
static const uint32_t EPS_DBG_TRACE_MODE_REG_2_RUNN_COUNT_COMPARE_VALUE_LEN = 16;
static const uint32_t EPS_DBG_TRACE_MODE_REG_2_IMM_FREEZE_MODE = 16;
static const uint32_t EPS_DBG_TRACE_MODE_REG_2_STOP_ON_ERR = 17;
static const uint32_t EPS_DBG_TRACE_MODE_REG_2_BANK_ON_RUNN_MATCH = 18;
static const uint32_t EPS_DBG_TRACE_MODE_REG_2_FORCE_TEST_MODE = 19;
static const uint32_t EPS_DBG_TRACE_MODE_REG_2_ACCUM_HIST_MODE = 20;
static const uint32_t EPS_DBG_TRACE_MODE_REG_2_FRZ_COUNT_ON = 21;
static const uint32_t EPS_DBG_TRACE_MODE_REG_2_EXTEND_BANK = 22;
static const uint32_t EPS_DBG_TRACE_MODE_REG_2_EXTEND_BANK_LEN = 2;
// perv/reg00015.H

static const uint64_t EPS_FIR_GXSTOP2_MASK_REG = 0x00040015ull;

static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_SUM_XSTOP = 0;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_SUM_RECOV = 1;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_SUM_SPATTN = 2;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_SUM_LOCAL_XSTOP = 3;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_SUM_TYPE4 = 4;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_SYSTEM_XSTOP = 5;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_OOB1 = 6;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_DBG_FIR_XSTOP_ON_TRIG = 7;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_UNIT_TC_FIR_LOCAL_XSTOP01 = 12;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_UNIT_TC_FIR_LOCAL_XSTOP02 = 13;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_UNIT_TC_FIR_LOCAL_XSTOP03 = 14;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_UNIT_TC_FIR_LOCAL_XSTOP04 = 15;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_UNIT_TC_FIR_LOCAL_XSTOP05 = 16;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_UNIT_TC_FIR_LOCAL_XSTOP06 = 17;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_UNIT_TC_FIR_LOCAL_XSTOP07 = 18;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_UNIT_TC_FIR_LOCAL_XSTOP08 = 19;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_UNIT_TC_FIR_LOCAL_XSTOP09 = 20;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_UNIT_TC_FIR_LOCAL_XSTOP10 = 21;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_UNIT_TC_FIR_LOCAL_XSTOP11 = 22;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_UNIT_TC_FIR_LOCAL_XSTOP12 = 23;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_UNIT_TC_FIR_LOCAL_XSTOP13 = 24;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_UNIT_TC_FIR_LOCAL_XSTOP14 = 25;
static const uint32_t EPS_FIR_GXSTOP2_MASK_REG_UNIT_TC_FIR_LOCAL_XSTOP15 = 26;
// perv/reg00015.H

static const uint64_t EPS_FIR_LOCAL_MASK_RW = 0x0004000dull;
static const uint64_t EPS_FIR_LOCAL_MASK_WO_AND = 0x0004000eull;
static const uint64_t EPS_FIR_LOCAL_MASK_WO_OR = 0x0004000full;

static const uint32_t EPS_FIR_LOCAL_MASK_00 = 0;
static const uint32_t EPS_FIR_LOCAL_MASK_01 = 1;
static const uint32_t EPS_FIR_LOCAL_MASK_02 = 2;
static const uint32_t EPS_FIR_LOCAL_MASK_03 = 3;
static const uint32_t EPS_FIR_LOCAL_MASK_04 = 4;
static const uint32_t EPS_FIR_LOCAL_MASK_05 = 5;
static const uint32_t EPS_FIR_LOCAL_MASK_06 = 6;
static const uint32_t EPS_FIR_LOCAL_MASK_07 = 7;
static const uint32_t EPS_FIR_LOCAL_MASK_08 = 8;
static const uint32_t EPS_FIR_LOCAL_MASK_09 = 9;
static const uint32_t EPS_FIR_LOCAL_MASK_10 = 10;
static const uint32_t EPS_FIR_LOCAL_MASK_11 = 11;
static const uint32_t EPS_FIR_LOCAL_MASK_12 = 12;
static const uint32_t EPS_FIR_LOCAL_MASK_13 = 13;
static const uint32_t EPS_FIR_LOCAL_MASK_14 = 14;
static const uint32_t EPS_FIR_LOCAL_MASK_15 = 15;
static const uint32_t EPS_FIR_LOCAL_MASK_16 = 16;
static const uint32_t EPS_FIR_LOCAL_MASK_17 = 17;
static const uint32_t EPS_FIR_LOCAL_MASK_18 = 18;
static const uint32_t EPS_FIR_LOCAL_MASK_19 = 19;
static const uint32_t EPS_FIR_LOCAL_MASK_20 = 20;
static const uint32_t EPS_FIR_LOCAL_MASK_21 = 21;
static const uint32_t EPS_FIR_LOCAL_MASK_22 = 22;
static const uint32_t EPS_FIR_LOCAL_MASK_23 = 23;
static const uint32_t EPS_FIR_LOCAL_MASK_24 = 24;
static const uint32_t EPS_FIR_LOCAL_MASK_25 = 25;
static const uint32_t EPS_FIR_LOCAL_MASK_26 = 26;
static const uint32_t EPS_FIR_LOCAL_MASK_27 = 27;
static const uint32_t EPS_FIR_LOCAL_MASK_28 = 28;
static const uint32_t EPS_FIR_LOCAL_MASK_29 = 29;
static const uint32_t EPS_FIR_LOCAL_MASK_30 = 30;
static const uint32_t EPS_FIR_LOCAL_MASK_31 = 31;
static const uint32_t EPS_FIR_LOCAL_MASK_32 = 32;
static const uint32_t EPS_FIR_LOCAL_MASK_33 = 33;
static const uint32_t EPS_FIR_LOCAL_MASK_34 = 34;
static const uint32_t EPS_FIR_LOCAL_MASK_35 = 35;
static const uint32_t EPS_FIR_LOCAL_MASK_36 = 36;
static const uint32_t EPS_FIR_LOCAL_MASK_37 = 37;
static const uint32_t EPS_FIR_LOCAL_MASK_38 = 38;
static const uint32_t EPS_FIR_LOCAL_MASK_39 = 39;
static const uint32_t EPS_FIR_LOCAL_MASK_40 = 40;
static const uint32_t EPS_FIR_LOCAL_MASK_41 = 41;
static const uint32_t EPS_FIR_LOCAL_MASK_42 = 42;
static const uint32_t EPS_FIR_LOCAL_MASK_43 = 43;
static const uint32_t EPS_FIR_LOCAL_MASK_44 = 44;
static const uint32_t EPS_FIR_LOCAL_MASK_45 = 45;
static const uint32_t EPS_FIR_LOCAL_MASK_46 = 46;
static const uint32_t EPS_FIR_LOCAL_MASK_47 = 47;
static const uint32_t EPS_FIR_LOCAL_MASK_48 = 48;
// perv/reg00015.H

static const uint64_t EPS_THERM_WSUB2_CONTROL_REG = 0x00050032ull;
// perv/reg00015.H

static const uint64_t EPS_THERM_WSUB2_SKITTER_DATA2 = 0x0005003bull;
// perv/reg00015.H

static const uint64_t FIRST_ERR_REG = 0x000f001eull;

static const uint32_t FIRST_ERR_REG_TIMEOUT_ACTIVE = 0;
static const uint32_t FIRST_ERR_REG_PARITY_ERR = 1;
static const uint32_t FIRST_ERR_REG_BEAT_NUM_ERR = 2;
static const uint32_t FIRST_ERR_REG_BEAT_REC_ERR = 3;
static const uint32_t FIRST_ERR_REG_RECEIVED_ERROR = 4;
static const uint32_t FIRST_ERR_REG_RX_PCB_DATA_P_ERR = 5;
static const uint32_t FIRST_ERR_REG_PIB_ADDR_P_ERR = 6;
static const uint32_t FIRST_ERR_REG_PIB_DATA_P_ERR = 7;
// perv/reg00015.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t FSXCOMP_FSXLOG_M1A_DATA_AREA_1_RWX = 0x00002841ull;
// perv/reg00015.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t FSXCOMP_FSXLOG_M2A_DATA_AREA_12_RWX = 0x000028ccull;
// perv/reg00015.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t FSXCOMP_FSXLOG_M2B_DATA_AREA_7_RWX = 0x00002907ull;
// perv/reg00015.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t FSXCOMP_FSXLOG_MAILBOX_1_HEADER_COMMAND_B_ROX = 0x00050026ull;
static const uint32_t FSXCOMP_FSXLOG_MAILBOX_1_HEADER_COMMAND_B_RWX = 0x00002826ull;

static const uint32_t FSXCOMP_FSXLOG_MAILBOX_1_HEADER_COMMAND_B_M1HC1B_MAILBOX_1_HEADER_COMMAND_B = 0;
static const uint32_t FSXCOMP_FSXLOG_MAILBOX_1_HEADER_COMMAND_B_M1HC1B_MAILBOX_1_HEADER_COMMAND_B_LEN = 32;
// perv/reg00015.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t FSXCOMP_FSXLOG_MAILBOX_2_HEADER_COMMAND_1_A_ROX = 0x0000282aull;
static const uint32_t FSXCOMP_FSXLOG_MAILBOX_2_HEADER_COMMAND_1_A_RWX = 0x0005002aull;

static const uint32_t FSXCOMP_FSXLOG_MAILBOX_2_HEADER_COMMAND_1_A_M2HC1A_MAILBOX_2_HEADER_COMMAND_1_A = 0;
static const uint32_t FSXCOMP_FSXLOG_MAILBOX_2_HEADER_COMMAND_1_A_M2HC1A_MAILBOX_2_HEADER_COMMAND_1_A_LEN = 32;
// perv/reg00015.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_RW = 0x00002814ull;

static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX0A_CLKIN_SEL_DC = 0;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX0B_CLKIN_SEL_DC = 1;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX0C_CLKIN_SEL_DC = 2;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX0C_CLKIN_SEL_DC_LEN = 2;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX0D_CLKIN_SEL_DC = 4;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_ROOT_CTRL4_5_SPARE = 5;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX10_CLKIN_SEL_DC = 6;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX11_CLKIN_SEL_DC = 7;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX12_CLKIN_SEL_DC = 8;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX12_CLKIN_SEL_DC_LEN = 2;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX13_CLKIN_SEL_DC = 10;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX13_CLKIN_SEL_DC_LEN = 2;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX14_CLKIN_SEL_DC = 12;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_ROOT_CTRL4_13_SPARE = 13;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX23_CLKIN_SEL_DC = 14;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX23_CLKIN_SEL_DC_LEN = 2;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_TOD_LPC_MUX_SEL_DC = 16;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_ROOT_CTRL4_17_SPARE = 17;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_ROOT_CTRL4_18_SPARE = 18;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_ROOT_CTRL4_19_SPARE = 19;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_MUX1_CLKIN_SEL_DC = 20;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_MUX2A_CLKIN_SEL_DC = 21;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_MUX2B_CLKIN_SEL_DC = 22;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_MUX3_CLKIN_SEL_DC = 23;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_MUX4A_CLKIN_SEL_DC = 24;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_NEST_CLK_ASYNC_RESET_DC = 25;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_ROOT_CTRL4_26_SPARE = 26;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TPFSI_ALTREFCLK_SEL = 27;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_FSI_CLKIN_SEL_DC = 28;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_TP_PLL_FORCE_OUT_EN_DC = 29;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_ROOT_CTRL4_30_SPARE = 30;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_ROOT_CTRL4_31_SPARE = 31;
// perv/reg00015.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL4_COPY_RW = 0x00002914ull;
// perv/reg00015.H

static const uint64_t L3TRA0_TR1_CONFIG_1 = 0x00018224ull;

static const uint32_t L3TRA0_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87 = 0;
static const uint32_t L3TRA0_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87_LEN = 24;
// perv/reg00015.H

static const uint64_t L3TRA1_TR0_TRACE_LO_DATA_REG = 0x00018241ull;

static const uint32_t L3TRA1_TR0_TRACE_LO_DATA_REG_LO_DATA = 0;
static const uint32_t L3TRA1_TR0_TRACE_LO_DATA_REG_LO_DATA_LEN = 32;
static const uint32_t L3TRA1_TR0_TRACE_LO_DATA_REG_ADDRESS = 32;
static const uint32_t L3TRA1_TR0_TRACE_LO_DATA_REG_ADDRESS_LEN = 10;
static const uint32_t L3TRA1_TR0_TRACE_LO_DATA_REG_LAST_BANK = 42;
static const uint32_t L3TRA1_TR0_TRACE_LO_DATA_REG_LAST_BANK_LEN = 9;
static const uint32_t L3TRA1_TR0_TRACE_LO_DATA_REG_LAST_BANK_VALID = 51;
static const uint32_t L3TRA1_TR0_TRACE_LO_DATA_REG_WRITE_ON_RUN = 52;
static const uint32_t L3TRA1_TR0_TRACE_LO_DATA_REG_RUNNING = 53;
static const uint32_t L3TRA1_TR0_TRACE_LO_DATA_REG_HOLD_ADDRESS = 54;
static const uint32_t L3TRA1_TR0_TRACE_LO_DATA_REG_HOLD_ADDRESS_LEN = 10;
// perv/reg00015.H

static const uint64_t L3TRA2_TR0_CONFIG_0 = 0x00018283ull;

static const uint32_t L3TRA2_TR0_CONFIG_0_CMP_MSK_LT_B_0_TO_63 = 0;
static const uint32_t L3TRA2_TR0_CONFIG_0_CMP_MSK_LT_B_0_TO_63_LEN = 64;
// perv/reg00015.H

static const uint64_t L3TRA2_TR1_TRACE_HI_DATA_REG = 0x000182a0ull;

static const uint32_t L3TRA2_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA = 0;
static const uint32_t L3TRA2_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA_LEN = 64;
// perv/reg00015.H

static const uint64_t L3TRA2_TR1_CONFIG_9 = 0x000182a9ull;

static const uint32_t L3TRA2_TR1_CONFIG_9_DISABLE_COMPRESSION = 0;
static const uint32_t L3TRA2_TR1_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK = 1;
static const uint32_t L3TRA2_TR1_CONFIG_9_MATCHA_MUXSEL = 2;
static const uint32_t L3TRA2_TR1_CONFIG_9_MATCHA_MUXSEL_LEN = 2;
static const uint32_t L3TRA2_TR1_CONFIG_9_MATCHB_MUXSEL = 4;
static const uint32_t L3TRA2_TR1_CONFIG_9_MATCHB_MUXSEL_LEN = 2;
static const uint32_t L3TRA2_TR1_CONFIG_9_MATCHC_MUXSEL = 6;
static const uint32_t L3TRA2_TR1_CONFIG_9_MATCHC_MUXSEL_LEN = 2;
static const uint32_t L3TRA2_TR1_CONFIG_9_MATCHD_MUXSEL = 8;
static const uint32_t L3TRA2_TR1_CONFIG_9_MATCHD_MUXSEL_LEN = 2;
static const uint32_t L3TRA2_TR1_CONFIG_9_TRIG0_OR_MASK = 10;
static const uint32_t L3TRA2_TR1_CONFIG_9_TRIG0_OR_MASK_LEN = 4;
static const uint32_t L3TRA2_TR1_CONFIG_9_TRIG0_AND_MASK = 14;
static const uint32_t L3TRA2_TR1_CONFIG_9_TRIG0_AND_MASK_LEN = 4;
static const uint32_t L3TRA2_TR1_CONFIG_9_TRIG1_OR_MASK = 18;
static const uint32_t L3TRA2_TR1_CONFIG_9_TRIG1_OR_MASK_LEN = 4;
static const uint32_t L3TRA2_TR1_CONFIG_9_TRIG1_AND_MASK = 22;
static const uint32_t L3TRA2_TR1_CONFIG_9_TRIG1_AND_MASK_LEN = 4;
static const uint32_t L3TRA2_TR1_CONFIG_9_TRIG0_NOT_MODE = 26;
static const uint32_t L3TRA2_TR1_CONFIG_9_TRIG1_NOT_MODE = 27;
static const uint32_t L3TRA2_TR1_CONFIG_9_MATCH_NOT_MODE = 28;
static const uint32_t L3TRA2_TR1_CONFIG_9_MATCH_NOT_MODE_LEN = 4;
static const uint32_t L3TRA2_TR1_CONFIG_9_ERROR_CMP_MASK = 32;
static const uint32_t L3TRA2_TR1_CONFIG_9_ERROR_CMP_PATTERN = 33;
static const uint32_t L3TRA2_TR1_CONFIG_9_TRIG0_ERR_CMP = 34;
static const uint32_t L3TRA2_TR1_CONFIG_9_TRIG1_ERR_CMP = 35;
static const uint32_t L3TRA2_TR1_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES = 36;
// perv/reg00015.H

static const uint64_t LOCAL_FIR_RWX = 0x0004000aull;
static const uint64_t LOCAL_FIR_WOX_AND = 0x0004000bull;
static const uint64_t LOCAL_FIR_WOX_OR = 0x0004000cull;

static const uint32_t LOCAL_FIR_00 = 0;
static const uint32_t LOCAL_FIR_01 = 1;
static const uint32_t LOCAL_FIR_02 = 2;
static const uint32_t LOCAL_FIR_03 = 3;
static const uint32_t LOCAL_FIR_04 = 4;
static const uint32_t LOCAL_FIR_05 = 5;
static const uint32_t LOCAL_FIR_06 = 6;
static const uint32_t LOCAL_FIR_07 = 7;
static const uint32_t LOCAL_FIR_08 = 8;
static const uint32_t LOCAL_FIR_09 = 9;
static const uint32_t LOCAL_FIR_10 = 10;
static const uint32_t LOCAL_FIR_11 = 11;
static const uint32_t LOCAL_FIR_12 = 12;
static const uint32_t LOCAL_FIR_13 = 13;
static const uint32_t LOCAL_FIR_14 = 14;
static const uint32_t LOCAL_FIR_15 = 15;
static const uint32_t LOCAL_FIR_16 = 16;
static const uint32_t LOCAL_FIR_17 = 17;
static const uint32_t LOCAL_FIR_18 = 18;
static const uint32_t LOCAL_FIR_19 = 19;
static const uint32_t LOCAL_FIR_20 = 20;
static const uint32_t LOCAL_FIR_21 = 21;
static const uint32_t LOCAL_FIR_22 = 22;
static const uint32_t LOCAL_FIR_23 = 23;
static const uint32_t LOCAL_FIR_24 = 24;
static const uint32_t LOCAL_FIR_25 = 25;
static const uint32_t LOCAL_FIR_26 = 26;
static const uint32_t LOCAL_FIR_27 = 27;
static const uint32_t LOCAL_FIR_28 = 28;
static const uint32_t LOCAL_FIR_29 = 29;
static const uint32_t LOCAL_FIR_30 = 30;
static const uint32_t LOCAL_FIR_31 = 31;
static const uint32_t LOCAL_FIR_32 = 32;
static const uint32_t LOCAL_FIR_33 = 33;
static const uint32_t LOCAL_FIR_34 = 34;
static const uint32_t LOCAL_FIR_35 = 35;
static const uint32_t LOCAL_FIR_36 = 36;
static const uint32_t LOCAL_FIR_37 = 37;
static const uint32_t LOCAL_FIR_38 = 38;
static const uint32_t LOCAL_FIR_39 = 39;
static const uint32_t LOCAL_FIR_40 = 40;
static const uint32_t LOCAL_FIR_41 = 41;
static const uint32_t LOCAL_FIR_42 = 42;
static const uint32_t LOCAL_FIR_43 = 43;
static const uint32_t LOCAL_FIR_44 = 44;
static const uint32_t LOCAL_FIR_45 = 45;
static const uint32_t LOCAL_FIR_46 = 46;
static const uint32_t LOCAL_FIR_47 = 47;
static const uint32_t LOCAL_FIR_48 = 48;
// perv/reg00015.H

static const uint64_t MCAST_GRP_1_SLAVES_REG = 0x000f0001ull;

static const uint32_t MCAST_GRP_1_SLAVES_REG_SLAVES_MCAST_GROUP_1 = 0;
static const uint32_t MCAST_GRP_1_SLAVES_REG_SLAVES_MCAST_GROUP_1_LEN = 6;
// perv/reg00015.H

static const uint64_t MCAST_GRP_2_SLAVES_REG = 0x000f0002ull;

static const uint32_t MCAST_GRP_2_SLAVES_REG_SLAVES_MCAST_GROUP_2 = 0;
static const uint32_t MCAST_GRP_2_SLAVES_REG_SLAVES_MCAST_GROUP_2_LEN = 6;
// perv/reg00015.H

static const uint64_t MCAST_GRP_4_SLAVES_REG = 0x000f0004ull;

static const uint32_t MCAST_GRP_4_SLAVES_REG_SLAVES_MCAST_GROUP_4 = 0;
static const uint32_t MCAST_GRP_4_SLAVES_REG_SLAVES_MCAST_GROUP_4_LEN = 6;
// perv/reg00015.H

static const uint64_t OTPC_M_EXPORT_REGL_CTRL = 0x0001000eull;

static const uint32_t OTPC_M_EXPORT_REGL_CTRL_TP_NX_ALLOW_CRYPTO_DC = 0;
static const uint32_t OTPC_M_EXPORT_REGL_CTRL_TP_EX_FUSE_VMX_CRYPTO_DIS_DC = 1;
static const uint32_t OTPC_M_EXPORT_REGL_CTRL_TP_EX_FUSE_FP_THROTTLE_EN_DC = 2;
static const uint32_t OTPC_M_EXPORT_REGL_CTRL_TP_PB_FUSE_TOPOLOGY_2CHIP = 3;
static const uint32_t OTPC_M_EXPORT_REGL_CTRL_TP_PB_FUSE_TOPOLOGY_GROUP = 4;
static const uint32_t OTPC_M_EXPORT_REGL_CTRL_TP_PB_FUSE_TOPOLOGY_GROUP_LEN = 2;
static const uint32_t OTPC_M_EXPORT_REGL_CTRL_TP_NP_NVLINK_DISABLE = 6;
static const uint32_t OTPC_M_EXPORT_REGL_CTRL_OTP_PCBMS_HW_MODE_SEL_DC = 7;
static const uint32_t OTPC_M_EXPORT_REGL_CTRL_OTP_PCBMS_FUSED_CORE_MODE_SEL0_DC = 8;
static const uint32_t OTPC_M_EXPORT_REGL_CTRL_OTP_PCBMS_FUSED_CORE_MODE_SEL1_DC = 9;
static const uint32_t OTPC_M_EXPORT_REGL_CTRL_TP_MC_ALLOW_CRYPTO_DC = 10;
static const uint32_t OTPC_M_EXPORT_REGL_CTRL_OTP_SPIM_MEAS_SEEPROM_LOCK_DC = 11;
static const uint32_t OTPC_M_EXPORT_REGL_CTRL_TP_PAU_POWER_HEADER_DISABLE_DC = 12;
static const uint32_t OTPC_M_EXPORT_REGL_CTRL_TP_PAU_POWER_HEADER_DISABLE_DC_LEN = 6;
// perv/reg00015.H

static const uint64_t OTPC_M_EXPORT_REGL_STATUS = 0x00010009ull;

static const uint32_t OTPC_M_EXPORT_REGL_STATUS_TP_NX_ALLOW_CRYPTO_DC = 0;
static const uint32_t OTPC_M_EXPORT_REGL_STATUS_TP_EX_FUSE_VMX_CRYPTO_DIS_DC = 1;
static const uint32_t OTPC_M_EXPORT_REGL_STATUS_TP_EX_FUSE_FP_THROTTLE_EN_DC = 2;
static const uint32_t OTPC_M_EXPORT_REGL_STATUS_TP_PB_FUSE_TOPOLOGY_2CHIP = 3;
static const uint32_t OTPC_M_EXPORT_REGL_STATUS_TP_PB_FUSE_TOPOLOGY_GROUP = 4;
static const uint32_t OTPC_M_EXPORT_REGL_STATUS_TP_PB_FUSE_TOPOLOGY_GROUP_LEN = 2;
static const uint32_t OTPC_M_EXPORT_REGL_STATUS_TP_NP_NVLINK_DISABLE = 6;
static const uint32_t OTPC_M_EXPORT_REGL_STATUS_OTP_PCBMS_HW_MODE_SEL_DC = 7;
static const uint32_t OTPC_M_EXPORT_REGL_STATUS_OTP_PCBMS_FUSED_CORE_MODE_SEL0_DC = 8;
static const uint32_t OTPC_M_EXPORT_REGL_STATUS_OTP_PCBMS_FUSED_CORE_MODE_SEL1_DC = 9;
static const uint32_t OTPC_M_EXPORT_REGL_STATUS_TP_EX_FUSE_SMT8_CTYPE_EN_DC = 10;
static const uint32_t OTPC_M_EXPORT_REGL_STATUS_TP_MC_ALLOW_CRYPTO_DC = 11;
static const uint32_t OTPC_M_EXPORT_REGL_STATUS_OTP_SPIM_MEAS_SEEPROM_LOCK_DC = 12;
static const uint32_t OTPC_M_EXPORT_REGL_STATUS_TP_PAU_POWER_HEADER_DISABLE_DC = 13;
static const uint32_t OTPC_M_EXPORT_REGL_STATUS_TP_PAU_POWER_HEADER_DISABLE_DC_LEN = 6;
// perv/reg00015.H

static const uint64_t OTPC_M_MEASURE_REG1 = 0x00010011ull;

static const uint32_t OTPC_M_MEASURE_REG1_SEEPROM_MEASUREMENT1_DATA = 0;
static const uint32_t OTPC_M_MEASURE_REG1_SEEPROM_MEASUREMENT1_DATA_LEN = 64;
// perv/reg00015.H

static const uint64_t REC_ACK_REG = 0x000f0010ull;

static const uint32_t REC_ACK_REG_RECEIVE_ACKNOWLEDGE_REGISTER = 0;
static const uint32_t REC_ACK_REG_RECEIVE_ACKNOWLEDGE_REGISTER_LEN = 64;
// perv/reg00015.H

static const uint64_t REC_ERR_MST4_REG2 = 0x000f0052ull;

static const uint32_t REC_ERR_MST4_REG2_32_MST4_RESPONSE_BIT = 0;
static const uint32_t REC_ERR_MST4_REG2_32_MST4_ERROR_CODE = 1;
static const uint32_t REC_ERR_MST4_REG2_32_MST4_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST4_REG2_33_MST4_RESPONSE_BIT = 4;
static const uint32_t REC_ERR_MST4_REG2_33_MST4_ERROR_CODE = 5;
static const uint32_t REC_ERR_MST4_REG2_33_MST4_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST4_REG2_34_MST4_RESPONSE_BIT = 8;
static const uint32_t REC_ERR_MST4_REG2_34_MST4_ERROR_CODE = 9;
static const uint32_t REC_ERR_MST4_REG2_34_MST4_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST4_REG2_35_MST4_RESPONSE_BIT = 12;
static const uint32_t REC_ERR_MST4_REG2_35_MST4_ERROR_CODE = 13;
static const uint32_t REC_ERR_MST4_REG2_35_MST4_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST4_REG2_36_MST4_RESPONSE_BIT = 16;
static const uint32_t REC_ERR_MST4_REG2_36_MST4_ERROR_CODE = 17;
static const uint32_t REC_ERR_MST4_REG2_36_MST4_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST4_REG2_37_MST4_RESPONSE_BIT = 20;
static const uint32_t REC_ERR_MST4_REG2_37_MST4_ERROR_CODE = 21;
static const uint32_t REC_ERR_MST4_REG2_37_MST4_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST4_REG2_38_MST4_RESPONSE_BIT = 24;
static const uint32_t REC_ERR_MST4_REG2_38_MST4_ERROR_CODE = 25;
static const uint32_t REC_ERR_MST4_REG2_38_MST4_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST4_REG2_39_MST4_RESPONSE_BIT = 28;
static const uint32_t REC_ERR_MST4_REG2_39_MST4_ERROR_CODE = 29;
static const uint32_t REC_ERR_MST4_REG2_39_MST4_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST4_REG2_40_MST4_RESPONSE_BIT = 32;
static const uint32_t REC_ERR_MST4_REG2_40_MST4_ERROR_CODE = 33;
static const uint32_t REC_ERR_MST4_REG2_40_MST4_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST4_REG2_41_MST4_RESPONSE_BIT = 36;
static const uint32_t REC_ERR_MST4_REG2_41_MST4_ERROR_CODE = 37;
static const uint32_t REC_ERR_MST4_REG2_41_MST4_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST4_REG2_42_MST4_RESPONSE_BIT = 40;
static const uint32_t REC_ERR_MST4_REG2_42_MST4_ERROR_CODE = 41;
static const uint32_t REC_ERR_MST4_REG2_42_MST4_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST4_REG2_43_MST4_RESPONSE_BIT = 44;
static const uint32_t REC_ERR_MST4_REG2_43_MST4_ERROR_CODE = 45;
static const uint32_t REC_ERR_MST4_REG2_43_MST4_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST4_REG2_44_MST4_RESPONSE_BIT = 48;
static const uint32_t REC_ERR_MST4_REG2_44_MST4_ERROR_CODE = 49;
static const uint32_t REC_ERR_MST4_REG2_44_MST4_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST4_REG2_45_MST4_RESPONSE_BIT = 52;
static const uint32_t REC_ERR_MST4_REG2_45_MST4_ERROR_CODE = 53;
static const uint32_t REC_ERR_MST4_REG2_45_MST4_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST4_REG2_46_MST4_RESPONSE_BIT = 56;
static const uint32_t REC_ERR_MST4_REG2_46_MST4_ERROR_CODE = 57;
static const uint32_t REC_ERR_MST4_REG2_46_MST4_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST4_REG2_47_MST4_RESPONSE_BIT = 60;
static const uint32_t REC_ERR_MST4_REG2_47_MST4_ERROR_CODE = 61;
static const uint32_t REC_ERR_MST4_REG2_47_MST4_ERROR_CODE_LEN = 3;
// perv/reg00015.H

static const uint64_t SINGLE_OTP_ROM_OTPROM_REG103 = 0x00008067ull;

static const uint32_t SINGLE_OTP_ROM_OTPROM_REG103_REGISTER103 = 0;
static const uint32_t SINGLE_OTP_ROM_OTPROM_REG103_REGISTER103_LEN = 64;
// perv/reg00015.H

static const uint64_t SINGLE_OTP_ROM_OTPROM_REG12 = 0x0000800cull;

static const uint32_t SINGLE_OTP_ROM_OTPROM_REG12_REGISTER12 = 0;
static const uint32_t SINGLE_OTP_ROM_OTPROM_REG12_REGISTER12_LEN = 64;
// perv/reg00015.H

static const uint64_t SINGLE_OTP_ROM_OTPROM_REG2 = 0x00008002ull;

static const uint32_t SINGLE_OTP_ROM_OTPROM_REG2_REGISTER2 = 0;
static const uint32_t SINGLE_OTP_ROM_OTPROM_REG2_REGISTER2_LEN = 64;
// perv/reg00015.H

static const uint64_t SINGLE_OTP_ROM_OTPROM_REG25 = 0x00008019ull;

static const uint32_t SINGLE_OTP_ROM_OTPROM_REG25_REGISTER25 = 0;
static const uint32_t SINGLE_OTP_ROM_OTPROM_REG25_REGISTER25_LEN = 64;
// perv/reg00015.H

static const uint64_t SINGLE_OTP_ROM_OTPROM_REG44 = 0x0000802cull;

static const uint32_t SINGLE_OTP_ROM_OTPROM_REG44_REGISTER44 = 0;
static const uint32_t SINGLE_OTP_ROM_OTPROM_REG44_REGISTER44_LEN = 64;
// perv/reg00015.H

static const uint64_t SINGLE_OTP_ROM_OTPROM_REG73 = 0x00008049ull;

static const uint32_t SINGLE_OTP_ROM_OTPROM_REG73_REGISTER73 = 0;
static const uint32_t SINGLE_OTP_ROM_OTPROM_REG73_REGISTER73_LEN = 64;
// perv/reg00015.H

static const uint64_t SINGLE_OTP_ROM_OTPROM_REG86 = 0x00008056ull;

static const uint32_t SINGLE_OTP_ROM_OTPROM_REG86_REGISTER86 = 0;
static const uint32_t SINGLE_OTP_ROM_OTPROM_REG86_REGISTER86_LEN = 64;
// perv/reg00015.H

static const uint64_t SINGLE_OTP_ROM_OTPROM_REG99 = 0x00008063ull;

static const uint32_t SINGLE_OTP_ROM_OTPROM_REG99_REGISTER99 = 0;
static const uint32_t SINGLE_OTP_ROM_OTPROM_REG99_REGISTER99_LEN = 64;
// perv/reg00015.H

static const uint64_t TOD_TX_TTYPE_0_REG = 0x00040011ull;

static const uint32_t TOD_TX_TTYPE_0_REG_TX_TTYPE_0_TRIGGER = 0;
// perv/reg00015.H

static const uint64_t TOD_TX_TTYPE_1_REG = 0x00040012ull;

static const uint32_t TOD_TX_TTYPE_1_REG_TX_TTYPE_1_TRIGGER = 0;
// perv/reg00015.H

static const uint64_t TOD_TX_TTYPE_2_REG = 0x00040013ull;

static const uint32_t TOD_TX_TTYPE_2_REG_TX_TTYPE_2_TRIGGER = 0;
// perv/reg00015.H

static const uint64_t TOD_TX_TTYPE_3_REG = 0x00040014ull;

static const uint32_t TOD_TX_TTYPE_3_REG_TX_TTYPE_3_TRIGGER = 0;
// perv/reg00015.H

static const uint64_t TOD_TX_TTYPE_4_REG = 0x00040015ull;

static const uint32_t TOD_TX_TTYPE_4_REG_TX_TTYPE_4_TRIGGER = 0;
// perv/reg00015.H

static const uint64_t TOD_TX_TTYPE_5_REG = 0x00040016ull;

static const uint32_t TOD_TX_TTYPE_5_REG_TX_TTYPE_5_TRIGGER = 0;
// perv/reg00015.H

static const uint64_t TRA0_TR1_CONFIG_1 = 0x00010444ull;

static const uint32_t TRA0_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87 = 0;
static const uint32_t TRA0_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87_LEN = 24;
// perv/reg00015.H

static const uint64_t TRA2_TR0_CONFIG_0 = 0x00010503ull;

static const uint32_t TRA2_TR0_CONFIG_0_CMP_MSK_LT_B_0_TO_63 = 0;
static const uint32_t TRA2_TR0_CONFIG_0_CMP_MSK_LT_B_0_TO_63_LEN = 64;
// perv/reg00015.H

static const uint64_t TRA2_TR1_CONFIG = 0x00010542ull;

static const uint32_t TRA2_TR1_CONFIG_STORE_ON_TRIG_MODE = 0;
static const uint32_t TRA2_TR1_CONFIG_WRITE_ON_RUN_MODE = 1;
static const uint32_t TRA2_TR1_CONFIG_EXTEND_TRIG_MODE = 2;
static const uint32_t TRA2_TR1_CONFIG_EXTEND_TRIG_MODE_LEN = 8;
static const uint32_t TRA2_TR1_CONFIG_BANK_MODE = 10;
static const uint32_t TRA2_TR1_CONFIG_ENH_TRACE_MODE = 11;
static const uint32_t TRA2_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL = 12;
static const uint32_t TRA2_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL_LEN = 2;
static const uint32_t TRA2_TR1_CONFIG_TRACE_SELECT_CONTROL = 14;
static const uint32_t TRA2_TR1_CONFIG_TRACE_SELECT_CONTROL_LEN = 4;
static const uint32_t TRA2_TR1_CONFIG_TRACE_RUN_HOLD_OFF = 18;
static const uint32_t TRA2_TR1_CONFIG_TRACE_RUN_STATUS = 19;
static const uint32_t TRA2_TR1_CONFIG_TRACE_RUN_STICKY = 20;
static const uint32_t TRA2_TR1_CONFIG_DISABLE_BANK_EDGE_DETECT = 21;
// perv/reg00015.H

static const uint64_t TRA2_TR1_CONFIG_9 = 0x00010549ull;

static const uint32_t TRA2_TR1_CONFIG_9_DISABLE_COMPRESSION = 0;
static const uint32_t TRA2_TR1_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK = 1;
static const uint32_t TRA2_TR1_CONFIG_9_MATCHA_MUXSEL = 2;
static const uint32_t TRA2_TR1_CONFIG_9_MATCHA_MUXSEL_LEN = 2;
static const uint32_t TRA2_TR1_CONFIG_9_MATCHB_MUXSEL = 4;
static const uint32_t TRA2_TR1_CONFIG_9_MATCHB_MUXSEL_LEN = 2;
static const uint32_t TRA2_TR1_CONFIG_9_MATCHC_MUXSEL = 6;
static const uint32_t TRA2_TR1_CONFIG_9_MATCHC_MUXSEL_LEN = 2;
static const uint32_t TRA2_TR1_CONFIG_9_MATCHD_MUXSEL = 8;
static const uint32_t TRA2_TR1_CONFIG_9_MATCHD_MUXSEL_LEN = 2;
static const uint32_t TRA2_TR1_CONFIG_9_TRIG0_OR_MASK = 10;
static const uint32_t TRA2_TR1_CONFIG_9_TRIG0_OR_MASK_LEN = 4;
static const uint32_t TRA2_TR1_CONFIG_9_TRIG0_AND_MASK = 14;
static const uint32_t TRA2_TR1_CONFIG_9_TRIG0_AND_MASK_LEN = 4;
static const uint32_t TRA2_TR1_CONFIG_9_TRIG1_OR_MASK = 18;
static const uint32_t TRA2_TR1_CONFIG_9_TRIG1_OR_MASK_LEN = 4;
static const uint32_t TRA2_TR1_CONFIG_9_TRIG1_AND_MASK = 22;
static const uint32_t TRA2_TR1_CONFIG_9_TRIG1_AND_MASK_LEN = 4;
static const uint32_t TRA2_TR1_CONFIG_9_TRIG0_NOT_MODE = 26;
static const uint32_t TRA2_TR1_CONFIG_9_TRIG1_NOT_MODE = 27;
static const uint32_t TRA2_TR1_CONFIG_9_MATCH_NOT_MODE = 28;
static const uint32_t TRA2_TR1_CONFIG_9_MATCH_NOT_MODE_LEN = 4;
static const uint32_t TRA2_TR1_CONFIG_9_ERROR_CMP_MASK = 32;
static const uint32_t TRA2_TR1_CONFIG_9_ERROR_CMP_PATTERN = 33;
static const uint32_t TRA2_TR1_CONFIG_9_TRIG0_ERR_CMP = 34;
static const uint32_t TRA2_TR1_CONFIG_9_TRIG1_ERR_CMP = 35;
static const uint32_t TRA2_TR1_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES = 36;
// perv/reg00016.H

static const uint64_t TRA3_TR0_CONFIG = 0x00010582ull;

static const uint32_t TRA3_TR0_CONFIG_STORE_ON_TRIG_MODE = 0;
static const uint32_t TRA3_TR0_CONFIG_WRITE_ON_RUN_MODE = 1;
static const uint32_t TRA3_TR0_CONFIG_EXTEND_TRIG_MODE = 2;
static const uint32_t TRA3_TR0_CONFIG_EXTEND_TRIG_MODE_LEN = 8;
static const uint32_t TRA3_TR0_CONFIG_BANK_MODE = 10;
static const uint32_t TRA3_TR0_CONFIG_ENH_TRACE_MODE = 11;
static const uint32_t TRA3_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL = 12;
static const uint32_t TRA3_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL_LEN = 2;
static const uint32_t TRA3_TR0_CONFIG_TRACE_SELECT_CONTROL = 14;
static const uint32_t TRA3_TR0_CONFIG_TRACE_SELECT_CONTROL_LEN = 4;
static const uint32_t TRA3_TR0_CONFIG_TRACE_RUN_HOLD_OFF = 18;
static const uint32_t TRA3_TR0_CONFIG_TRACE_RUN_STATUS = 19;
static const uint32_t TRA3_TR0_CONFIG_TRACE_RUN_STICKY = 20;
static const uint32_t TRA3_TR0_CONFIG_DISABLE_BANK_EDGE_DETECT = 21;
// perv/reg00016.H

static const uint64_t TRA5_TR0_CONFIG_1 = 0x00010684ull;

static const uint32_t TRA5_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87 = 0;
static const uint32_t TRA5_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87_LEN = 24;
// perv/reg00016.H

static const uint64_t TRA5_TR1_TRACE_LO_DATA_REG = 0x000106c1ull;

static const uint32_t TRA5_TR1_TRACE_LO_DATA_REG_LO_DATA = 0;
static const uint32_t TRA5_TR1_TRACE_LO_DATA_REG_LO_DATA_LEN = 32;
static const uint32_t TRA5_TR1_TRACE_LO_DATA_REG_ADDRESS = 32;
static const uint32_t TRA5_TR1_TRACE_LO_DATA_REG_ADDRESS_LEN = 10;
static const uint32_t TRA5_TR1_TRACE_LO_DATA_REG_LAST_BANK = 42;
static const uint32_t TRA5_TR1_TRACE_LO_DATA_REG_LAST_BANK_LEN = 9;
static const uint32_t TRA5_TR1_TRACE_LO_DATA_REG_LAST_BANK_VALID = 51;
static const uint32_t TRA5_TR1_TRACE_LO_DATA_REG_WRITE_ON_RUN = 52;
static const uint32_t TRA5_TR1_TRACE_LO_DATA_REG_RUNNING = 53;
static const uint32_t TRA5_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS = 54;
static const uint32_t TRA5_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS_LEN = 10;
// perv/reg00016.H

static const uint64_t TRA6_TR0_TRACE_HI_DATA_REG = 0x00010700ull;

static const uint32_t TRA6_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA = 0;
static const uint32_t TRA6_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA_LEN = 64;
// perv/reg00016.H

static const uint64_t TRA7_TR0_CONFIG_9 = 0x00010789ull;

static const uint32_t TRA7_TR0_CONFIG_9_DISABLE_COMPRESSION = 0;
static const uint32_t TRA7_TR0_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK = 1;
static const uint32_t TRA7_TR0_CONFIG_9_MATCHA_MUXSEL = 2;
static const uint32_t TRA7_TR0_CONFIG_9_MATCHA_MUXSEL_LEN = 2;
static const uint32_t TRA7_TR0_CONFIG_9_MATCHB_MUXSEL = 4;
static const uint32_t TRA7_TR0_CONFIG_9_MATCHB_MUXSEL_LEN = 2;
static const uint32_t TRA7_TR0_CONFIG_9_MATCHC_MUXSEL = 6;
static const uint32_t TRA7_TR0_CONFIG_9_MATCHC_MUXSEL_LEN = 2;
static const uint32_t TRA7_TR0_CONFIG_9_MATCHD_MUXSEL = 8;
static const uint32_t TRA7_TR0_CONFIG_9_MATCHD_MUXSEL_LEN = 2;
static const uint32_t TRA7_TR0_CONFIG_9_TRIG0_OR_MASK = 10;
static const uint32_t TRA7_TR0_CONFIG_9_TRIG0_OR_MASK_LEN = 4;
static const uint32_t TRA7_TR0_CONFIG_9_TRIG0_AND_MASK = 14;
static const uint32_t TRA7_TR0_CONFIG_9_TRIG0_AND_MASK_LEN = 4;
static const uint32_t TRA7_TR0_CONFIG_9_TRIG1_OR_MASK = 18;
static const uint32_t TRA7_TR0_CONFIG_9_TRIG1_OR_MASK_LEN = 4;
static const uint32_t TRA7_TR0_CONFIG_9_TRIG1_AND_MASK = 22;
static const uint32_t TRA7_TR0_CONFIG_9_TRIG1_AND_MASK_LEN = 4;
static const uint32_t TRA7_TR0_CONFIG_9_TRIG0_NOT_MODE = 26;
static const uint32_t TRA7_TR0_CONFIG_9_TRIG1_NOT_MODE = 27;
static const uint32_t TRA7_TR0_CONFIG_9_MATCH_NOT_MODE = 28;
static const uint32_t TRA7_TR0_CONFIG_9_MATCH_NOT_MODE_LEN = 4;
static const uint32_t TRA7_TR0_CONFIG_9_ERROR_CMP_MASK = 32;
static const uint32_t TRA7_TR0_CONFIG_9_ERROR_CMP_PATTERN = 33;
static const uint32_t TRA7_TR0_CONFIG_9_TRIG0_ERR_CMP = 34;
static const uint32_t TRA7_TR0_CONFIG_9_TRIG1_ERR_CMP = 35;
static const uint32_t TRA7_TR0_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES = 36;
// perv/reg00016.H

}
}
#include "perv/reg00015.H"
#include "perv/reg00016.H"
#endif
