

================================================================
== Vitis HLS Report for 'pFFT'
================================================================
* Date:           Tue Apr  8 14:32:55 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu7ev-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.723 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    37953|    41729|  0.380 ms|  0.417 ms|  37954|  41730|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                          |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pAccumulateFC_fu_116  |pAccumulateFC  |      590|      649|  5.900 us|  6.490 us|  590|  649|       no|
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1366_1  |    37952|    41728|  593 ~ 652|          -|          -|    64|        no|
        +---------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [posit_lib.cpp:1366]   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln1363 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [posit_lib.cpp:1363]   --->   Operation 6 'spectopmodule' 'spectopmodule_ln1363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i40 %signal_r"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %signal_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %result_real, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i40 %result_real"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %result_imag, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i40 %result_imag"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%signal_r_read = read i40 @_ssdm_op_Read.ap_auto.i40P0A, i40 %signal_r" [posit_lib.cpp:1373]   --->   Operation 13 'read' 'signal_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln1366 = store i7 0, i7 %k" [posit_lib.cpp:1366]   --->   Operation 14 'store' 'store_ln1366' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln1366 = br void %for.body" [posit_lib.cpp:1366]   --->   Operation 15 'br' 'br_ln1366' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.38>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%k_1 = load i7 %k" [posit_lib.cpp:1373]   --->   Operation 16 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.89ns)   --->   "%icmp_ln1366 = icmp_eq  i7 %k_1, i7 64" [posit_lib.cpp:1366]   --->   Operation 17 'icmp' 'icmp_ln1366' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.89ns)   --->   "%add_ln1366 = add i7 %k_1, i7 1" [posit_lib.cpp:1366]   --->   Operation 18 'add' 'add_ln1366' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln1366 = br i1 %icmp_ln1366, void %for.body.split, void %for.end" [posit_lib.cpp:1366]   --->   Operation 19 'br' 'br_ln1366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln1366 = store i7 %add_ln1366, i7 %k" [posit_lib.cpp:1366]   --->   Operation 20 'store' 'store_ln1366' <Predicate = (!icmp_ln1366)> <Delay = 0.48>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln1378 = ret" [posit_lib.cpp:1378]   --->   Operation 21 'ret' 'ret_ln1378' <Predicate = (icmp_ln1366)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.09>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln1373 = trunc i7 %k_1" [posit_lib.cpp:1373]   --->   Operation 22 'trunc' 'trunc_ln1373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (7.09ns)   --->   "%call_ret = call i78 @pAccumulateFC, i6 %trunc_ln1373, i40 %signal_r_read, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array, i52 %mask_table, i53 %one_half_table, i52 %mask_table_50, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [posit_lib.cpp:1373]   --->   Operation 23 'call' 'call_ret' <Predicate = true> <Delay = 7.09> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1366 = zext i7 %k_1" [posit_lib.cpp:1366]   --->   Operation 24 'zext' 'zext_ln1366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1366 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [posit_lib.cpp:1366]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln1366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln1366 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [posit_lib.cpp:1366]   --->   Operation 26 'specloopname' 'specloopname_ln1366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ret = call i78 @pAccumulateFC, i6 %trunc_ln1373, i40 %signal_r_read, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array, i52 %mask_table, i53 %one_half_table, i52 %mask_table_50, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [posit_lib.cpp:1373]   --->   Operation 27 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%realSum_sign = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 28 'extractvalue' 'realSum_sign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%realSum_isZero = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 29 'extractvalue' 'realSum_isZero' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%realSum_regime = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 30 'extractvalue' 'realSum_regime' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%realSum_exponent = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 31 'extractvalue' 'realSum_exponent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%realSum_mantissa = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 32 'extractvalue' 'realSum_mantissa' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%imagSum_sign = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 33 'extractvalue' 'imagSum_sign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%imagSum_isZero = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 34 'extractvalue' 'imagSum_isZero' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%imagSum_regime = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 35 'extractvalue' 'imagSum_regime' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%imagSum_exponent = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 36 'extractvalue' 'imagSum_exponent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%imagSum_mantissa = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 37 'extractvalue' 'imagSum_mantissa' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln1375_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i30.i1.i6.i1.i1.i1, i30 %realSum_mantissa, i1 %realSum_exponent, i6 %realSum_regime, i1 0, i1 %realSum_isZero, i1 %realSum_sign" [posit_lib.cpp:1375]   --->   Operation 38 'bitconcatenate' 'or_ln1375_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%result_real_addr = getelementptr i40 %result_real, i64 0, i64 %zext_ln1366" [posit_lib.cpp:1375]   --->   Operation 39 'getelementptr' 'result_real_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln1375 = store i40 %or_ln1375_4, i6 %result_real_addr" [posit_lib.cpp:1375]   --->   Operation 40 'store' 'store_ln1375' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln1376_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i30.i1.i6.i1.i1.i1, i30 %imagSum_mantissa, i1 %imagSum_exponent, i6 %imagSum_regime, i1 0, i1 %imagSum_isZero, i1 %imagSum_sign" [posit_lib.cpp:1376]   --->   Operation 41 'bitconcatenate' 'or_ln1376_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%result_imag_addr = getelementptr i40 %result_imag, i64 0, i64 %zext_ln1366" [posit_lib.cpp:1376]   --->   Operation 42 'getelementptr' 'result_imag_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln1376 = store i40 %or_ln1376_4, i6 %result_imag_addr" [posit_lib.cpp:1376]   --->   Operation 43 'store' 'store_ln1376' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln1366 = br void %for.body" [posit_lib.cpp:1366]   --->   Operation 44 'br' 'br_ln1366' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ signal_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ log_inverse_lut_table_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log0_lut_table_ap_fixed_double_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_12_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_17_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_22_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_27_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_32_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mask_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ one_half_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mask_table_50]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                        (alloca           ) [ 01111]
spectopmodule_ln1363     (spectopmodule    ) [ 00000]
specbitsmap_ln0          (specbitsmap      ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specbitsmap_ln0          (specbitsmap      ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specbitsmap_ln0          (specbitsmap      ) [ 00000]
signal_r_read            (read             ) [ 00111]
store_ln1366             (store            ) [ 00000]
br_ln1366                (br               ) [ 00000]
k_1                      (load             ) [ 00011]
icmp_ln1366              (icmp             ) [ 00111]
add_ln1366               (add              ) [ 00000]
br_ln1366                (br               ) [ 00000]
store_ln1366             (store            ) [ 00000]
ret_ln1378               (ret              ) [ 00000]
trunc_ln1373             (trunc            ) [ 00001]
zext_ln1366              (zext             ) [ 00000]
speclooptripcount_ln1366 (speclooptripcount) [ 00000]
specloopname_ln1366      (specloopname     ) [ 00000]
call_ret                 (call             ) [ 00000]
realSum_sign             (extractvalue     ) [ 00000]
realSum_isZero           (extractvalue     ) [ 00000]
realSum_regime           (extractvalue     ) [ 00000]
realSum_exponent         (extractvalue     ) [ 00000]
realSum_mantissa         (extractvalue     ) [ 00000]
imagSum_sign             (extractvalue     ) [ 00000]
imagSum_isZero           (extractvalue     ) [ 00000]
imagSum_regime           (extractvalue     ) [ 00000]
imagSum_exponent         (extractvalue     ) [ 00000]
imagSum_mantissa         (extractvalue     ) [ 00000]
or_ln1375_4              (bitconcatenate   ) [ 00000]
result_real_addr         (getelementptr    ) [ 00000]
store_ln1375             (store            ) [ 00000]
or_ln1376_4              (bitconcatenate   ) [ 00000]
result_imag_addr         (getelementptr    ) [ 00000]
store_ln1376             (store            ) [ 00000]
br_ln1366                (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="signal_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_real">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_imag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="log_inverse_lut_table_0_5_64_array">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_inverse_lut_table_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="log0_lut_table_ap_fixed_double_0_5_64_array">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log0_lut_table_ap_fixed_double_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="log_lut_table_ap_fixed_12_6_64_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_12_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="log_lut_table_ap_fixed_17_6_64_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_17_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="log_lut_table_ap_fixed_22_6_64_array">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_22_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="log_lut_table_ap_fixed_27_6_64_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_27_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="log_lut_table_ap_fixed_32_6_64_array">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_32_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mask_table">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="one_half_table">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mask_table_50">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table_50"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i40P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pAccumulateFC"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i30.i1.i6.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="k_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="signal_r_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="40" slack="0"/>
<pin id="86" dir="0" index="1" bw="40" slack="0"/>
<pin id="87" dir="1" index="2" bw="40" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="signal_r_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="result_real_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="40" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="7" slack="0"/>
<pin id="94" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_real_addr/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln1375_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="0" index="1" bw="40" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1375/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="result_imag_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="40" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="7" slack="0"/>
<pin id="107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_imag_addr/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln1376_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="40" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1376/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_pAccumulateFC_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="78" slack="0"/>
<pin id="118" dir="0" index="1" bw="6" slack="0"/>
<pin id="119" dir="0" index="2" bw="40" slack="2"/>
<pin id="120" dir="0" index="3" bw="6" slack="0"/>
<pin id="121" dir="0" index="4" bw="90" slack="0"/>
<pin id="122" dir="0" index="5" bw="86" slack="0"/>
<pin id="123" dir="0" index="6" bw="83" slack="0"/>
<pin id="124" dir="0" index="7" bw="78" slack="0"/>
<pin id="125" dir="0" index="8" bw="73" slack="0"/>
<pin id="126" dir="0" index="9" bw="68" slack="0"/>
<pin id="127" dir="0" index="10" bw="63" slack="0"/>
<pin id="128" dir="0" index="11" bw="58" slack="0"/>
<pin id="129" dir="0" index="12" bw="52" slack="0"/>
<pin id="130" dir="0" index="13" bw="53" slack="0"/>
<pin id="131" dir="0" index="14" bw="52" slack="0"/>
<pin id="132" dir="0" index="15" bw="58" slack="0"/>
<pin id="133" dir="0" index="16" bw="26" slack="0"/>
<pin id="134" dir="0" index="17" bw="42" slack="0"/>
<pin id="135" dir="1" index="18" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln1366_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="7" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1366/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="k_1_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="1"/>
<pin id="159" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln1366_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="7" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1366/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln1366_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1366/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln1366_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="7" slack="1"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1366/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln1373_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="1"/>
<pin id="179" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1373/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln1366_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="2"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1366/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="realSum_sign_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="78" slack="0"/>
<pin id="188" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="realSum_sign/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="realSum_isZero_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="78" slack="0"/>
<pin id="192" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="realSum_isZero/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="realSum_regime_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="78" slack="0"/>
<pin id="196" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="realSum_regime/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="realSum_exponent_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="78" slack="0"/>
<pin id="200" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="realSum_exponent/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="realSum_mantissa_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="78" slack="0"/>
<pin id="204" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="realSum_mantissa/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="imagSum_sign_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="78" slack="0"/>
<pin id="208" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="imagSum_sign/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="imagSum_isZero_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="78" slack="0"/>
<pin id="212" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="imagSum_isZero/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="imagSum_regime_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="78" slack="0"/>
<pin id="216" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="imagSum_regime/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="imagSum_exponent_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="78" slack="0"/>
<pin id="220" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="imagSum_exponent/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="imagSum_mantissa_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="78" slack="0"/>
<pin id="224" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="imagSum_mantissa/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="or_ln1375_4_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="40" slack="0"/>
<pin id="228" dir="0" index="1" bw="30" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="0" index="3" bw="6" slack="0"/>
<pin id="231" dir="0" index="4" bw="1" slack="0"/>
<pin id="232" dir="0" index="5" bw="1" slack="0"/>
<pin id="233" dir="0" index="6" bw="1" slack="0"/>
<pin id="234" dir="1" index="7" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1375_4/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="or_ln1376_4_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="40" slack="0"/>
<pin id="245" dir="0" index="1" bw="30" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="0" index="3" bw="6" slack="0"/>
<pin id="248" dir="0" index="4" bw="1" slack="0"/>
<pin id="249" dir="0" index="5" bw="1" slack="0"/>
<pin id="250" dir="0" index="6" bw="1" slack="0"/>
<pin id="251" dir="1" index="7" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1376_4/4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="k_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="267" class="1005" name="signal_r_read_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="40" slack="2"/>
<pin id="269" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opset="signal_r_read "/>
</bind>
</comp>

<comp id="272" class="1005" name="k_1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="1"/>
<pin id="274" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="281" class="1005" name="trunc_ln1373_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="1"/>
<pin id="283" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1373 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="56" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="78" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="78" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="136"><net_src comp="64" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="116" pin=6"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="116" pin=7"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="116" pin=8"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="116" pin=9"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="116" pin=10"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="116" pin=11"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="116" pin=12"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="116" pin=13"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="116" pin=14"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="116" pin=15"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="116" pin=16"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="116" pin=17"/></net>

<net id="156"><net_src comp="58" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="60" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="157" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="62" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="177" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="184"><net_src comp="181" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="189"><net_src comp="116" pin="18"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="116" pin="18"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="116" pin="18"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="116" pin="18"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="116" pin="18"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="116" pin="18"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="116" pin="18"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="116" pin="18"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="116" pin="18"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="116" pin="18"/><net_sink comp="222" pin=0"/></net>

<net id="235"><net_src comp="74" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="202" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="198" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="194" pin="1"/><net_sink comp="226" pin=3"/></net>

<net id="239"><net_src comp="76" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="240"><net_src comp="190" pin="1"/><net_sink comp="226" pin=5"/></net>

<net id="241"><net_src comp="186" pin="1"/><net_sink comp="226" pin=6"/></net>

<net id="242"><net_src comp="226" pin="7"/><net_sink comp="97" pin=1"/></net>

<net id="252"><net_src comp="74" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="222" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="218" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="214" pin="1"/><net_sink comp="243" pin=3"/></net>

<net id="256"><net_src comp="76" pin="0"/><net_sink comp="243" pin=4"/></net>

<net id="257"><net_src comp="210" pin="1"/><net_sink comp="243" pin=5"/></net>

<net id="258"><net_src comp="206" pin="1"/><net_sink comp="243" pin=6"/></net>

<net id="259"><net_src comp="243" pin="7"/><net_sink comp="110" pin=1"/></net>

<net id="263"><net_src comp="80" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="270"><net_src comp="84" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="275"><net_src comp="157" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="284"><net_src comp="177" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="116" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_real | {4 }
	Port: result_imag | {4 }
 - Input state : 
	Port: pFFT : signal_r | {1 }
	Port: pFFT : log_inverse_lut_table_0_5_64_array | {3 4 }
	Port: pFFT : log0_lut_table_ap_fixed_double_0_5_64_array | {3 4 }
	Port: pFFT : log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array | {3 4 }
	Port: pFFT : log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array | {3 4 }
	Port: pFFT : log_lut_table_ap_fixed_12_6_64_array | {3 4 }
	Port: pFFT : log_lut_table_ap_fixed_17_6_64_array | {3 4 }
	Port: pFFT : log_lut_table_ap_fixed_22_6_64_array | {3 4 }
	Port: pFFT : log_lut_table_ap_fixed_27_6_64_array | {3 4 }
	Port: pFFT : log_lut_table_ap_fixed_32_6_64_array | {3 4 }
	Port: pFFT : mask_table | {3 4 }
	Port: pFFT : one_half_table | {3 4 }
	Port: pFFT : mask_table_50 | {3 4 }
	Port: pFFT : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {3 4 }
	Port: pFFT : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array | {3 4 }
	Port: pFFT : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {3 4 }
  - Chain level:
	State 1
		store_ln1366 : 1
	State 2
		icmp_ln1366 : 1
		add_ln1366 : 1
		br_ln1366 : 2
		store_ln1366 : 2
	State 3
		call_ret : 1
	State 4
		realSum_sign : 1
		realSum_isZero : 1
		realSum_regime : 1
		realSum_exponent : 1
		realSum_mantissa : 1
		imagSum_sign : 1
		imagSum_isZero : 1
		imagSum_regime : 1
		imagSum_exponent : 1
		imagSum_mantissa : 1
		or_ln1375_4 : 2
		result_real_addr : 1
		store_ln1375 : 3
		or_ln1376_4 : 2
		result_imag_addr : 1
		store_ln1376 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|   call   | grp_pAccumulateFC_fu_116 |   134   |  47.283 |   9649  |  31452  |
|----------|--------------------------|---------|---------|---------|---------|
|   icmp   |    icmp_ln1366_fu_160    |    0    |    0    |    0    |    14   |
|----------|--------------------------|---------|---------|---------|---------|
|    add   |     add_ln1366_fu_166    |    0    |    0    |    0    |    14   |
|----------|--------------------------|---------|---------|---------|---------|
|   read   | signal_r_read_read_fu_84 |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   trunc  |    trunc_ln1373_fu_177   |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   zext   |    zext_ln1366_fu_181    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |    realSum_sign_fu_186   |    0    |    0    |    0    |    0    |
|          |   realSum_isZero_fu_190  |    0    |    0    |    0    |    0    |
|          |   realSum_regime_fu_194  |    0    |    0    |    0    |    0    |
|          |  realSum_exponent_fu_198 |    0    |    0    |    0    |    0    |
|extractvalue|  realSum_mantissa_fu_202 |    0    |    0    |    0    |    0    |
|          |    imagSum_sign_fu_206   |    0    |    0    |    0    |    0    |
|          |   imagSum_isZero_fu_210  |    0    |    0    |    0    |    0    |
|          |   imagSum_regime_fu_214  |    0    |    0    |    0    |    0    |
|          |  imagSum_exponent_fu_218 |    0    |    0    |    0    |    0    |
|          |  imagSum_mantissa_fu_222 |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|bitconcatenate|    or_ln1375_4_fu_226    |    0    |    0    |    0    |    0    |
|          |    or_ln1376_4_fu_243    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |   134   |  47.283 |   9649  |  31480  |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
+--------------------------------------------------------------------+--------+--------+--------+
|                                                                    |  BRAM  |   FF   |   LUT  |
+--------------------------------------------------------------------+--------+--------+--------+
|             log0_lut_table_ap_fixed_double_0_5_64_array            |    3   |    0   |    0   |
|                 log_inverse_lut_table_0_5_64_array                 |    0   |    6   |    6   |
|log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array|    3   |    0   |    0   |
|log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array|    3   |    0   |    0   |
|                log_lut_table_ap_fixed_12_6_64_array                |    3   |    0   |    0   |
|                log_lut_table_ap_fixed_17_6_64_array                |    3   |    0   |    0   |
|                log_lut_table_ap_fixed_22_6_64_array                |    2   |    0   |    0   |
|                log_lut_table_ap_fixed_27_6_64_array                |    2   |    0   |    0   |
|                log_lut_table_ap_fixed_32_6_64_array                |    2   |    0   |    0   |
|                             mask_table                             |    2   |    0   |    0   |
|                            mask_table_50                           |    2   |    0   |    0   |
|                           one_half_table                           |    2   |    0   |    0   |
|     pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array    |    2   |    0   |    0   |
|      pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array     |    2   |    0   |    0   |
|      pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array     |    1   |    0   |    0   |
+--------------------------------------------------------------------+--------+--------+--------+
|                                Total                               |   32   |    6   |    6   |
+--------------------------------------------------------------------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     k_1_reg_272     |    7   |
|      k_reg_260      |    7   |
|signal_r_read_reg_267|   40   |
| trunc_ln1373_reg_281|    6   |
+---------------------+--------+
|        Total        |   60   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------||---------|
| grp_pAccumulateFC_fu_116 |  p1  |   2  |   6  |   12   ||    0    ||    9    |
|--------------------------|------|------|------|--------||---------||---------||---------|
|           Total          |      |      |      |   12   ||  0.489  ||    0    ||    9    |
|--------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   134  |   47   |  9649  |  31480 |
|   Memory  |   32   |    -   |    -   |    6   |    6   |
|Multiplexer|    -   |    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |    -   |   60   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   32   |   134  |   47   |  9715  |  31495 |
+-----------+--------+--------+--------+--------+--------+
