

================================================================
== Synthesis Summary Report of 'mac'
================================================================
+ General Information: 
    * Date:           Mon May 13 19:27:05 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        hls_component
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: versalaicore
    * Target device:  xcvc1902-vsva2197-2MP-e-S
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+----------+-----------+-----+
    |       Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |          |           |     |
    |       & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |    FF    |    LUT    | URAM|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+----------+-----------+-----+
    |+ mac               |     -|  2.68|        -|       -|         -|        -|     -|        no|     -|  1 (~0%)|  53 (~0%)|  102 (~0%)|    -|
    | o VITIS_LOOP_11_1  |     -|  7.30|        -|       -|         2|        1|     -|       yes|     -|        -|         -|          -|    -|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+-------------+------------+---------------+
| Interface   | Data Width | Address Width |
+-------------+------------+---------------+
| s_axi_BUS_A | 32         | 4             |
+-------------+------------+---------------+

* S_AXILITE Registers
+-------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface   | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_BUS_A | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_BUS_A | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_BUS_A | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_BUS_A | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+-------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AP_MEMORY
+------------+-----------+----------+
| Port       | Direction | Bitwidth |
+------------+-----------+----------+
| a_address0 | out       | 7        |
| a_q0       | in        | 32       |
| b_address0 | out       | 7        |
| b_q0       | in        | 32       |
| c_address0 | out       | 7        |
| c_address1 | out       | 7        |
| c_d0       | out       | 32       |
| c_q1       | in        | 32       |
+------------+-----------+----------+

* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| size | ap_none | in        | 32       |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | float*   |
| b        | in        | float*   |
| c        | inout     | float*   |
| size     | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_q0         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| c        | c_address0   | port    | offset   |
| c        | c_ce0        | port    |          |
| c        | c_we0        | port    |          |
| c        | c_d0         | port    |          |
| c        | c_address1   | port    | offset   |
| c        | c_ce1        | port    |          |
| c        | c_q1         | port    |          |
| size     | size         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------+-----+--------+----------+-----+--------+---------+
| + mac                | 1   |        |          |     |        |         |
|   add_ln11_fu_118_p2 | -   |        | add_ln11 | add | fabric | 0       |
+----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+----------------------------------------------+---------------------+-------------------------------------+
| Type      | Options                                      | Location            | Messages                            |
+-----------+----------------------------------------------+---------------------+-------------------------------------+
| interface | mode=s_axilite depth=100 port=a bundle=BUS_A | add.cpp:6 in mac, a | unexpected pragma parameter 'depth' |
| interface | mode=s_axilite depth=100 port=b bundle=BUS_A | add.cpp:7 in mac, b | unexpected pragma parameter 'depth' |
| interface | mode=s_axilite depth=100 port=c bundle=BUS_A | add.cpp:8 in mac, c | unexpected pragma parameter 'depth' |
+-----------+----------------------------------------------+---------------------+-------------------------------------+

* Valid Pragma Syntax
+-----------+-----------------------------------------+--------------------------+
| Type      | Options                                 | Location                 |
+-----------+-----------------------------------------+--------------------------+
| interface | mode=s_axilite port=return bundle=BUS_A | add.cpp:5 in mac, return |
| interface | mode=ap_vld port=b                      | add.cpp:9 in mac, b      |
+-----------+-----------------------------------------+--------------------------+


