{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749505840575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749505840575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 09:50:40 2025 " "Processing started: Tue Jun 10 09:50:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749505840575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749505840575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AspPeakDetector -c AspPeakDetector " "Command: quartus_map --read_settings_files=on --write_settings_files=off AspPeakDetector -c AspPeakDetector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749505840575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749505840905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749505840905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/compsys 701/hmpsoc final/hmpsoc-701-final/ronijagini-pd/src/tdmamintypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /university/compsys 701/hmpsoc final/hmpsoc-701-final/ronijagini-pd/src/tdmamintypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinTypes " "Found design unit 1: TdmaMinTypes" {  } { { "../src/TdmaMinTypes.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/TdmaMinTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749505849832 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TdmaMinTypes-body " "Found design unit 2: TdmaMinTypes-body" {  } { { "../src/TdmaMinTypes.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/TdmaMinTypes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749505849832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749505849832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/compsys 701/hmpsoc final/hmpsoc-701-final/ronijagini-pd/src/pd_asp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/compsys 701/hmpsoc final/hmpsoc-701-final/ronijagini-pd/src/pd_asp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PD_ASP-peakdetection " "Found design unit 1: PD_ASP-peakdetection" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749505849832 ""} { "Info" "ISGN_ENTITY_NAME" "1 PD_ASP " "Found entity 1: PD_ASP" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749505849832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749505849832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PD_ASP " "Elaborating entity \"PD_ASP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749505849865 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dest PD_ASP.vhd(19) " "VHDL Signal Declaration warning at PD_ASP.vhd(19): used explicit default value for signal \"dest\" because signal was never assigned a value" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1749505849865 "|PD_ASP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset PD_ASP.vhd(26) " "VHDL Signal Declaration warning at PD_ASP.vhd(26): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1749505849865 "|PD_ASP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "peak_detected PD_ASP.vhd(31) " "Verilog HDL or VHDL warning at PD_ASP.vhd(31): object \"peak_detected\" assigned a value but never read" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749505849865 "|PD_ASP"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "send.data\[16\] GND " "Pin \"send.data\[16\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.data\[17\] GND " "Pin \"send.data\[17\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.data\[18\] GND " "Pin \"send.data\[18\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.data\[19\] GND " "Pin \"send.data\[19\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.data\[20\] GND " "Pin \"send.data\[20\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.data\[21\] GND " "Pin \"send.data\[21\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.data\[22\] GND " "Pin \"send.data\[22\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.data\[23\] GND " "Pin \"send.data\[23\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.data\[24\] GND " "Pin \"send.data\[24\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.data\[25\] GND " "Pin \"send.data\[25\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.data\[26\] GND " "Pin \"send.data\[26\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.data\[27\] GND " "Pin \"send.data\[27\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.data\[28\] GND " "Pin \"send.data\[28\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.data\[29\] GND " "Pin \"send.data\[29\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.data\[30\] GND " "Pin \"send.data\[30\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.data\[31\] VCC " "Pin \"send.data\[31\]\" is stuck at VCC" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.data[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.addr\[0\] VCC " "Pin \"send.addr\[0\]\" is stuck at VCC" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.addr\[1\] GND " "Pin \"send.addr\[1\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.addr\[2\] VCC " "Pin \"send.addr\[2\]\" is stuck at VCC" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.addr\[3\] GND " "Pin \"send.addr\[3\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.addr\[4\] GND " "Pin \"send.addr\[4\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.addr\[5\] GND " "Pin \"send.addr\[5\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.addr\[6\] GND " "Pin \"send.addr\[6\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.addr\[7\] GND " "Pin \"send.addr\[7\]\" is stuck at GND" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749505850307 "|PD_ASP|send.addr[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749505850307 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749505850370 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749505850662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749505850662 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv.addr\[0\] " "No output dependent on input pin \"recv.addr\[0\]\"" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749505850684 "|PD_ASP|recv.addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv.addr\[1\] " "No output dependent on input pin \"recv.addr\[1\]\"" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749505850684 "|PD_ASP|recv.addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv.addr\[2\] " "No output dependent on input pin \"recv.addr\[2\]\"" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749505850684 "|PD_ASP|recv.addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv.addr\[3\] " "No output dependent on input pin \"recv.addr\[3\]\"" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749505850684 "|PD_ASP|recv.addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv.addr\[4\] " "No output dependent on input pin \"recv.addr\[4\]\"" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749505850684 "|PD_ASP|recv.addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv.addr\[5\] " "No output dependent on input pin \"recv.addr\[5\]\"" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749505850684 "|PD_ASP|recv.addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv.addr\[6\] " "No output dependent on input pin \"recv.addr\[6\]\"" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749505850684 "|PD_ASP|recv.addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv.addr\[7\] " "No output dependent on input pin \"recv.addr\[7\]\"" {  } { { "../src/PD_ASP.vhd" "" { Text "D:/University/COMPSYS 701/HMPSoC Final/HMPSoC-701-Final/RoniJagini-PD/src/PD_ASP.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749505850684 "|PD_ASP|recv.addr[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1749505850684 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749505850684 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749505850684 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749505850684 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749505850684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749505850715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 10 09:50:50 2025 " "Processing ended: Tue Jun 10 09:50:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749505850715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749505850715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749505850715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749505850715 ""}
