<root><simulation><result_generated_time />2023-05-24 01:16:35<layer><layer_spec />{'B': 1, 'K': 1000, 'C': 1280, 'OY': 1, 'OX': 1, 'IY': 1, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1280000<total_data_size_element />{'W': 1280000, 'I': 1280, 'O': 1000}<total_data_reuse />{'W': 1, 'I': 1000.0, 'O': 1280}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />280</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [16, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 8)], [('C', 16)]], [], []]<I />[[[('K', 8)], []], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 5)], [('C', 40), ('K', 5), ('K', 5)], [('C', 2)]]<I />[[('K', 5), ('C', 40), ('K', 5), ('K', 5)], [], [('C', 2)]]<O />[[('K', 5), ('C', 40)], [('K', 5), ('K', 5), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 1], 'I': [8.0, 125.0, 1.0, 1.0], 'O': [16.0, 40, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [40, 5120000, 10240000], 'I': [320, 5120, 10240], 'O': [40, 8000, 8000], 'O_partial': [40, 8000, 0], 'O_final': [0, 0, 8000]}<actual_mem_utilization_individual />{'W': [0.08, 0.61, 0.0], 'I': [0.62, 0.0, 0.0], 'O': [0.08, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.08, 0.61, 0.0], 'I': [0.62, 0.61, 0.0], 'O': [0.08, 0.61, 0.0]}<effective_mem_size_bit />{'W': [8, 128000, 5120000], 'I': [320, 5120, 5120], 'O': [40, 8000, 8000], 'O_partial': [40, 8000, 0], 'O_final': [0, 0, 8000]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 16, 1, 1], 'O': [128, 8, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [16, 16, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1280000, 1280000], [1280000, 1280000], [1280000, 0]]<I />[[32000, 1280], [1280, 1280], [1280, 0]]<O />[[(79000, 80000), (2000, 1000)], [(1000, 2000), (1000, 0)], [(0, 1000), (0, 0)]]<O_partial />[[(79000, 80000), (2000, 1000)], [(1000, 2000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (1000, 0)], [(0, 1000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[160000, 160000], [80000, 80000], [5000, 0]]<I />[[4000, 160], [80, 80], [5, 0]]<O />[[(9875, 10000), (250, 125)], [(62, 125), (62, 0)], [(0, 4), (0, 0)]]<O_partial />[([9875, 10000], [250, 125]), ([62, 125], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [62, 0]), ([0, 4], [0, 0])]</mem_access_count_word><mac_count><active />1280000<idle />0</mac_count></basic_info><energy><total_energy />2808845.6<mem_energy_breakdown><W />[112.1, 3963.7, 6659.2]<I />[1.4, 4.0, 6.7]<O />[7.1, 6.2, 5.2]</mem_energy_breakdown><MAC_energy><active_MAC />2798080.0<idle_MAC />0.0<total />2798080.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0832<utilization_without_data_loading />0.1248<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.0832<mac_utilize_temporal_without_data_loading />0.1248</mac_array_utilization><latency><latency_cycle_with_data_loading />120180<latency_cycle_without_data_loading />80100<ideal_computing_cycle />10000<data_loading><load_cycle_total />40080<load_cycle_individual />{'W': [40, 40000, 0], 'I': [40, 40, 0]}<load_cycle_combined />{'W': 40000, 'I': 41}</data_loading><mem_stalling><mem_stall_cycle_total />70100<mem_stall_cycle_individual />{'W': [[-9999], [-7996, 69965], [35000, -2500]], 'I': [[-9999], [-195, -160], [-4960, -4998]], 'O': [[-10000], [-9950, -9900], [-9938, -9996]]}<mem_stall_cycle_shared />{'W': [[-9999], [-7996, 70100], [35000, 0]], 'I': [[-9999], [-195, 70100], [35000, 0]], 'O': [[-10000], [-9950, -9900], [-9938, -9996]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [40, 5120000, 10240000], 'I': [320, 5120, 10240], 'O': [40, 8000, 8000], 'O_partial': [40, 8000, 0], 'O_final': [0, 0, 8000]}<data_size_each_level_total />{'W': [5120, 5120000, 10240000], 'I': [5120, 5120, 10240], 'O': [320, 8000, 8000]}<loop_cycles_each_level />{'W': [5, 5000, 10000], 'I': [5000, 5000, 10000], 'O': [200, 10000, 10000]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [25, 1, 1], 'O': [40, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 1024.0]], 'I': [[8.0, 0.1], [1.0, 1.0], [1.0, 1.0]], 'O': [[8.0, 0.2], [1.6, 0.8], [0.8, 0.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 1024.0]], 'I': [[8.0, 1.6], [25.6, 1.0], [1.0, 1.0]], 'O': [[8.0, 8.0], [64.0, 1.6], [1.6, 0.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 0]], 'I': [[8.0, 1.6], [25.6, 1.0], [1.0, 0]], 'O': [[8.0, 0.2], [1.6, 0.8], [0.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1052.0, 1026.6], [1025.0, 0.8]], 'I': [[8.0, 1.6], [1052.0, 1026.6], [1025.0, 0.8]], 'O': [[8.0, 0.2], [1052.0, 1026.6], [1025.0, 0.8]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 10000], [5, 5, 2000], [5000, 5000, 2]], 'I': [[1, 1, 10000], [200, 5000, 2], [5000, 5000, 2]], 'O': [[1, 1, 10000], [200, 200, 50], [10000, 10000, 1]]}<trans_time_real />{'W': [[0, 1, 10000], [[1, 5, 2000], [40, 5, 2000]], [[40000, 5000, 2], [2500, 5000, 2]]], 'I': [[0, 1, 10000], [[5, 5000, 2], [40, 5000, 2]], [[40, 5000, 2], [2, 5000, 2]]], 'O': [[0, 1, 10000], [[1, 200, 50], [2, 200, 50]], [[62, 10000, 1], [4, 10000, 1]]]}<single_stall_cycle />{'W': [[-1], [-4, 35], [35000, -2500]], 'I': [[-1], [-195, -160], [-4960, -4998]], 'O': [[-1], [-199, -198], [-9938, -9996]]}<single_stall_count />{'W': [9999, 1999, 1], 'I': [9999, 1, 1], 'O': [10000, 50, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [5000, 0], 'I': [40, 0], 'O': [62, 0]}, 1: {'W': [9995, 5000], 'I': [40, 40], 'O': [100, 62]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-4960, -10000], [-9938, -10000]], 1: [[135, -4960], [-9900, -9938]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>