AXI_MON0_CTRL
^^^^^^^^^^^^^

.. _table_axi_mon0_ctrl:
.. table:: AXI_MON0_CTRL, Offset Address: 0x000
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon0_en          | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | function.              |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | axi_mon0_clear       | R/W   | Clear all the counter. | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | axi_mon0_snapshot    | R/W   | Snapshot all the       | 0x0  |
	|      |                      |       | counter.               |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | a\                   | R/W   | Snapshot all the       | 0x0  |
	|      | xi_mon0_snapshot_all |       | counter of all AXI     |      |
	|      |                      |       | monitors               |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | axi_mon0_irq_en      | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | interrupt.             |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | axi_mon0_irq_clear   | R/W   | If set to 1, clears    | 0x0  |
	|      |                      |       | the axi_mon_irq.       |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | axi_mon0_irq         | RO    | Assert when all        |      |
	|      |                      |       | axi_mon<n>_hit_sel     |      |
	|      |                      |       | suscces.               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON0_INPUT
^^^^^^^^^^^^^^

.. _table_axi_mon0_input:
.. table:: AXI_MON0_INPUT, Offset Address: 0x004
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | axi_mon0_input_sel   | R/W   | Input/clk selection, 0 | 0x0  |
	|      |                      |       | = No selection.        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON0_FILTER0
^^^^^^^^^^^^^^^^

.. _table_axi_mon0_filter0:
.. table:: AXI_MON0_FILTER0, Offset Address: 0x010
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | axi_mon0_hit_sel     | R/W   | Select which           | 0x0  |
	|      |                      |       | conditions are used to |      |
	|      |                      |       | judege hit             |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [0]:               |      |
	|      |                      |       | addr_st/addr_sp        |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [1]: id/id_mask    |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [2]: len           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [3]: size          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [4]: burst         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [5]: lock          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [6]: cache         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [7]: prot          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [8]: qos           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [9]: AXI           |      |
	|      |                      |       | transaction cross 4KB  |      |
	|      |                      |       | boundary               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON0_FILTER1
^^^^^^^^^^^^^^^^

.. _table_axi_mon0_filter1:
.. table:: AXI_MON0_FILTER1, Offset Address: 0x014
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon0_hit_addr_st_lo |       | address[31:0]          |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON0_FILTER2
^^^^^^^^^^^^^^^^

.. _table_axi_mon0_filter2:
.. table:: AXI_MON0_FILTER2, Offset Address: 0x018
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon0_hit_addr_st_hi |       | address[39:32]         |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON0_FILTER3
^^^^^^^^^^^^^^^^

.. _table_axi_mon0_filter3:
.. table:: AXI_MON0_FILTER3, Offset Address: 0x01c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit end address[31:0]  | 0x0  |
	|      | _mon0_hit_addr_sp_lo |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON0_FILTER4
^^^^^^^^^^^^^^^^

.. _table_axi_mon0_filter4:
.. table:: AXI_MON0_FILTER4, Offset Address: 0x020
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit end address[39:32] | 0x0  |
	|      | _mon0_hit_addr_sp_hi |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON0_FILTER5
^^^^^^^^^^^^^^^^

.. _table_axi_mon0_filter5:
.. table:: AXI_MON0_FILTER5, Offset Address: 0x024
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon0_hit_id_mask | R/W   | hit = (hit_id &        | 0x0  |
	|      |                      |       | hit_id_mask) == (Ax_id |      |
	|      |                      |       | & hit_id_mask)         |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON0_FILTER6
^^^^^^^^^^^^^^^^

.. _table_axi_mon0_filter6:
.. table:: AXI_MON0_FILTER6, Offset Address: 0x028
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon0_hit_id      | R/W   | hit = Ax_id == hit_id  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON0_FILTER7
^^^^^^^^^^^^^^^^

.. _table_axi_mon0_filter7:
.. table:: AXI_MON0_FILTER7, Offset Address: 0x02c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi_mon0_hit_len     | R/W   | hit = Ax_len ==        | 0x0  |
	|      |                      |       | hit_len                |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon0_hit_size    | R/W   | hit = Ax_size ==       | 0x0  |
	|      |                      |       | hit_size               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:12| axi_mon0_hit_burst   | R/W   | hit = Ax_burst ==      | 0x0  |
	|      |                      |       | hit_burst              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON0_FILTER8
^^^^^^^^^^^^^^^^

.. _table_axi_mon0_filter8:
.. table:: AXI_MON0_FILTER8, Offset Address: 0x030
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon0_hit_lock    | R/W   | hit = Ax_lock ==       | 0x0  |
	|      |                      |       | hit_lock               |      |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | axi_mon0_hit_cache   | R/W   | hit = Ax_cache ==      | 0x0  |
	|      |                      |       | hit_cache              |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon0_hit_prot    | R/W   | hit = Ax_prot ==       | 0x0  |
	|      |                      |       | hit_prot               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| axi_mon0_hit_qos     | R/W   | hit = Ax_qos ==        | 0x0  |
	|      |                      |       | hit_qos                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON0_RPT0
^^^^^^^^^^^^^

.. _table_axi_mon0_rpt0:
.. table:: AXI_MON0_RPT0, Offset Address: 0x040
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon0_cycle_count | RO    | AXI monitor 0 cycle    |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON0_RPT1
^^^^^^^^^^^^^

.. _table_axi_mon0_rpt1:
.. table:: AXI_MON0_RPT1, Offset Address: 0x044
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon0_hit_count   | RO    | AXI monitor 0 hit      |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON0_RPT2
^^^^^^^^^^^^^

.. _table_axi_mon0_rpt2:
.. table:: AXI_MON0_RPT2, Offset Address: 0x048
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon0_byte_count  | RO    | AXI monitor 0 byte     |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert,        |      |
	|      |                      |       | (Ax_len + 1) <<        |      |
	|      |                      |       | Ax_size                |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON0_RPT3
^^^^^^^^^^^^^

.. _table_axi_mon0_rpt3:
.. table:: AXI_MON0_RPT3, Offset Address: 0x04c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | ax\                  | RO    | AXI monitor 0 latency  |      |
	|      | i_mon0_latency_count |       | count, counting after  |      |
	|      |                      |       | func_en assert, +=     |      |
	|      |                      |       | oustanding             |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON1_CTRL
^^^^^^^^^^^^^

.. _table_axi_mon1_ctrl:
.. table:: AXI_MON1_CTRL, Offset Address: 0x080
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon1_en          | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | function.              |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | axi_mon1_clear       | R/W   | Clear all the counter. | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | axi_mon1_snapshot    | R/W   | Snapshot all the       | 0x0  |
	|      |                      |       | counter.               |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | a\                   | R/W   | Snapshot all the       | 0x0  |
	|      | xi_mon0_snapshot_all |       | counter of all AXI     |      |
	|      |                      |       | monitors               |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | axi_mon1_irq_en      | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | interrupt.             |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | axi_mon1_irq_clear   | R/W   | If set to 1, clears    | 0x0  |
	|      |                      |       | the axi_mon_irq.       |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | axi_mon1_irq         | RO    | Assert when all        |      |
	|      |                      |       | axi_mon<n>_hit_sel     |      |
	|      |                      |       | suscces.               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON1_INPUT
^^^^^^^^^^^^^^

.. _table_axi_mon1_input:
.. table:: AXI_MON1_INPUT, Offset Address: 0x084
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | axi_mon1_input_sel   | R/W   | Input/clk selection, 0 | 0x0  |
	|      |                      |       | = No selection.        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON1_FILTER0
^^^^^^^^^^^^^^^^

.. _table_axi_mon1_filter0:
.. table:: AXI_MON1_FILTER0, Offset Address: 0x090
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | axi_mon1_hit_sel     | R/W   | Select which           | 0x0  |
	|      |                      |       | conditions are used to |      |
	|      |                      |       | judege hit             |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [0]:               |      |
	|      |                      |       | addr_st/addr_sp        |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [1]: id/id_mask    |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [2]: len           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [3]: size          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [4]: burst         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [5]: lock          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [6]: cache         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [7]: prot          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [8]: qos           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [9]: AXI           |      |
	|      |                      |       | transaction cross 4KB  |      |
	|      |                      |       | boundary               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON1_FILTER1
^^^^^^^^^^^^^^^^

.. _table_axi_mon1_filter1:
.. table:: AXI_MON1_FILTER1, Offset Address: 0x094
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon1_hit_addr_st_lo |       | address[31:0]          |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON1_FILTER2
^^^^^^^^^^^^^^^^

.. _table_axi_mon1_filter2:
.. table:: AXI_MON1_FILTER2, Offset Address: 0x098
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon1_hit_addr_st_hi |       | address[39:32]         |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON1_FILTER3
^^^^^^^^^^^^^^^^

.. _table_axi_mon1_filter3:
.. table:: AXI_MON1_FILTER3, Offset Address: 0x09c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit end address[31:0]  | 0x0  |
	|      | _mon1_hit_addr_sp_lo |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON1_FILTER4
^^^^^^^^^^^^^^^^

.. _table_axi_mon1_filter4:
.. table:: AXI_MON1_FILTER4, Offset Address: 0x0a0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit end address[39:32] | 0x0  |
	|      | _mon1_hit_addr_sp_hi |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON1_FILTER5
^^^^^^^^^^^^^^^^

.. _table_axi_mon1_filter5:
.. table:: AXI_MON1_FILTER5, Offset Address: 0x0a4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon1_hit_id_mask | R/W   | hit = (hit_id &        | 0x0  |
	|      |                      |       | hit_id_mask) == (Ax_id |      |
	|      |                      |       | & hit_id_mask)         |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON1_FILTER6
^^^^^^^^^^^^^^^^

.. _table_axi_mon1_filter6:
.. table:: AXI_MON1_FILTER6, Offset Address: 0x0a8
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon1_hit_id      | R/W   | hit = Ax_id == hit_id  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON1_FILTER7
^^^^^^^^^^^^^^^^

.. _table_axi_mon1_filter7:
.. table:: AXI_MON1_FILTER7, Offset Address: 0x0ac
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi_mon1_hit_len     | R/W   | hit = Ax_len ==        | 0x0  |
	|      |                      |       | hit_len                |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon1_hit_size    | R/W   | hit = Ax_size ==       | 0x0  |
	|      |                      |       | hit_size               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:12| axi_mon1_hit_burst   | R/W   | hit = Ax_burst ==      | 0x0  |
	|      |                      |       | hit_burst              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON1_FILTER8
^^^^^^^^^^^^^^^^

.. _table_axi_mon1_filter8:
.. table:: AXI_MON1_FILTER8, Offset Address: 0x0b0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon1_hit_lock    | R/W   | hit = Ax_lock ==       | 0x0  |
	|      |                      |       | hit_lock               |      |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | axi_mon1_hit_cache   | R/W   | hit = Ax_cache ==      | 0x0  |
	|      |                      |       | hit_cache              |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon1_hit_prot    | R/W   | hit = Ax_prot ==       | 0x0  |
	|      |                      |       | hit_prot               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| axi_mon1_hit_qos     | R/W   | hit = Ax_qos ==        | 0x0  |
	|      |                      |       | hit_qos                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON1_RPT0
^^^^^^^^^^^^^

.. _table_axi_mon1_rpt0:
.. table:: AXI_MON1_RPT0, Offset Address: 0x0c0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon1_cycle_count | RO    | AXI monitor 1 cycle    |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON1_RPT1
^^^^^^^^^^^^^

.. _table_axi_mon1_rpt1:
.. table:: AXI_MON1_RPT1, Offset Address: 0x0c4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon1_hit_count   | RO    | AXI monitor 1 hit      |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON1_RPT2
^^^^^^^^^^^^^

.. _table_axi_mon1_rpt2:
.. table:: AXI_MON1_RPT2, Offset Address: 0x0c8
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon1_byte_count  | RO    | AXI monitor 1 byte     |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert,        |      |
	|      |                      |       | (Ax_len + 1) <<        |      |
	|      |                      |       | Ax_size                |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON1_RPT3
^^^^^^^^^^^^^

.. _table_axi_mon1_rpt3:
.. table:: AXI_MON1_RPT3, Offset Address: 0x0cc
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | ax\                  | RO    | AXI monitor 1 latency  |      |
	|      | i_mon1_latency_count |       | count, counting after  |      |
	|      |                      |       | func_en assert, +=     |      |
	|      |                      |       | oustanding             |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON2_CTRL
^^^^^^^^^^^^^

.. _table_axi_mon2_ctrl:
.. table:: AXI_MON2_CTRL, Offset Address: 0x100
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon2_en          | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | function.              |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | axi_mon2_clear       | R/W   | Clear all the counter. | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | axi_mon2_snapshot    | R/W   | Snapshot all the       | 0x0  |
	|      |                      |       | counter.               |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | a\                   | R/W   | Snapshot all the       | 0x0  |
	|      | xi_mon0_snapshot_all |       | counter of all AXI     |      |
	|      |                      |       | monitors               |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | axi_mon2_irq_en      | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | interrupt.             |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | axi_mon2_irq_clear   | R/W   | If set to 1, clears    | 0x0  |
	|      |                      |       | the axi_mon_irq.       |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | axi_mon2_irq         | RO    | Assert when all        |      |
	|      |                      |       | axi_mon<n>_hit_sel     |      |
	|      |                      |       | suscces.               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON2_INPUT
^^^^^^^^^^^^^^

.. _table_axi_mon2_input:
.. table:: AXI_MON2_INPUT, Offset Address: 0x104
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | axi_mon2_input_sel   | R/W   | Input/clk selection, 0 | 0x0  |
	|      |                      |       | = No selection.        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON2_FILTER0
^^^^^^^^^^^^^^^^

.. _table_axi_mon2_filter0:
.. table:: AXI_MON2_FILTER0, Offset Address: 0x110
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | axi_mon2_hit_sel     | R/W   | Select which           | 0x0  |
	|      |                      |       | conditions are used to |      |
	|      |                      |       | judege hit             |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [0]:               |      |
	|      |                      |       | addr_st/addr_sp        |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [1]: id/id_mask    |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [2]: len           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [3]: size          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [4]: burst         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [5]: lock          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [6]: cache         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [7]: prot          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [8]: qos           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [9]: AXI           |      |
	|      |                      |       | transaction cross 4KB  |      |
	|      |                      |       | boundary               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON2_FILTER1
^^^^^^^^^^^^^^^^

.. _table_axi_mon2_filter1:
.. table:: AXI_MON2_FILTER1, Offset Address: 0x114
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon2_hit_addr_st_lo |       | address[31:0]          |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON2_FILTER2
^^^^^^^^^^^^^^^^

.. _table_axi_mon2_filter2:
.. table:: AXI_MON2_FILTER2, Offset Address: 0x118
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon2_hit_addr_st_hi |       | address[39:32]         |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON2_FILTER3
^^^^^^^^^^^^^^^^

.. _table_axi_mon2_filter3:
.. table:: AXI_MON2_FILTER3, Offset Address: 0x11c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit end address[31:0]  | 0x0  |
	|      | _mon2_hit_addr_sp_lo |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON2_FILTER4
^^^^^^^^^^^^^^^^

.. _table_axi_mon2_filter4:
.. table:: AXI_MON2_FILTER4, Offset Address: 0x120
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit end address[39:32] | 0x0  |
	|      | _mon2_hit_addr_sp_hi |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON2_FILTER5
^^^^^^^^^^^^^^^^

.. _table_axi_mon2_filter5:
.. table:: AXI_MON2_FILTER5, Offset Address: 0x124
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon2_hit_id_mask | R/W   | hit = (hit_id &        | 0x0  |
	|      |                      |       | hit_id_mask) == (Ax_id |      |
	|      |                      |       | & hit_id_mask)         |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON2_FILTER6
^^^^^^^^^^^^^^^^

.. _table_axi_mon2_filter6:
.. table:: AXI_MON2_FILTER6, Offset Address: 0x128
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon2_hit_id      | R/W   | hit = Ax_id == hit_id  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON2_FILTER7
^^^^^^^^^^^^^^^^

.. _table_axi_mon2_filter7:
.. table:: AXI_MON2_FILTER7, Offset Address: 0x12c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi_mon2_hit_len     | R/W   | hit = Ax_len ==        | 0x0  |
	|      |                      |       | hit_len                |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon2_hit_size    | R/W   | hit = Ax_size ==       | 0x0  |
	|      |                      |       | hit_size               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:12| axi_mon2_hit_burst   | R/W   | hit = Ax_burst ==      | 0x0  |
	|      |                      |       | hit_burst              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON2_FILTER8
^^^^^^^^^^^^^^^^

.. _table_axi_mon2_filter8:
.. table:: AXI_MON2_FILTER8, Offset Address: 0x130
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon2_hit_lock    | R/W   | hit = Ax_lock ==       | 0x0  |
	|      |                      |       | hit_lock               |      |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | axi_mon2_hit_cache   | R/W   | hit = Ax_cache ==      | 0x0  |
	|      |                      |       | hit_cache              |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon2_hit_prot    | R/W   | hit = Ax_prot ==       | 0x0  |
	|      |                      |       | hit_prot               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| axi_mon2_hit_qos     | R/W   | hit = Ax_qos ==        | 0x0  |
	|      |                      |       | hit_qos                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON2_RPT0
^^^^^^^^^^^^^

.. _table_axi_mon2_rpt0:
.. table:: AXI_MON2_RPT0, Offset Address: 0x140
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon2_cycle_count | RO    | AXI monitor 2 cycle    |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON2_RPT1
^^^^^^^^^^^^^

.. _table_axi_mon2_rpt1:
.. table:: AXI_MON2_RPT1, Offset Address: 0x144
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon2_hit_count   | RO    | AXI monitor 2 hit      |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON2_RPT2
^^^^^^^^^^^^^

.. _table_axi_mon2_rpt2:
.. table:: AXI_MON2_RPT2, Offset Address: 0x148
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon2_byte_count  | RO    | AXI monitor 2 byte     |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert,        |      |
	|      |                      |       | (Ax_len + 1) <<        |      |
	|      |                      |       | Ax_size                |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON2_RPT3
^^^^^^^^^^^^^

.. _table_axi_mon2_rpt3:
.. table:: AXI_MON2_RPT3, Offset Address: 0x14c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | ax\                  | RO    | AXI monitor 2 latency  |      |
	|      | i_mon2_latency_count |       | count, counting after  |      |
	|      |                      |       | func_en assert, +=     |      |
	|      |                      |       | oustanding             |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON3_CTRL
^^^^^^^^^^^^^

.. _table_axi_mon3_ctrl:
.. table:: AXI_MON3_CTRL, Offset Address: 0x180
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon3_en          | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | function.              |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | axi_mon3_clear       | R/W   | Clear all the counter. | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | axi_mon3_snapshot    | R/W   | Snapshot all the       | 0x0  |
	|      |                      |       | counter.               |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | a\                   | R/W   | Snapshot all the       | 0x0  |
	|      | xi_mon0_snapshot_all |       | counter of all AXI     |      |
	|      |                      |       | monitors               |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | axi_mon3_irq_en      | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | interrupt.             |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | axi_mon3_irq_clear   | R/W   | If set to 1, clears    | 0x0  |
	|      |                      |       | the axi_mon_irq.       |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | axi_mon3_irq         | RO    | Assert when all        |      |
	|      |                      |       | axi_mon<n>_hit_sel     |      |
	|      |                      |       | suscces.               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON3_INPUT
^^^^^^^^^^^^^^

.. _table_axi_mon3_input:
.. table:: AXI_MON3_INPUT, Offset Address: 0x184
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | axi_mon3_input_sel   | R/W   | Input/clk selection, 0 | 0x0  |
	|      |                      |       | = No selection.        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON3_FILTER0
^^^^^^^^^^^^^^^^

.. _table_axi_mon3_filter0:
.. table:: AXI_MON3_FILTER0, Offset Address: 0x190
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | axi_mon3_hit_sel     | R/W   | Select which           | 0x0  |
	|      |                      |       | conditions are used to |      |
	|      |                      |       | judege hit             |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [0]:               |      |
	|      |                      |       | addr_st/addr_sp        |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [1]: id/id_mask    |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [2]: len           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [3]: size          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [4]: burst         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [5]: lock          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [6]: cache         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [7]: prot          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [8]: qos           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [9]: AXI           |      |
	|      |                      |       | transaction cross 4KB  |      |
	|      |                      |       | boundary               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON3_FILTER1
^^^^^^^^^^^^^^^^

.. _table_axi_mon3_filter1:
.. table:: AXI_MON3_FILTER1, Offset Address: 0x194
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon3_hit_addr_st_lo |       | address[31:0]          |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON3_FILTER2
^^^^^^^^^^^^^^^^

.. _table_axi_mon3_filter2:
.. table:: AXI_MON3_FILTER2, Offset Address: 0x198
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon3_hit_addr_st_hi |       | address[39:32]         |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON3_FILTER3
^^^^^^^^^^^^^^^^

.. _table_axi_mon3_filter3:
.. table:: AXI_MON3_FILTER3, Offset Address: 0x19c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit end address[31:0]  | 0x0  |
	|      | _mon3_hit_addr_sp_lo |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON3_FILTER4
^^^^^^^^^^^^^^^^

.. _table_axi_mon3_filter4:
.. table:: AXI_MON3_FILTER4, Offset Address: 0x1a0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit end address[39:32] | 0x0  |
	|      | _mon3_hit_addr_sp_hi |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON3_FILTER5
^^^^^^^^^^^^^^^^

.. _table_axi_mon3_filter5:
.. table:: AXI_MON3_FILTER5, Offset Address: 0x1a4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon3_hit_id_mask | R/W   | hit = (hit_id &        | 0x0  |
	|      |                      |       | hit_id_mask) == (Ax_id |      |
	|      |                      |       | & hit_id_mask)         |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON3_FILTER6
^^^^^^^^^^^^^^^^

.. _table_axi_mon3_filter6:
.. table:: AXI_MON3_FILTER6, Offset Address: 0x1a8
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon3_hit_id      | R/W   | hit = Ax_id == hit_id  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON3_FILTER7
^^^^^^^^^^^^^^^^

.. _table_AXI_MON3_FILTER7:
.. table:: AXI_MON3_FILTER7, Offset Address: 0x1ac
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi_mon3_hit_len     | R/W   | hit = Ax_len ==        | 0x0  |
	|      |                      |       | hit_len                |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon3_hit_size    | R/W   | hit = Ax_size ==       | 0x0  |
	|      |                      |       | hit_size               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:12| axi_mon3_hit_burst   | R/W   | hit = Ax_burst ==      | 0x0  |
	|      |                      |       | hit_burst              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON3_FILTER8
^^^^^^^^^^^^^^^^

.. _table_axi_mon3_filter8:
.. table:: AXI_MON3_FILTER8, Offset Address: 0x1b0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon3_hit_lock    | R/W   | hit = Ax_lock ==       | 0x0  |
	|      |                      |       | hit_lock               |      |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | axi_mon3_hit_cache   | R/W   | hit = Ax_cache ==      | 0x0  |
	|      |                      |       | hit_cache              |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon3_hit_prot    | R/W   | hit = Ax_prot ==       | 0x0  |
	|      |                      |       | hit_prot               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| axi_mon3_hit_qos     | R/W   | hit = Ax_qos ==        | 0x0  |
	|      |                      |       | hit_qos                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON3_RPT0
^^^^^^^^^^^^^

.. _table_axi_mon3_rpt0:
.. table:: AXI_MON3_RPT0, Offset Address: 0x1c0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon3_cycle_count | RO    | AXI monitor 3 cycle    |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON3_RPT1
^^^^^^^^^^^^^

.. _table_axi_mon3_rpt1:
.. table:: AXI_MON3_RPT1, Offset Address: 0x1c4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon3_hit_count   | RO    | AXI monitor 3 hit      |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON3_RPT2
^^^^^^^^^^^^^

.. _table_axi_mon3_rpt2:
.. table:: AXI_MON3_RPT2, Offset Address: 0x1c8
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon3_byte_count  | RO    | AXI monitor 3 byte     |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert,        |      |
	|      |                      |       | (Ax_len + 1) <<        |      |
	|      |                      |       | Ax_size                |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON3_RPT3
^^^^^^^^^^^^^

.. _table_axi_mon3_rpt3:
.. table:: AXI_MON3_RPT3, Offset Address: 0x1cc
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | ax\                  | RO    | AXI monitor 3 latency  |      |
	|      | i_mon3_latency_count |       | count, counting after  |      |
	|      |                      |       | func_en assert, +=     |      |
	|      |                      |       | oustanding             |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON4_CTRL
^^^^^^^^^^^^^

.. _table_axi_mon4_ctrl:
.. table:: AXI_MON4_CTRL, Offset Address: 0x200
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon4_en          | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | function.              |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | axi_mon4_clear       | R/W   | Clear all the counter. | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | axi_mon4_snapshot    | R/W   | Snapshot all the       | 0x0  |
	|      |                      |       | counter.               |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | a\                   | R/W   | Snapshot all the       | 0x0  |
	|      | xi_mon0_snapshot_all |       | counter of all AXI     |      |
	|      |                      |       | monitors               |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | axi_mon4_irq_en      | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | interrupt.             |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | axi_mon4_irq_clear   | R/W   | If set to 1, clears    | 0x0  |
	|      |                      |       | the axi_mon_irq.       |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | axi_mon4_irq         | RO    | Assert when all        |      |
	|      |                      |       | axi_mon<n>_hit_sel     |      |
	|      |                      |       | suscces.               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON4_INPUT
^^^^^^^^^^^^^^

.. _table_axi_mon4_input:
.. table:: AXI_MON4_INPUT, Offset Address: 0x204
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | axi_mon4_input_sel   | R/W   | Input/clk selection, 0 | 0x0  |
	|      |                      |       | = No selection.        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON4_FILTER0
^^^^^^^^^^^^^^^^

.. _table_axi_mon4_filter0:
.. table:: AXI_MON4_FILTER0, Offset Address: 0x210
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | axi_mon4_hit_sel     | R/W   | Select which           | 0x0  |
	|      |                      |       | conditions are used to |      |
	|      |                      |       | judege hit             |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [0]:               |      |
	|      |                      |       | addr_st/addr_sp        |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [1]: id/id_mask    |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [2]: len           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [3]: size          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [4]: burst         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [5]: lock          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [6]: cache         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [7]: prot          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [8]: qos           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [9]: AXI           |      |
	|      |                      |       | transaction cross 4KB  |      |
	|      |                      |       | boundary               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON4_FILTER1
^^^^^^^^^^^^^^^^

.. _table_axi_mon4_filter1:
.. table:: AXI_MON4_FILTER1, Offset Address: 0x214
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon4_hit_addr_st_lo |       | address[31:0]          |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON4_FILTER2
^^^^^^^^^^^^^^^^

.. _table_axi_mon4_filter2:
.. table:: AXI_MON4_FILTER2, Offset Address: 0x218
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon4_hit_addr_st_hi |       | address[39:32]         |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON4_FILTER3
^^^^^^^^^^^^^^^^

.. _table_axi_mon4_filter3:
.. table:: AXI_MON4_FILTER3, Offset Address: 0x21c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit end address[31:0]  | 0x0  |
	|      | _mon4_hit_addr_sp_lo |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON4_FILTER4
^^^^^^^^^^^^^^^^

.. _table_axi_mon4_filter4:
.. table:: AXI_MON4_FILTER4, Offset Address: 0x220
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit end address[39:32] | 0x0  |
	|      | _mon4_hit_addr_sp_hi |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON4_FILTER5
^^^^^^^^^^^^^^^^

.. _table_axi_mon4_filter5:
.. table:: AXI_MON4_FILTER5, Offset Address: 0x224
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon4_hit_id_mask | R/W   | hit = (hit_id &        | 0x0  |
	|      |                      |       | hit_id_mask) == (Ax_id |      |
	|      |                      |       | & hit_id_mask)         |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON4_FILTER6
^^^^^^^^^^^^^^^^

.. _table_axi_mon4_filter6:
.. table:: AXI_MON4_FILTER6, Offset Address: 0x228
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon4_hit_id      | R/W   | hit = Ax_id == hit_id  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON4_FILTER7
^^^^^^^^^^^^^^^^

.. _table_axi_mon4_filter7:
.. table:: AXI_MON4_FILTER7, Offset Address: 0x22c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi_mon4_hit_len     | R/W   | hit = Ax_len ==        | 0x0  |
	|      |                      |       | hit_len                |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon4_hit_size    | R/W   | hit = Ax_size ==       | 0x0  |
	|      |                      |       | hit_size               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:12| axi_mon4_hit_burst   | R/W   | hit = Ax_burst ==      | 0x0  |
	|      |                      |       | hit_burst              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON4_FILTER8
^^^^^^^^^^^^^^^^

.. _table_axi_mon4_filter8:
.. table:: AXI_MON4_FILTER8, Offset Address: 0x230
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon4_hit_lock    | R/W   | hit = Ax_lock ==       | 0x0  |
	|      |                      |       | hit_lock               |      |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | axi_mon4_hit_cache   | R/W   | hit = Ax_cache ==      | 0x0  |
	|      |                      |       | hit_cache              |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon4_hit_prot    | R/W   | hit = Ax_prot ==       | 0x0  |
	|      |                      |       | hit_prot               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| axi_mon4_hit_qos     | R/W   | hit = Ax_qos ==        | 0x0  |
	|      |                      |       | hit_qos                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON4_RPT0
^^^^^^^^^^^^^

.. _table_axi_mon4_rpt0:
.. table:: AXI_MON4_RPT0, Offset Address: 0x240
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon4_cycle_count | RO    | AXI monitor 4 cycle    |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON4_RPT1
^^^^^^^^^^^^^

.. _table_axi_mon4_rpt1:
.. table:: AXI_MON4_RPT1, Offset Address: 0x244
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon4_hit_count   | RO    | AXI monitor 4 hit      |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON4_RPT2
^^^^^^^^^^^^^

.. _table_axi_mon4_rpt2:
.. table:: AXI_MON4_RPT2, Offset Address: 0x248
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon4_byte_count  | RO    | AXI monitor 4 byte     |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert,        |      |
	|      |                      |       | (Ax_len + 1) <<        |      |
	|      |                      |       | Ax_size                |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON4_RPT3
^^^^^^^^^^^^^

.. _table_axi_mon4_rpt3:
.. table:: AXI_MON4_RPT3, Offset Address: 0x24c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | ax\                  | RO    | AXI monitor 4 latency  |      |
	|      | i_mon4_latency_count |       | count, counting after  |      |
	|      |                      |       | func_en assert, +=     |      |
	|      |                      |       | oustanding             |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON5_CTRL
^^^^^^^^^^^^^

.. _table_axi_mon5_ctrl:
.. table:: AXI_MON5_CTRL, Offset Address: 0x280
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon5_en          | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | function.              |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | axi_mon5_clear       | R/W   | Clear all the counter. | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | axi_mon5_snapshot    | R/W   | Snapshot all the       | 0x0  |
	|      |                      |       | counter.               |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | a\                   | R/W   | Snapshot all the       | 0x0  |
	|      | xi_mon0_snapshot_all |       | counter of all AXI     |      |
	|      |                      |       | monitors               |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | axi_mon5_irq_en      | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | interrupt.             |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | axi_mon5_irq_clear   | R/W   | If set to 1, clears    | 0x0  |
	|      |                      |       | the axi_mon_irq.       |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | axi_mon5_irq         | RO    | Assert when all        |      |
	|      |                      |       | axi_mon<n>_hit_sel     |      |
	|      |                      |       | suscces.               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON5_INPUT
^^^^^^^^^^^^^^

.. _table_axi_mon5_input:
.. table:: AXI_MON5_INPUT, Offset Address: 0x284
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | axi_mon5_input_sel   | R/W   | Input/clk selection, 0 | 0x0  |
	|      |                      |       | = No selection.        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON5_FILTER0
^^^^^^^^^^^^^^^^

.. _table_axi_mon5_filter0:
.. table:: AXI_MON5_FILTER0, Offset Address: 0x290
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | axi_mon5_hit_sel     | R/W   | Select which           | 0x0  |
	|      |                      |       | conditions are used to |      |
	|      |                      |       | judege hit             |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [0]:               |      |
	|      |                      |       | addr_st/addr_sp        |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [1]: id/id_mask    |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [2]: len           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [3]: size          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [4]: burst         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [5]: lock          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [6]: cache         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [7]: prot          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [8]: qos           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [9]: AXI           |      |
	|      |                      |       | transaction cross 4KB  |      |
	|      |                      |       | boundary               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON5_FILTER1
^^^^^^^^^^^^^^^^

.. _table_axi_mon5_filter1:
.. table:: AXI_MON5_FILTER1, Offset Address: 0x294
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon5_hit_addr_st_lo |       | address[31:0]          |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON5_FILTER2
^^^^^^^^^^^^^^^^

.. _table_axi_mon5_filter2:
.. table:: AXI_MON5_FILTER2, Offset Address: 0x298
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon5_hit_addr_st_hi |       | address[39:32]         |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON5_FILTER3
^^^^^^^^^^^^^^^^

.. _table_axi_mon5_filter3:
.. table:: AXI_MON5_FILTER3, Offset Address: 0x29c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit end address[31:0]  | 0x0  |
	|      | _mon5_hit_addr_sp_lo |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON5_FILTER4
^^^^^^^^^^^^^^^^

.. _table_axi_mon5_filter4:
.. table:: AXI_MON5_FILTER4, Offset Address: 0x2a0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit end address[39:32] | 0x0  |
	|      | _mon5_hit_addr_sp_hi |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON5_FILTER5
^^^^^^^^^^^^^^^^

.. _table_axi_mon5_filter5:
.. table:: AXI_MON5_FILTER5, Offset Address: 0x2a4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon5_hit_id_mask | R/W   | hit = (hit_id &        | 0x0  |
	|      |                      |       | hit_id_mask) == (Ax_id |      |
	|      |                      |       | & hit_id_mask)         |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON5_FILTER6
^^^^^^^^^^^^^^^^

.. _table_axi_mon5_filter6:
.. table:: AXI_MON5_FILTER6, Offset Address: 0x2a8
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon5_hit_id      | R/W   | hit = Ax_id == hit_id  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON5_FILTER7
^^^^^^^^^^^^^^^^

.. _table_axi_mon5_filter7:
.. table:: AXI_MON5_FILTER7, Offset Address: 0x2ac
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi_mon5_hit_len     | R/W   | hit = Ax_len ==        | 0x0  |
	|      |                      |       | hit_len                |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon5_hit_size    | R/W   | hit = Ax_size ==       | 0x0  |
	|      |                      |       | hit_size               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:12| axi_mon5_hit_burst   | R/W   | hit = Ax_burst ==      | 0x0  |
	|      |                      |       | hit_burst              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON5_FILTER8
^^^^^^^^^^^^^^^^

.. _table_axi_mon5_filter8:
.. table:: AXI_MON5_FILTER8, Offset Address: 0x2b0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon5_hit_lock    | R/W   | hit = Ax_lock ==       | 0x0  |
	|      |                      |       | hit_lock               |      |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | axi_mon5_hit_cache   | R/W   | hit = Ax_cache ==      | 0x0  |
	|      |                      |       | hit_cache              |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon5_hit_prot    | R/W   | hit = Ax_prot ==       | 0x0  |
	|      |                      |       | hit_prot               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| axi_mon5_hit_qos     | R/W   | hit = Ax_qos ==        | 0x0  |
	|      |                      |       | hit_qos                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON5_RPT0
^^^^^^^^^^^^^

.. _table_axi_mon5_rpt0:
.. table:: AXI_MON5_RPT0, Offset Address: 0x2c0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon5_cycle_count | RO    | AXI monitor 5 cycle    |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON5_RPT1
^^^^^^^^^^^^^

.. _table_axi_mon5_rpt1:
.. table:: AXI_MON5_RPT1, Offset Address: 0x2c4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon5_hit_count   | RO    | AXI monitor 5 hit      |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON5_RPT2
^^^^^^^^^^^^^

.. _table_axi_mon5_rpt2:
.. table:: AXI_MON5_RPT2, Offset Address: 0x2c8
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon5_byte_count  | RO    | AXI monitor 5 byte     |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert,        |      |
	|      |                      |       | (Ax_len + 1) <<        |      |
	|      |                      |       | Ax_size                |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON5_RPT3
^^^^^^^^^^^^^

.. _table_axi_mon5_rpt3:
.. table:: AXI_MON5_RPT3, Offset Address: 0x2cc
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | ax\                  | RO    | AXI monitor 5 latency  |      |
	|      | i_mon5_latency_count |       | count, counting after  |      |
	|      |                      |       | func_en assert, +=     |      |
	|      |                      |       | oustanding             |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON6_CTRL
^^^^^^^^^^^^^

.. _table_axi_mon6_ctrl:
.. table:: AXI_MON6_CTRL, Offset Address: 0x300
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon6_en          | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | function.              |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | axi_mon6_clear       | R/W   | Clear all the counter. | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | axi_mon6_snapshot    | R/W   | Snapshot all the       | 0x0  |
	|      |                      |       | counter.               |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | a\                   | R/W   | Snapshot all the       | 0x0  |
	|      | xi_mon0_snapshot_all |       | counter of all AXI     |      |
	|      |                      |       | monitors               |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | axi_mon6_irq_en      | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | interrupt.             |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | axi_mon6_irq_clear   | R/W   | If set to 1, clears    | 0x0  |
	|      |                      |       | the axi_mon_irq.       |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | axi_mon6_irq         | RO    | Assert when all        |      |
	|      |                      |       | axi_mon<n>_hit_sel     |      |
	|      |                      |       | suscces.               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON6_INPUT
^^^^^^^^^^^^^^

.. _table_axi_mon6_input:
.. table:: AXI_MON6_INPUT, Offset Address: 0x304
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | axi_mon6_input_sel   | R/W   | Input/clk selection, 0 | 0x0  |
	|      |                      |       | = No selection.        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON6_FILTER0
^^^^^^^^^^^^^^^^

.. _table_axi_mon6_filter0:
.. table:: AXI_MON6_FILTER0, Offset Address: 0x310
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | axi_mon6_hit_sel     | R/W   | Select which           | 0x0  |
	|      |                      |       | conditions are used to |      |
	|      |                      |       | judege hit             |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [0]:               |      |
	|      |                      |       | addr_st/addr_sp        |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [1]: id/id_mask    |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [2]: len           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [3]: size          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [4]: burst         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [5]: lock          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [6]: cache         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [7]: prot          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [8]: qos           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [9]: AXI           |      |
	|      |                      |       | transaction cross 4KB  |      |
	|      |                      |       | boundary               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON6_FILTER1
^^^^^^^^^^^^^^^^

.. _table_axi_mon6_filter1:
.. table:: AXI_MON6_FILTER1, Offset Address: 0x314
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon6_hit_addr_st_lo |       | address[31:0]          |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON6_FILTER2
^^^^^^^^^^^^^^^^

.. _table_axi_mon6_filter2:
.. table:: AXI_MON6_FILTER2, Offset Address: 0x318
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon6_hit_addr_st_hi |       | address[39:32]         |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON6_FILTER3
^^^^^^^^^^^^^^^^

.. _table_axi_mon6_filter3:
.. table:: AXI_MON6_FILTER3, Offset Address: 0x31c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit end address[31:0]  | 0x0  |
	|      | _mon6_hit_addr_sp_lo |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON6_FILTER4
^^^^^^^^^^^^^^^^

.. _table_axi_mon6_filter4:
.. table:: AXI_MON6_FILTER4, Offset Address: 0x320
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit end address[39:32] | 0x0  |
	|      | _mon6_hit_addr_sp_hi |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON6_FILTER5
^^^^^^^^^^^^^^^^

.. _table_axi_mon6_filter5:
.. table:: AXI_MON6_FILTER5, Offset Address: 0x324
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon6_hit_id_mask | R/W   | hit = (hit_id &        | 0x0  |
	|      |                      |       | hit_id_mask) == (Ax_id |      |
	|      |                      |       | & hit_id_mask)         |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON6_FILTER6
^^^^^^^^^^^^^^^^

.. _table_axi_mon6_filter6:
.. table:: AXI_MON6_FILTER6, Offset Address: 0x328
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon6_hit_id      | R/W   | hit = Ax_id == hit_id  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON6_FILTER7
^^^^^^^^^^^^^^^^

.. _table_axi_mon6_filter7:
.. table:: AXI_MON6_FILTER7, Offset Address: 0x32c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi_mon6_hit_len     | R/W   | hit = Ax_len ==        | 0x0  |
	|      |                      |       | hit_len                |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon6_hit_size    | R/W   | hit = Ax_size ==       | 0x0  |
	|      |                      |       | hit_size               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:12| axi_mon6_hit_burst   | R/W   | hit = Ax_burst ==      | 0x0  |
	|      |                      |       | hit_burst              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON6_FILTER8
^^^^^^^^^^^^^^^^

.. _table_axi_mon6_filter8:
.. table:: AXI_MON6_FILTER8, Offset Address: 0x330
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon6_hit_lock    | R/W   | hit = Ax_lock ==       | 0x0  |
	|      |                      |       | hit_lock               |      |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | axi_mon6_hit_cache   | R/W   | hit = Ax_cache ==      | 0x0  |
	|      |                      |       | hit_cache              |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon6_hit_prot    | R/W   | hit = Ax_prot ==       | 0x0  |
	|      |                      |       | hit_prot               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| axi_mon6_hit_qos     | R/W   | hit = Ax_qos ==        | 0x0  |
	|      |                      |       | hit_qos                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON6_RPT0
^^^^^^^^^^^^^

.. _table_axi_mon6_rpt0:
.. table:: AXI_MON6_RPT0, Offset Address: 0x340
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon6_cycle_count | RO    | AXI monitor 6 cycle    |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON6_RPT1
^^^^^^^^^^^^^

.. _table_axi_mon6_rpt1:
.. table:: AXI_MON6_RPT1, Offset Address: 0x344
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon6_hit_count   | RO    | AXI monitor 6 hit      |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON6_RPT2
^^^^^^^^^^^^^

.. _table_axi_mon6_rpt2:
.. table:: AXI_MON6_RPT2, Offset Address: 0x348
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon6_byte_count  | RO    | AXI monitor 6 byte     |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert,        |      |
	|      |                      |       | (Ax_len + 1) <<        |      |
	|      |                      |       | Ax_size                |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON6_RPT3
^^^^^^^^^^^^^

.. _table_axi_mon6_rpt3:
.. table:: AXI_MON6_RPT3, Offset Address: 0x34c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | ax\                  | RO    | AXI monitor 6 latency  |      |
	|      | i_mon6_latency_count |       | count, counting after  |      |
	|      |                      |       | func_en assert, +=     |      |
	|      |                      |       | oustanding             |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON7_CTRL
^^^^^^^^^^^^^

.. _table_axi_mon7_ctrl:
.. table:: AXI_MON7_CTRL, Offset Address: 0x380
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon7_en          | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | function.              |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | axi_mon7_clear       | R/W   | Clear all the counter. | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | axi_mon7_snapshot    | R/W   | Snapshot all the       | 0x0  |
	|      |                      |       | counter.               |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | a\                   | R/W   | Snapshot all the       | 0x0  |
	|      | xi_mon0_snapshot_all |       | counter of all AXI     |      |
	|      |                      |       | monitors               |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | axi_mon7_irq_en      | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | interrupt.             |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | axi_mon7_irq_clear   | R/W   | If set to 1, clears    | 0x0  |
	|      |                      |       | the axi_mon_irq.       |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | axi_mon7_irq         | RO    | Assert when all        |      |
	|      |                      |       | axi_mon<n>_hit_sel     |      |
	|      |                      |       | suscces.               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON7_INPUT
^^^^^^^^^^^^^^

.. _table_axi_mon7_input:
.. table:: AXI_MON7_INPUT, Offset Address: 0x384
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | axi_mon7_input_sel   | R/W   | Input/clk selection, 0 | 0x0  |
	|      |                      |       | = No selection.        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON7_FILTER0
^^^^^^^^^^^^^^^^

.. _table_axi_mon7_filter0:
.. table:: AXI_MON7_FILTER0, Offset Address: 0x390
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | axi_mon7_hit_sel     | R/W   | Select which           | 0x0  |
	|      |                      |       | conditions are used to |      |
	|      |                      |       | judege hit             |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [0]:               |      |
	|      |                      |       | addr_st/addr_sp        |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [1]: id/id_mask    |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [2]: len           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [3]: size          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [4]: burst         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [5]: lock          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [6]: cache         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [7]: prot          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [8]: qos           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [9]: AXI           |      |
	|      |                      |       | transaction cross 4KB  |      |
	|      |                      |       | boundary               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON7_FILTER1
^^^^^^^^^^^^^^^^

.. _table_axi_mon7_filter1:
.. table:: AXI_MON7_FILTER1, Offset Address: 0x394
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon7_hit_addr_st_lo |       | address[31:0]          |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON7_FILTER2
^^^^^^^^^^^^^^^^

.. _table_axi_mon7_filter2:
.. table:: AXI_MON7_FILTER2, Offset Address: 0x398
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon7_hit_addr_st_hi |       | address[39:32]         |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON7_FILTER3
^^^^^^^^^^^^^^^^

.. _table_axi_mon7_filter3:
.. table:: AXI_MON7_FILTER3, Offset Address: 0x39c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit end address[31:0]  | 0x0  |
	|      | _mon7_hit_addr_sp_lo |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON7_FILTER4
^^^^^^^^^^^^^^^^

.. _table_axi_mon7_filter4:
.. table:: AXI_MON7_FILTER4, Offset Address: 0x3a0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit end address[39:32] | 0x0  |
	|      | _mon7_hit_addr_sp_hi |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON7_FILTER5
^^^^^^^^^^^^^^^^

.. _table_axi_mon7_filter5:
.. table:: AXI_MON7_FILTER5, Offset Address: 0x3a4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon7_hit_id_mask | R/W   | hit = (hit_id &        | 0x0  |
	|      |                      |       | hit_id_mask) == (Ax_id |      |
	|      |                      |       | & hit_id_mask)         |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON7_FILTER6
^^^^^^^^^^^^^^^^

.. _table_axi_mon7_filter6:
.. table:: AXI_MON7_FILTER6, Offset Address: 0x3a8
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon7_hit_id      | R/W   | hit = Ax_id == hit_id  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON7_FILTER7
^^^^^^^^^^^^^^^^

.. _table_axi_mon7_filter7:
.. table:: AXI_MON7_FILTER7, Offset Address: 0x3ac
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi_mon7_hit_len     | R/W   | hit = Ax_len ==        | 0x0  |
	|      |                      |       | hit_len                |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon7_hit_size    | R/W   | hit = Ax_size ==       | 0x0  |
	|      |                      |       | hit_size               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:12| axi_mon7_hit_burst   | R/W   | hit = Ax_burst ==      | 0x0  |
	|      |                      |       | hit_burst              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON7_FILTER8
^^^^^^^^^^^^^^^^

.. _table_axi_mon7_filter8:
.. table:: AXI_MON7_FILTER8, Offset Address: 0x3b0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon7_hit_lock    | R/W   | hit = Ax_lock ==       | 0x0  |
	|      |                      |       | hit_lock               |      |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | axi_mon7_hit_cache   | R/W   | hit = Ax_cache ==      | 0x0  |
	|      |                      |       | hit_cache              |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon7_hit_prot    | R/W   | hit = Ax_prot ==       | 0x0  |
	|      |                      |       | hit_prot               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| axi_mon7_hit_qos     | R/W   | hit = Ax_qos ==        | 0x0  |
	|      |                      |       | hit_qos                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON7_RPT0
^^^^^^^^^^^^^

.. _table_axi_mon7_rpt0:
.. table:: AXI_MON7_RPT0, Offset Address: 0x3c0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon7_cycle_count | RO    | AXI monitor 7 cycle    |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON7_RPT1
^^^^^^^^^^^^^

.. _table_axi_mon7_rpt1:
.. table:: AXI_MON7_RPT1, Offset Address: 0x3c4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon7_hit_count   | RO    | AXI monitor 7 hit      |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON7_RPT2
^^^^^^^^^^^^^

.. _table_axi_mon7_rpt2:
.. table:: AXI_MON7_RPT2, Offset Address: 0x3c8
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon7_byte_count  | RO    | AXI monitor 7 byte     |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert,        |      |
	|      |                      |       | (Ax_len + 1) <<        |      |
	|      |                      |       | Ax_size                |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON7_RPT3
^^^^^^^^^^^^^

.. _table_axi_mon7_rpt3:
.. table:: AXI_MON7_RPT3, Offset Address: 0x3cc
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | ax\                  | RO    | AXI monitor 7 latency  |      |
	|      | i_mon7_latency_count |       | count, counting after  |      |
	|      |                      |       | func_en assert, +=     |      |
	|      |                      |       | oustanding             |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON8_CTRL
^^^^^^^^^^^^^

.. _table_axi_mon8_ctrl:
.. table:: AXI_MON8_CTRL, Offset Address: 0x400
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon8_en          | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | function.              |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | axi_mon8_clear       | R/W   | Clear all the counter. | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | axi_mon8_snapshot    | R/W   | Snapshot all the       | 0x0  |
	|      |                      |       | counter.               |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | a\                   | R/W   | Snapshot all the       | 0x0  |
	|      | xi_mon0_snapshot_all |       | counter of all AXI     |      |
	|      |                      |       | monitors               |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | axi_mon8_irq_en      | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | interrupt.             |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | axi_mon8_irq_clear   | R/W   | If set to 1, clears    | 0x0  |
	|      |                      |       | the axi_mon_irq.       |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | axi_mon8_irq         | RO    | Assert when all        |      |
	|      |                      |       | axi_mon<n>_hit_sel     |      |
	|      |                      |       | suscces.               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON8_INPUT
^^^^^^^^^^^^^^

.. _table_axi_mon8_input:
.. table:: AXI_MON8_INPUT, Offset Address: 0x404
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | axi_mon8_input_sel   | R/W   | Input/clk selection, 0 | 0x0  |
	|      |                      |       | = No selection.        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON8_FILTER0
^^^^^^^^^^^^^^^^

.. _table_axi_mon8_filter0:
.. table:: AXI_MON8_FILTER0, Offset Address: 0x410
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | axi_mon8_hit_sel     | R/W   | Select which           | 0x0  |
	|      |                      |       | conditions are used to |      |
	|      |                      |       | judege hit             |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [0]:               |      |
	|      |                      |       | addr_st/addr_sp        |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [1]: id/id_mask    |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [2]: len           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [3]: size          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [4]: burst         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [5]: lock          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [6]: cache         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [7]: prot          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [8]: qos           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [9]: AXI           |      |
	|      |                      |       | transaction cross 4KB  |      |
	|      |                      |       | boundary               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON8_FILTER1
^^^^^^^^^^^^^^^^

.. _table_axi_mon8_filter1:
.. table:: AXI_MON8_FILTER1, Offset Address: 0x414
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon8_hit_addr_st_lo |       | address[31:0]          |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON8_FILTER2
^^^^^^^^^^^^^^^^

.. _table_axi_mon8_filter2:
.. table:: AXI_MON8_FILTER2, Offset Address: 0x418
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon8_hit_addr_st_hi |       | address[39:32]         |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON8_FILTER3
^^^^^^^^^^^^^^^^

.. _table_axi_mon8_filter3:
.. table:: AXI_MON8_FILTER3, Offset Address: 0x41c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit end address[31:0]  | 0x0  |
	|      | _mon8_hit_addr_sp_lo |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON8_FILTER4
^^^^^^^^^^^^^^^^

.. _table_axi_mon8_filter4:
.. table:: AXI_MON8_FILTER4, Offset Address: 0x420
	:widths: 1 3 1 4 1

   	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit end address[39:32] | 0x0  |
	|      | _mon8_hit_addr_sp_hi |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON8_FILTER5
^^^^^^^^^^^^^^^^

.. _table_axi_mon8_filter5:
.. table:: AXI_MON8_FILTER5, Offset Address: 0x424
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon8_hit_id_mask | R/W   | hit = (hit_id &        | 0x0  |
	|      |                      |       | hit_id_mask) == (Ax_id |      |
	|      |                      |       | & hit_id_mask)         |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON8_FILTER6
^^^^^^^^^^^^^^^^

.. _table_axi_mon8_filter6:
.. table:: AXI_MON8_FILTER6, Offset Address: 0x428
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon8_hit_id      | R/W   | hit = Ax_id == hit_id  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON8_FILTER7
^^^^^^^^^^^^^^^^

.. _table_axi_mon8_filter7:
.. table:: AXI_MON8_FILTER7, Offset Address: 0x42c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi_mon8_hit_len     | R/W   | hit = Ax_len ==        | 0x0  |
	|      |                      |       | hit_len                |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon8_hit_size    | R/W   | hit = Ax_size ==       | 0x0  |
	|      |                      |       | hit_size               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:12| axi_mon8_hit_burst   | R/W   | hit = Ax_burst ==      | 0x0  |
	|      |                      |       | hit_burst              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON8_FILTER8
^^^^^^^^^^^^^^^^

.. _table_axi_mon8_filter8:
.. table:: AXI_MON8_FILTER8, Offset Address: 0x430
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon8_hit_lock    | R/W   | hit = Ax_lock ==       | 0x0  |
	|      |                      |       | hit_lock               |      |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | axi_mon8_hit_cache   | R/W   | hit = Ax_cache ==      | 0x0  |
	|      |                      |       | hit_cache              |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon8_hit_prot    | R/W   | hit = Ax_prot ==       | 0x0  |
	|      |                      |       | hit_prot               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| axi_mon8_hit_qos     | R/W   | hit = Ax_qos ==        | 0x0  |
	|      |                      |       | hit_qos                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON8_RPT0
^^^^^^^^^^^^^

.. _table_axi_mon8_rpt0:
.. table:: AXI_MON8_RPT0, Offset Address: 0x440
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon8_cycle_count | RO    | AXI monitor 8 cycle    |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON8_RPT1
^^^^^^^^^^^^^

.. _table_axi_mon8_rpt1:
.. table:: AXI_MON8_RPT1, Offset Address: 0x444
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon8_hit_count   | RO    | AXI monitor 8 hit      |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON8_RPT2
^^^^^^^^^^^^^

.. _table_axi_mon8_rpt2:
.. table:: AXI_MON8_RPT2, Offset Address: 0x448
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon8_byte_count  | RO    | AXI monitor 8 byte     |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert,        |      |
	|      |                      |       | (Ax_len + 1) <<        |      |
	|      |                      |       | Ax_size                |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON8_RPT3
^^^^^^^^^^^^^

.. _table_axi_mon8_rpt3:
.. table:: AXI_MON8_RPT3, Offset Address: 0x44c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | ax\                  | RO    | AXI monitor 8 latency  |      |
	|      | i_mon8_latency_count |       | count, counting after  |      |
	|      |                      |       | func_en assert, +=     |      |
	|      |                      |       | oustanding             |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON9_CTRL
^^^^^^^^^^^^^

.. _table_axi_mon9_ctrl:
.. table:: AXI_MON9_CTRL, Offset Address: 0x480
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon9_en          | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | function.              |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | axi_mon9_clear       | R/W   | Clear all the counter. | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | axi_mon9_snapshot    | R/W   | Snapshot all the       | 0x0  |
	|      |                      |       | counter.               |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | a\                   | R/W   | Snapshot all the       | 0x0  |
	|      | xi_mon0_snapshot_all |       | counter of all AXI     |      |
	|      |                      |       | monitors               |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | axi_mon9_irq_en      | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | interrupt.             |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | axi_mon9_irq_clear   | R/W   | If set to 1, clears    | 0x0  |
	|      |                      |       | the axi_mon_irq.       |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | axi_mon9_irq         | RO    | Assert when all        |      |
	|      |                      |       | axi_mon<n>_hit_sel     |      |
	|      |                      |       | suscces.               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON9_INPUT
^^^^^^^^^^^^^^

.. _table_axi_mon9_input:
.. table:: AXI_MON9_INPUT, Offset Address: 0x484
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | axi_mon9_input_sel   | R/W   | Input/clk selection, 0 | 0x0  |
	|      |                      |       | = No selection.        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON9_FILTER0
^^^^^^^^^^^^^^^^

.. _table_axi_mon9_filter0:
.. table:: AXI_MON9_FILTER0, Offset Address: 0x490
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | axi_mon9_hit_sel     | R/W   | Select which           | 0x0  |
	|      |                      |       | conditions are used to |      |
	|      |                      |       | judege hit             |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [0]:               |      |
	|      |                      |       | addr_st/addr_sp        |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [1]: id/id_mask    |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [2]: len           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [3]: size          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [4]: burst         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [5]: lock          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [6]: cache         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [7]: prot          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [8]: qos           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [9]: AXI           |      |
	|      |                      |       | transaction cross 4KB  |      |
	|      |                      |       | boundary               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON9_FILTER1
^^^^^^^^^^^^^^^^

.. _table_axi_mon9_filter1:
.. table:: AXI_MON9_FILTER1, Offset Address: 0x494
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon9_hit_addr_st_lo |       | address[31:0]          |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON9_FILTER2
^^^^^^^^^^^^^^^^

.. _table_axi_mon9_filter2:
.. table:: AXI_MON9_FILTER2, Offset Address: 0x498
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit start              | 0x0  |
	|      | _mon9_hit_addr_st_hi |       | address[39:32]         |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON9_FILTER3
^^^^^^^^^^^^^^^^

.. _table_axi_mon9_filter3:
.. table:: AXI_MON9_FILTER3, Offset Address: 0x49c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | R/W   | Hit end address[31:0]  | 0x0  |
	|      | _mon9_hit_addr_sp_lo |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON9_FILTER4
^^^^^^^^^^^^^^^^

.. _table_axi_mon9_filter4:
.. table:: AXI_MON9_FILTER4, Offset Address: 0x4a0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\                 | R/W   | Hit end address[39:32] | 0x0  |
	|      | _mon9_hit_addr_sp_hi |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON9_FILTER5
^^^^^^^^^^^^^^^^

.. _table_axi_mon9_filter5:
.. table:: AXI_MON9_FILTER5, Offset Address: 0x4a4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon9_hit_id_mask | R/W   | hit = (hit_id &        | 0x0  |
	|      |                      |       | hit_id_mask) == (Ax_id |      |
	|      |                      |       | & hit_id_mask)         |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON9_FILTER6
^^^^^^^^^^^^^^^^

.. _table_axi_mon9_filter6:
.. table:: AXI_MON9_FILTER6, Offset Address: 0x4a8
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon9_hit_id      | R/W   | hit = Ax_id == hit_id  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON9_FILTER7
^^^^^^^^^^^^^^^^

.. _table_axi_mon9_filter7:
.. table:: AXI_MON9_FILTER7, Offset Address: 0x4ac
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi_mon9_hit_len     | R/W   | hit = Ax_len ==        | 0x0  |
	|      |                      |       | hit_len                |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon9_hit_size    | R/W   | hit = Ax_size ==       | 0x0  |
	|      |                      |       | hit_size               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:12| axi_mon9_hit_burst   | R/W   | hit = Ax_burst ==      | 0x0  |
	|      |                      |       | hit_burst              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON9_FILTER8
^^^^^^^^^^^^^^^^

.. _table_axi_mon9_filter8:
.. table:: AXI_MON9_FILTER8, Offset Address: 0x4b0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon9_hit_lock    | R/W   | hit = Ax_lock ==       | 0x0  |
	|      |                      |       | hit_lock               |      |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | axi_mon9_hit_cache   | R/W   | hit = Ax_cache ==      | 0x0  |
	|      |                      |       | hit_cache              |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon9_hit_prot    | R/W   | hit = Ax_prot ==       | 0x0  |
	|      |                      |       | hit_prot               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| axi_mon9_hit_qos     | R/W   | hit = Ax_qos ==        | 0x0  |
	|      |                      |       | hit_qos                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON9_RPT0
^^^^^^^^^^^^^

.. _table_axi_mon9_rpt0:
.. table:: AXI_MON9_RPT0, Offset Address: 0x4c0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon9_cycle_count | RO    | AXI monitor 9 cycle    |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON9_RPT1
^^^^^^^^^^^^^

.. _table_axi_mon9_rpt1:
.. table:: AXI_MON9_RPT1, Offset Address: 0x4c4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon9_hit_count   | RO    | AXI monitor 9 hit      |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON9_RPT2
^^^^^^^^^^^^^

.. _table_axi_mon9_rpt2:
.. table:: AXI_MON9_RPT2, Offset Address: 0x4c8
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon9_byte_count  | RO    | AXI monitor 9 byte     |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert,        |      |
	|      |                      |       | (Ax_len + 1) <<        |      |
	|      |                      |       | Ax_size                |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON9_RPT3
^^^^^^^^^^^^^

.. _table_axi_mon9_rpt3:
.. table:: AXI_MON9_RPT3, Offset Address: 0x4cc
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | ax\                  | RO    | AXI monitor 9 latency  |      |
	|      | i_mon9_latency_count |       | count, counting after  |      |
	|      |                      |       | func_en assert, +=     |      |
	|      |                      |       | oustanding             |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON10_CTRL
^^^^^^^^^^^^^^

.. _table_axi_mon10_ctrl:
.. table:: AXI_MON10_CTRL, Offset Address: 0x500
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon10_en         | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | function.              |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | axi_mon10_clear      | R/W   | Clear all the counter. | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | axi_mon10_snapshot   | R/W   | Snapshot all the       | 0x0  |
	|      |                      |       | counter.               |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | a\                   | R/W   | Snapshot all the       | 0x0  |
	|      | xi_mon0_snapshot_all |       | counter of all AXI     |      |
	|      |                      |       | monitors               |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | axi_mon10_irq_en     | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | interrupt.             |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | axi_mon10_irq_clear  | R/W   | If set to 1, clears    | 0x0  |
	|      |                      |       | the axi_mon_irq.       |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | axi_mon10_irq        | RO    | Assert when all        |      |
	|      |                      |       | axi_mon<n>_hit_sel     |      |
	|      |                      |       | suscces.               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON10_INPUT
^^^^^^^^^^^^^^^

.. _table_axi_mon10_input:
.. table:: AXI_MON10_INPUT, Offset Address: 0x504
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | axi_mon10_input_sel  | R/W   | Input/clk selection, 0 | 0x0  |
	|      |                      |       | = No selection.        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON10_FILTER0
^^^^^^^^^^^^^^^^^

.. _table_axi_mon10_filter0:
.. table:: AXI_MON10_FILTER0, Offset Address: 0x510
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | axi_mon10_hit_sel    | R/W   | Select which           | 0x0  |
	|      |                      |       | conditions are used to |      |
	|      |                      |       | judege hit             |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [0]:               |      |
	|      |                      |       | addr_st/addr_sp        |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [1]: id/id_mask    |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [2]: len           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [3]: size          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [4]: burst         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [5]: lock          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [6]: cache         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [7]: prot          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [8]: qos           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [9]: AXI           |      |
	|      |                      |       | transaction cross 4KB  |      |
	|      |                      |       | boundary               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON10_FILTER1
^^^^^^^^^^^^^^^^^

.. _table_axi_mon10_filter1:
.. table:: AXI_MON10_FILTER1, Offset Address: 0x514
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\_\               | R/W   | Hit start              | 0x0  |
	|      | mon10_hit_addr_st_lo |       | address[31:0]          |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON10_FILTER2
^^^^^^^^^^^^^^^^^

.. _table_axi_mon10_filter2:
.. table:: AXI_MON10_FILTER2, Offset Address: 0x518
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\_\               | R/W   | Hit start              | 0x0  |
	|      | mon10_hit_addr_st_hi |       | address[39:32]         |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON10_FILTER3
^^^^^^^^^^^^^^^^^

.. _table_axi_mon10_filter3:
.. table:: AXI_MON10_FILTER3, Offset Address: 0x51c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\_\               | R/W   | Hit end address[31:0]  | 0x0  |
	|      | mon10_hit_addr_sp_lo |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON10_FILTER4
^^^^^^^^^^^^^^^^^

.. _table_axi_mon10_filter4:
.. table:: AXI_MON10_FILTER4, Offset Address: 0x520
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\_\               | R/W   | Hit end address[39:32] | 0x0  |
	|      | mon10_hit_addr_sp_hi |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON10_FILTER5
^^^^^^^^^^^^^^^^^

.. _table_axi_mon10_filter5:
.. table:: AXI_MON10_FILTER5, Offset Address: 0x524
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | a\                   | R/W   | hit = (hit_id &        | 0x0  |
	|      | xi_mon10_hit_id_mask |       | hit_id_mask) == (Ax_id |      |
	|      |                      |       | & hit_id_mask)         |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON10_FILTER6
^^^^^^^^^^^^^^^^^

.. _table_axi_mon10_filter6:
.. table:: AXI_MON10_FILTER6, Offset Address: 0x528
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon10_hit_id     | R/W   | hit = Ax_id == hit_id  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON10_FILTER7
^^^^^^^^^^^^^^^^^

.. _table_axi_mon10_filter7:
.. table:: AXI_MON10_FILTER7, Offset Address: 0x52c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi_mon10_hit_len    | R/W   | hit = Ax_len ==        | 0x0  |
	|      |                      |       | hit_len                |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon10_hit_size   | R/W   | hit = Ax_size ==       | 0x0  |
	|      |                      |       | hit_size               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:12| axi_mon10_hit_burst  | R/W   | hit = Ax_burst ==      | 0x0  |
	|      |                      |       | hit_burst              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON10_FILTER8
^^^^^^^^^^^^^^^^^

.. _table_axi_mon10_filter8:
.. table:: AXI_MON10_FILTER8, Offset Address: 0x530
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon10_hit_lock   | R/W   | hit = Ax_lock ==       | 0x0  |
	|      |                      |       | hit_lock               |      |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | axi_mon10_hit_cache  | R/W   | hit = Ax_cache ==      | 0x0  |
	|      |                      |       | hit_cache              |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon10_hit_prot   | R/W   | hit = Ax_prot ==       | 0x0  |
	|      |                      |       | hit_prot               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| axi_mon10_hit_qos    | R/W   | hit = Ax_qos ==        | 0x0  |
	|      |                      |       | hit_qos                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON10_RPT0
^^^^^^^^^^^^^^

.. _table_axi_mon10_rpt0:
.. table:: AXI_MON10_RPT0, Offset Address: 0x540
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | a\                   | RO    | AXI monitor 10 cycle   |      |
	|      | xi_mon10_cycle_count |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON10_RPT1
^^^^^^^^^^^^^^

.. _table_axi_mon10_rpt1:
.. table:: AXI_MON10_RPT1, Offset Address: 0x544
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon10_hit_count  | RO    | AXI monitor 10 hit     |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON10_RPT2
^^^^^^^^^^^^^^

.. _table_axi_mon10_rpt2:
.. table:: AXI_MON10_RPT2, Offset Address: 0x548
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon10_byte_count | RO    | AXI monitor 10 byte    |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert,        |      |
	|      |                      |       | (Ax_len + 1) <<        |      |
	|      |                      |       | Ax_size                |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON10_RPT3
^^^^^^^^^^^^^^

.. _table_axi_mon10_rpt3:
.. table:: AXI_MON10_RPT3, Offset Address: 0x54c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | RO    | AXI monitor 10 latency |      |
	|      | _mon10_latency_count |       | count, counting after  |      |
	|      |                      |       | func_en assert, +=     |      |
	|      |                      |       | oustanding             |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON11_CTRL
^^^^^^^^^^^^^^

.. _table_axi_mon11_ctrl:
.. table:: AXI_MON11_CTRL, Offset Address: 0x580
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon11_en         | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | function.              |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | axi_mon11_clear      | R/W   | Clear all the counter. | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | axi_mon11_snapshot   | R/W   | Snapshot all the       | 0x0  |
	|      |                      |       | counter.               |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | a\                   | R/W   | Snapshot all the       | 0x0  |
	|      | xi_mon0_snapshot_all |       | counter of all AXI     |      |
	|      |                      |       | monitors               |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | axi_mon11_irq_en     | R/W   | If set to 1, enables   | 0x0  |
	|      |                      |       | the AXI monitor        |      |
	|      |                      |       | interrupt.             |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | axi_mon11_irq_clear  | R/W   | If set to 1, clears    | 0x0  |
	|      |                      |       | the axi_mon_irq.       |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | axi_mon11_irq        | RO    | Assert when all        |      |
	|      |                      |       | axi_mon<n>_hit_sel     |      |
	|      |                      |       | suscces.               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON11_INPUT
^^^^^^^^^^^^^^^

.. _table_axi_mon11_input:
.. table:: AXI_MON11_INPUT, Offset Address: 0x584
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | axi_mon11_input_sel  | R/W   | Input/clk selection, 0 | 0x0  |
	|      |                      |       | = No selection.        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON11_FILTER0
^^^^^^^^^^^^^^^^^

.. _table_axi_mon11_filter0:
.. table:: AXI_MON11_FILTER0, Offset Address: 0x590
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | axi_mon11_hit_sel    | R/W   | Select which           | 0x0  |
	|      |                      |       | conditions are used to |      |
	|      |                      |       | judege hit             |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [0]:               |      |
	|      |                      |       | addr_st/addr_sp        |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [1]: id/id_mask    |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [2]: len           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [3]: size          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [4]: burst         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [5]: lock          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [6]: cache         |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [7]: prot          |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [8]: qos           |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit [9]: AXI           |      |
	|      |                      |       | transaction cross 4KB  |      |
	|      |                      |       | boundary               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON11_FILTER1
^^^^^^^^^^^^^^^^^

.. _table_axi_mon11_filter1:
.. table:: AXI_MON11_FILTER1, Offset Address: 0x594
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\_\               | R/W   | Hit start              | 0x0  |
	|      | mon11_hit_addr_st_lo |       | address[31:0]          |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON11_FILTER2
^^^^^^^^^^^^^^^^^

.. _table_axi_mon11_filter2:
.. table:: AXI_MON11_FILTER2, Offset Address: 0x598
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\_\               | R/W   | Hit start              | 0x0  |
	|      | mon11_hit_addr_st_hi |       | address[39:32]         |      |
	|      |                      |       |                        |      |
	|      |                      |       | hit = (Ax_addr >=      |      |
	|      |                      |       | hit_addr_st) &&        |      |
	|      |                      |       | (Ax_addr <             |      |
	|      |                      |       | hit_addr_sp)           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON11_FILTER3
^^^^^^^^^^^^^^^^^

.. _table_axi_mon11_filter3:
.. table:: AXI_MON11_FILTER3, Offset Address: 0x59c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\_\               | R/W   | Hit end address[31:0]  | 0x0  |
	|      | mon11_hit_addr_sp_lo |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON11_FILTER4
^^^^^^^^^^^^^^^^^

.. _table_axi_mon11_filter4:
.. table:: AXI_MON11_FILTER4, Offset Address: 0x5a0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi\_\	              | R/W   | Hit end address[39:32] | 0x0  |
	|      | mon11_hit_addr_sp_hi |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON11_FILTER5
^^^^^^^^^^^^^^^^^

.. _table_axi_mon11_filter5:
.. table:: AXI_MON11_FILTER5, Offset Address: 0x5a4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | a                    | R/W   | hit = (hit_id &        | 0x0  |
	|      | xi_mon11_hit_id_mask |       | hit_id_mask) == (Ax_id |      |
	|      |                      |       | & hit_id_mask)         |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON11_FILTER6
^^^^^^^^^^^^^^^^^

.. _table_axi_mon11_filter6:
.. table:: AXI_MON11_FILTER6, Offset Address: 0x5a8
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | axi_mon11_hit_id     | R/W   | hit = Ax_id == hit_id  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON11_FILTER7
^^^^^^^^^^^^^^^^^

.. _table_axi_mon11_filter7:
.. table:: AXI_MON11_FILTER7, Offset Address: 0x5ac
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | axi_mon11_hit_len    | R/W   | hit = Ax_len ==        | 0x0  |
	|      |                      |       | hit_len                |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon11_hit_size   | R/W   | hit = Ax_size ==       | 0x0  |
	|      |                      |       | hit_size               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:12| axi_mon11_hit_burst  | R/W   | hit = Ax_burst ==      | 0x0  |
	|      |                      |       | hit_burst              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON11_FILTER8
^^^^^^^^^^^^^^^^^

.. _table_axi_mon11_filter8:
.. table:: AXI_MON11_FILTER8, Offset Address: 0x5b0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | axi_mon11_hit_lock   | R/W   | hit = Ax_lock ==       | 0x0  |
	|      |                      |       | hit_lock               |      |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | axi_mon11_hit_cache  | R/W   | hit = Ax_cache ==      | 0x0  |
	|      |                      |       | hit_cache              |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | axi_mon11_hit_prot   | R/W   | hit = Ax_prot ==       | 0x0  |
	|      |                      |       | hit_prot               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| axi_mon11_hit_qos    | R/W   | hit = Ax_qos ==        | 0x0  |
	|      |                      |       | hit_qos                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON11_RPT0
^^^^^^^^^^^^^^

.. _table_axi_mon11_rpt0:
.. table:: AXI_MON11_RPT0, Offset Address: 0x5c0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | a\                   | RO    | AXI monitor 11 cycle   |      |
	|      | xi_mon11_cycle_count |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON11_RPT1
^^^^^^^^^^^^^^

.. _table_axi_mon11_rpt1:
.. table:: AXI_MON11_RPT1, Offset Address: 0x5c4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon11_hit_count  | RO    | AXI monitor 11 hit     |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert         |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON11_RPT2
^^^^^^^^^^^^^^

.. _table_axi_mon11_rpt2:
.. table:: AXI_MON11_RPT2, Offset Address: 0x5c8
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi_mon11_byte_count | RO    | AXI monitor 11 byte    |      |
	|      |                      |       | count, counting after  |      |
	|      |                      |       | func_en assert,        |      |
	|      |                      |       | (Ax_len + 1) <<        |      |
	|      |                      |       | Ax_size                |      |
	+------+----------------------+-------+------------------------+------+

AXI_MON11_RPT3
^^^^^^^^^^^^^^

.. _table_axi_mon11_rpt3:
.. table:: AXI_MON11_RPT3, Offset Address: 0x5cc
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | axi\                 | RO    | AXI monitor 11 latency |      |
	|      | _mon11_latency_count |       | count, counting after  |      |
	|      |                      |       | func_en assert, +=     |      |
	|      |                      |       | oustanding             |      |
	+------+----------------------+-------+------------------------+------+
