{"Source Block": ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@514:524@HdlStmAssign", "  endgenerate\n\n  // transceivers\n\n  assign qpll_clk = {{4{qpll_clk_1}}, {4{qpll_clk_0}}};\n  assign qpll_ref_clk = {{4{qpll_ref_clk_1}}, {4{qpll_ref_clk_0}}};\n  assign qpll_locked_s = {{4{qpll_locked_1_s}}, {4{qpll_locked_0_s}}};\n\n  ad_gt_common_1 #(\n    .DRP_ID (14),\n    .GTH_GTX_N (PCORE_DEVICE_TYPE),\n"], "Clone Blocks": [["hdl/library/axi_jesd_gt/axi_jesd_gt.v@515:525", "\n  // transceivers\n\n  assign qpll_clk = {{4{qpll_clk_1}}, {4{qpll_clk_0}}};\n  assign qpll_ref_clk = {{4{qpll_ref_clk_1}}, {4{qpll_ref_clk_0}}};\n  assign qpll_locked_s = {{4{qpll_locked_1_s}}, {4{qpll_locked_0_s}}};\n\n  ad_gt_common_1 #(\n    .DRP_ID (14),\n    .GTH_GTX_N (PCORE_DEVICE_TYPE),\n    .QPLL_REFCLK_DIV (PCORE_QPLL_REFCLK_DIV),\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@513:523", "  end\n  endgenerate\n\n  // transceivers\n\n  assign qpll_clk = {{4{qpll_clk_1}}, {4{qpll_clk_0}}};\n  assign qpll_ref_clk = {{4{qpll_ref_clk_1}}, {4{qpll_ref_clk_0}}};\n  assign qpll_locked_s = {{4{qpll_locked_1_s}}, {4{qpll_locked_0_s}}};\n\n  ad_gt_common_1 #(\n    .DRP_ID (14),\n"]], "Diff Content": {"Delete": [[519, "  assign qpll_ref_clk = {{4{qpll_ref_clk_1}}, {4{qpll_ref_clk_0}}};\n"]], "Add": []}}