

================================================================
== Vivado HLS Report for 'DigitRec'
================================================================
* Date:           Mon May  7 01:22:42 2018

* Version:        2017.1 (Build 1846317 on Fri Jul 14 12:21:14 MDT 2017)
* Project:        DigitRec
* Solution:       solution_OCL_REGION_0
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.92|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  12985921|  12985921|  12985922|  12985922|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+----------+----------+----------+-----------+-----------+-------+----------+
        |              |       Latency       | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- L180        |  12985920|  12985920|     72144|          -|          -|    180|    no    |
        | + L180.1     |        30|        30|         1|          1|          1|     30|    yes   |
        | + L1800_L10  |     72010|     72010|        15|          4|          1|  18000|    yes   |
        +--------------+----------+----------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 4, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 43
* Pipeline: 2
  Pipeline-0: II = 1, D = 1, States = { 11 }
  Pipeline-1: II = 4, D = 15, States = { 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond6)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (exitcond7)
	11  / (!exitcond7)
12 --> 
	13  / true
13 --> 
	28  / (exitcond_flatten)
	14  / (!exitcond_flatten)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	13  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: results_V_read (5)  [1/1] 1.00ns
.preheader22.preheader:0  %results_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %results_V)

ST_1: testing_data_V_read (6)  [1/1] 1.00ns
.preheader22.preheader:1  %testing_data_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %testing_data_V)

ST_1: training_data_V_read (7)  [1/1] 1.00ns
.preheader22.preheader:2  %training_data_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %training_data_V)

ST_1: tmp (8)  [1/1] 0.00ns
.preheader22.preheader:3  %tmp = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %results_V_read, i32 3, i32 63)

ST_1: tmp_47_cast (9)  [1/1] 0.00ns
.preheader22.preheader:4  %tmp_47_cast = zext i61 %tmp to i62

ST_1: tmp_54 (10)  [1/1] 0.00ns
.preheader22.preheader:5  %tmp_54 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %testing_data_V_read, i32 3, i32 63)

ST_1: tmp_48_cast (11)  [1/1] 0.00ns
.preheader22.preheader:6  %tmp_48_cast = zext i61 %tmp_54 to i62

ST_1: tmp_55 (12)  [1/1] 0.00ns
.preheader22.preheader:7  %tmp_55 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %training_data_V_read, i32 3, i32 63)

ST_1: tmp_49_cast (13)  [1/1] 0.00ns
.preheader22.preheader:8  %tmp_49_cast = zext i61 %tmp_55 to i62

ST_1: StgValue_53 (14)  [1/1] 0.00ns
.preheader22.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem), !map !82

ST_1: StgValue_54 (15)  [1/1] 0.00ns
.preheader22.preheader:10  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @DigitRec_str) nounwind

ST_1: knn_set_V (16)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:120
.preheader22.preheader:11  %knn_set_V = alloca [30 x i6], align 1

ST_1: StgValue_56 (17)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:111
.preheader22.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i64* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_57 (18)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:114
.preheader22.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i64 %training_data_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_58 (19)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:115
.preheader22.preheader:14  call void (...)* @_ssdm_op_SpecInterface(i64 %testing_data_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_59 (20)  [1/1] 0.00ns
.preheader22.preheader:15  call void (...)* @_ssdm_op_SpecInterface(i64 %results_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_60 (21)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:117
.preheader22.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_61 (22)  [1/1] 0.60ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
.preheader22.preheader:17  br label %.preheader22


 <State 2>: 1.11ns
ST_2: k (24)  [1/1] 0.00ns
.preheader22:0  %k = phi i8 [ %k_2, %3 ], [ 0, %.preheader22.preheader ]

ST_2: exitcond6 (25)  [1/1] 0.58ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
.preheader22:1  %exitcond6 = icmp eq i8 %k, -76

ST_2: k_2 (26)  [1/1] 0.70ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
.preheader22:2  %k_2 = add i8 %k, 1

ST_2: StgValue_65 (27)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
.preheader22:3  br i1 %exitcond6, label %4, label %0

ST_2: tmp_cast (32)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:3  %tmp_cast = zext i8 %k to i62

ST_2: testing_data_V4_sum (33)  [1/1] 1.11ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:4  %testing_data_V4_sum = add i62 %tmp_cast, %tmp_48_cast

ST_2: StgValue_68 (112)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:141
:0  ret void


 <State 3>: 2.92ns
ST_3: testing_data_V4_sum_cast (34)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:5  %testing_data_V4_sum_cast = zext i62 %testing_data_V4_sum to i64

ST_3: gmem_addr (35)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:6  %gmem_addr = getelementptr i64* %gmem, i64 %testing_data_V4_sum_cast

ST_3: testing_instance_V_req (36)  [7/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:7  %testing_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 1)


 <State 4>: 2.92ns
ST_4: testing_instance_V_req (36)  [6/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:7  %testing_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 1)


 <State 5>: 2.92ns
ST_5: testing_instance_V_req (36)  [5/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:7  %testing_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 1)


 <State 6>: 2.92ns
ST_6: testing_instance_V_req (36)  [4/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:7  %testing_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 1)


 <State 7>: 2.92ns
ST_7: testing_instance_V_req (36)  [3/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:7  %testing_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 1)


 <State 8>: 2.92ns
ST_8: testing_instance_V_req (36)  [2/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:7  %testing_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 1)


 <State 9>: 2.92ns
ST_9: testing_instance_V_req (36)  [1/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:7  %testing_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 1)


 <State 10>: 2.92ns
ST_10: empty (29)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)

ST_10: StgValue_79 (30)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind

ST_10: tmp_1 (31)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)

ST_10: testing_instance_V (37)  [1/1] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:8  %testing_instance_V = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem_addr)

ST_10: StgValue_82 (38)  [1/1] 0.60ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:126
:9  br label %1


 <State 11>: 0.71ns
ST_11: i (40)  [1/1] 0.00ns
:0  %i = phi i5 [ 0, %0 ], [ %i_3, %2 ]

ST_11: exitcond7 (41)  [1/1] 0.64ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:126
:1  %exitcond7 = icmp eq i5 %i, -2

ST_11: i_3 (42)  [1/1] 0.71ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:126
:2  %i_3 = add i5 %i, 1

ST_11: StgValue_86 (43)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:126
:3  br i1 %exitcond7, label %.preheader.preheader.preheader, label %2

ST_11: StgValue_87 (45)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str19)

ST_11: empty_18 (46)  [1/1] 0.00ns
:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

ST_11: tmp_s (47)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:128
:2  %tmp_s = zext i5 %i to i64

ST_11: knn_set_V_addr_2 (48)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:128
:3  %knn_set_V_addr_2 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %tmp_s

ST_11: StgValue_91 (49)  [1/1] 0.59ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:128
:4  store i6 -14, i6* %knn_set_V_addr_2, align 1

ST_11: StgValue_92 (50)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:126
:5  br label %1


 <State 12>: 0.60ns
ST_12: StgValue_93 (52)  [1/1] 0.60ns
.preheader.preheader.preheader:0  br label %.preheader.preheader


 <State 13>: 1.16ns
ST_13: indvar_flatten (54)  [1/1] 0.00ns
.preheader.preheader:0  %indvar_flatten = phi i15 [ %indvar_flatten_next, %.preheader ], [ 0, %.preheader.preheader.preheader ]

ST_13: i1 (55)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:131
.preheader.preheader:1  %i1 = phi i11 [ %i1_cast4_mid2_v, %.preheader ], [ 0, %.preheader.preheader.preheader ]

ST_13: j (56)  [1/1] 0.00ns
.preheader.preheader:2  %j = phi i4 [ %j_1, %.preheader ], [ 0, %.preheader.preheader.preheader ]

ST_13: exitcond_flatten (57)  [1/1] 0.66ns
.preheader.preheader:3  %exitcond_flatten = icmp eq i15 %indvar_flatten, -14768

ST_13: indvar_flatten_next (58)  [1/1] 0.78ns
.preheader.preheader:4  %indvar_flatten_next = add i15 %indvar_flatten, 1

ST_13: StgValue_99 (59)  [1/1] 0.00ns
.preheader.preheader:5  br i1 %exitcond_flatten, label %3, label %.preheader

ST_13: exitcond (63)  [1/1] 0.66ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:132
.preheader:2  %exitcond = icmp eq i4 %j, -6

ST_13: j_mid2 (64)  [1/1] 0.42ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:132
.preheader:3  %j_mid2 = select i1 %exitcond, i4 0, i4 %j

ST_13: i_s (65)  [1/1] 0.73ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:131
.preheader:4  %i_s = add i11 %i1, 1

ST_13: i1_cast4_mid2_v (66)  [1/1] 0.42ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:131
.preheader:5  %i1_cast4_mid2_v = select i1 %exitcond, i11 %i_s, i11 %i1


 <State 14>: 2.53ns
ST_14: i1_cast4_mid2 (67)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:131
.preheader:6  %i1_cast4_mid2 = zext i11 %i1_cast4_mid2_v to i15

ST_14: j_cast3 (68)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:7  %j_cast3 = zext i4 %j_mid2 to i15

ST_14: tmp_3 (72)  [1/1] 0.49ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:11  %tmp_3 = mul i15 %j_cast3, 1800

ST_14: tmp_4 (73)  [1/1] 2.04ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:12  %tmp_4 = add i15 %i1_cast4_mid2, %tmp_3


 <State 15>: 1.11ns
ST_15: tmp_5_cast (74)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:13  %tmp_5_cast = zext i15 %tmp_4 to i62

ST_15: training_data_V2_sum (75)  [1/1] 1.11ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:14  %training_data_V2_sum = add i62 %tmp_5_cast, %tmp_49_cast


 <State 16>: 2.92ns
ST_16: training_data_V2_sum_cast (76)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:15  %training_data_V2_sum_cast = zext i62 %training_data_V2_sum to i64

ST_16: gmem_addr_2 (77)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:16  %gmem_addr_2 = getelementptr i64* %gmem, i64 %training_data_V2_sum_cast

ST_16: training_instance_V_req (78)  [7/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:17  %training_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_2, i32 1)

ST_16: j_1 (86)  [1/1] 0.71ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:132
.preheader:25  %j_1 = add i4 %j_mid2, 1


 <State 17>: 2.92ns
ST_17: training_instance_V_req (78)  [6/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:17  %training_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_2, i32 1)


 <State 18>: 2.92ns
ST_18: training_instance_V_req (78)  [5/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:17  %training_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_2, i32 1)


 <State 19>: 2.92ns
ST_19: training_instance_V_req (78)  [4/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:17  %training_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_2, i32 1)


 <State 20>: 2.92ns
ST_20: training_instance_V_req (78)  [3/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:17  %training_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_2, i32 1)


 <State 21>: 2.92ns
ST_21: training_instance_V_req (78)  [2/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:17  %training_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_2, i32 1)


 <State 22>: 2.92ns
ST_22: training_instance_V_req (78)  [1/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:17  %training_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_2, i32 1)


 <State 23>: 2.92ns
ST_23: j_cast2 (69)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:132
.preheader:8  %j_cast2 = zext i4 %j_mid2 to i7

ST_23: training_instance_V (79)  [1/1] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:18  %training_instance_V = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem_addr_2)

ST_23: p_shl (80)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135
.preheader:19  %p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %j_mid2, i2 0)

ST_23: p_shl_cast (81)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135
.preheader:20  %p_shl_cast = zext i6 %p_shl to i7

ST_23: tmp_6 (82)  [1/1] 0.71ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135
.preheader:21  %tmp_6 = sub i7 %p_shl_cast, %j_cast2


 <State 24>: 2.31ns
ST_24: tmp_13_cast (83)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135
.preheader:22  %tmp_13_cast = sext i7 %tmp_6 to i32

ST_24: tmp_7 (84)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135
.preheader:23  %tmp_7 = zext i32 %tmp_13_cast to i64

ST_24: StgValue_127 (85)  [4/4] 2.31ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135
.preheader:24  call fastcc void @update_knn(i64 %testing_instance_V, i64 %training_instance_V, [30 x i6]* %knn_set_V, i64 %tmp_7)


 <State 25>: 2.31ns
ST_25: StgValue_128 (85)  [3/4] 2.31ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135
.preheader:24  call fastcc void @update_knn(i64 %testing_instance_V, i64 %training_instance_V, [30 x i6]* %knn_set_V, i64 %tmp_7)


 <State 26>: 2.31ns
ST_26: StgValue_129 (85)  [2/4] 2.31ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135
.preheader:24  call fastcc void @update_knn(i64 %testing_instance_V, i64 %training_instance_V, [30 x i6]* %knn_set_V, i64 %tmp_7)


 <State 27>: 0.00ns
ST_27: StgValue_130 (61)  [1/1] 0.00ns
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @L1800_L10_str)

ST_27: empty_19 (62)  [1/1] 0.00ns
.preheader:1  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18000, i64 18000, i64 18000)

ST_27: StgValue_132 (70)  [1/1] 0.00ns
.preheader:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str18)

ST_27: StgValue_133 (71)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:132
.preheader:10  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str8) nounwind

ST_27: StgValue_134 (85)  [1/4] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135
.preheader:24  call fastcc void @update_knn(i64 %testing_instance_V, i64 %training_instance_V, [30 x i6]* %knn_set_V, i64 %tmp_7)

ST_27: StgValue_135 (87)  [1/1] 0.00ns
.preheader:26  br label %.preheader.preheader


 <State 28>: 1.11ns
ST_28: tmp_56 (90)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:1  %tmp_56 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %k, i32 4, i32 7)

ST_28: tmp1_cast (91)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:2  %tmp1_cast = zext i4 %tmp_56 to i62

ST_28: results_V6_sum (92)  [1/1] 1.11ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:3  %results_V6_sum = add i62 %tmp_47_cast, %tmp1_cast

ST_28: tmp_57 (97)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:8  %tmp_57 = trunc i8 %k to i4


 <State 29>: 2.92ns
ST_29: results_V6_sum_cast (93)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:4  %results_V6_sum_cast = zext i62 %results_V6_sum to i64

ST_29: gmem_addr_1 (94)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:5  %gmem_addr_1 = getelementptr i64* %gmem, i64 %results_V6_sum_cast

ST_29: gmem_load_req (95)  [7/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:6  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)


 <State 30>: 2.92ns
ST_30: gmem_load_req (95)  [6/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:6  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)


 <State 31>: 2.92ns
ST_31: gmem_load_req (95)  [5/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:6  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)


 <State 32>: 2.92ns
ST_32: gmem_load_req (95)  [4/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:6  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)


 <State 33>: 2.92ns
ST_33: gmem_load_req (95)  [3/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:6  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)


 <State 34>: 2.92ns
ST_34: gmem_load_req (95)  [2/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:6  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)


 <State 35>: 2.92ns
ST_35: gmem_load_req (95)  [1/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:6  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)


 <State 36>: 2.92ns
ST_36: op2_V_assign (89)  [2/2] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:139
:0  %op2_V_assign = call fastcc i4 @knn_vote([30 x i6]* %knn_set_V)

ST_36: gmem_addr_1_read (96)  [1/1] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:7  %gmem_addr_1_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem_addr_1)


 <State 37>: 2.92ns
ST_37: op2_V_assign (89)  [1/2] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:139
:0  %op2_V_assign = call fastcc i4 @knn_vote([30 x i6]* %knn_set_V)

ST_37: tmp_58 (98)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:9  %tmp_58 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_57, i2 0)

ST_37: tmp_59 (99)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:10  %tmp_59 = zext i6 %tmp_58 to i64

ST_37: tmp_60 (100)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123 (grouped into LUT with out node tmp_65)
:11  %tmp_60 = shl i64 15, %tmp_59

ST_37: tmp_61 (101)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123 (grouped into LUT with out node tmp_65)
:12  %tmp_61 = xor i64 %tmp_60, -1

ST_37: tmp_62 (102)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123 (grouped into LUT with out node tmp_65)
:13  %tmp_62 = and i64 %gmem_addr_1_read, %tmp_61

ST_37: tmp_63 (103)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:139 (grouped into LUT with out node tmp_65)
:14  %tmp_63 = zext i4 %op2_V_assign to i64

ST_37: tmp_64 (104)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:139 (grouped into LUT with out node tmp_65)
:15  %tmp_64 = shl i64 %tmp_63, %tmp_59

ST_37: tmp_65 (105)  [1/1] 0.63ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123 (out node of the LUT)
:16  %tmp_65 = or i64 %tmp_62, %tmp_64

ST_37: gmem_addr_1_req (106)  [1/1] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:17  %gmem_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)


 <State 38>: 2.92ns
ST_38: StgValue_161 (107)  [1/1] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:18  call void @_ssdm_op_Write.m_axi.i64P(i64* %gmem_addr_1, i64 %tmp_65, i8 -1)


 <State 39>: 2.92ns
ST_39: gmem_addr_1_resp (108)  [5/5] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:19  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr_1)


 <State 40>: 2.92ns
ST_40: gmem_addr_1_resp (108)  [4/5] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:19  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr_1)


 <State 41>: 2.92ns
ST_41: gmem_addr_1_resp (108)  [3/5] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:19  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr_1)


 <State 42>: 2.92ns
ST_42: gmem_addr_1_resp (108)  [2/5] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:19  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr_1)


 <State 43>: 2.92ns
ST_43: gmem_addr_1_resp (108)  [1/5] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:19  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr_1)

ST_43: empty_20 (109)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:140
:20  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_1)

ST_43: StgValue_168 (110)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:21  br label %.preheader22



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'results_V' [5]  (1 ns)

 <State 2>: 1.11ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123) [24]  (0 ns)
	'add' operation ('testing_data_V4_sum', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124) [33]  (1.11 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124) [35]  (0 ns)
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124) [36]  (2.92 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124) [36]  (2.92 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124) [36]  (2.92 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124) [36]  (2.92 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124) [36]  (2.92 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124) [36]  (2.92 ns)

 <State 9>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124) [36]  (2.92 ns)

 <State 10>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124) [37]  (2.92 ns)

 <State 11>: 0.707ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:126) [40]  (0 ns)
	'add' operation ('i', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:126) [42]  (0.707 ns)

 <State 12>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [54]  (0.603 ns)

 <State 13>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i1', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:131) with incoming values : ('i1_cast4_mid2_v', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:131) [55]  (0 ns)
	'add' operation ('i_s', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:131) [65]  (0.735 ns)
	'select' operation ('i1_cast4_mid2_v', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:131) [66]  (0.42 ns)

 <State 14>: 2.53ns
The critical path consists of the following:
	'mul' operation ('tmp_3', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133) [72]  (0.494 ns)
	'add' operation ('tmp_4', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133) [73]  (2.04 ns)

 <State 15>: 1.11ns
The critical path consists of the following:
	'add' operation ('training_data_V2_sum', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133) [75]  (1.11 ns)

 <State 16>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133) [77]  (0 ns)
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133) [78]  (2.92 ns)

 <State 17>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133) [78]  (2.92 ns)

 <State 18>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133) [78]  (2.92 ns)

 <State 19>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133) [78]  (2.92 ns)

 <State 20>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133) [78]  (2.92 ns)

 <State 21>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133) [78]  (2.92 ns)

 <State 22>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133) [78]  (2.92 ns)

 <State 23>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133) [79]  (2.92 ns)

 <State 24>: 2.31ns
The critical path consists of the following:
	'call' operation (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135) to 'update_knn' [85]  (2.31 ns)

 <State 25>: 2.31ns
The critical path consists of the following:
	'call' operation (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135) to 'update_knn' [85]  (2.31 ns)

 <State 26>: 2.31ns
The critical path consists of the following:
	'call' operation (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135) to 'update_knn' [85]  (2.31 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 1.11ns
The critical path consists of the following:
	'add' operation ('results_V6_sum', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123) [92]  (1.11 ns)

 <State 29>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123) [94]  (0 ns)
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123) [95]  (2.92 ns)

 <State 30>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123) [95]  (2.92 ns)

 <State 31>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123) [95]  (2.92 ns)

 <State 32>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123) [95]  (2.92 ns)

 <State 33>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123) [95]  (2.92 ns)

 <State 34>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123) [95]  (2.92 ns)

 <State 35>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123) [95]  (2.92 ns)

 <State 36>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123) [96]  (2.92 ns)

 <State 37>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123) [106]  (2.92 ns)

 <State 38>: 2.92ns
The critical path consists of the following:
	bus write on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123) [107]  (2.92 ns)

 <State 39>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123) [108]  (2.92 ns)

 <State 40>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123) [108]  (2.92 ns)

 <State 41>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123) [108]  (2.92 ns)

 <State 42>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123) [108]  (2.92 ns)

 <State 43>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123) [108]  (2.92 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
