<root><simulation><result_generated_time />2023-11-08 21:12:28<layer><layer_spec />{'B': 1, 'K': 256, 'C': 256, 'OY': 14, 'OX': 14, 'IY': 16, 'IX': 16, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 589824, 'I': 65536, 'O': 50176}<total_data_reuse />{'W': 196, 'I': 1764.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C']}, {'Row': ['K']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [32, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 32)], [('K', 32)]], [], []]<I />[[[], [('K', 32)]], [[('C', 32)], []], [], []]<O />[[[('C', 32)], []], [[], [('K', 32)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 7), ('OX', 7)], [('K', 8), ('FY', 3), ('FX', 3), ('OX', 2), ('OY', 2), ('C', 8)], []]<I />[[('OY', 7), ('OX', 7), ('K', 8), ('FY', 3)], [('FX', 3), ('OX', 2), ('OY', 2), ('C', 8)], []]<O />[[], [('OY', 7), ('OX', 7), ('K', 8), ('FY', 3), ('FX', 3), ('OX', 2), ('OY', 2), ('C', 8)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 4, 1], 'I': [32.0, 49.0, 1.12, 1.0], 'O': [32.0, 1, 72, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [8, 4718592, 4718592], 'I': [504, 524288, 524288], 'O': [8, 401408, 401408], 'O_partial': [8, 401408, 0], 'O_final': [0, 0, 401408]}<actual_mem_utilization_individual />{'W': [0.02, 0.14, 0.0], 'I': [0.98, 0.02, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.17, 0.0], 'I': [0.98, 0.17, 0.0], 'O': [0.02, 0.17, 0.0]}<effective_mem_size_bit />{'W': [8, 589824, 4718592], 'I': [504, 65536, 524288], 'O': [8, 401408, 401408], 'O_partial': [8, 401408, 0], 'O_final': [0, 0, 401408]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 32, 1, 1], 'O': [1024, 32, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [32, 32, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2359296, 2359296], [2359296, 589824], [589824, 0]]<I />[[3612672, 73728], [73728, 65536], [65536, 0]]<O />[[(3562496, 3612672), (3612672, 3562496)], [(3562496, 3612672), (50176, 0)], [(0, 50176), (0, 0)]]<O_partial />[[(3562496, 3612672), (3612672, 3562496)], [(3562496, 3612672), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (50176, 0)], [(0, 50176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[294912, 294912], [36864, 9216], [2304, 0]]<I />[[451584, 9216], [1152, 1024], [256, 0]]<O />[[(445312, 451584), (451584, 445312)], [(55664, 56448), (784, 0)], [(0, 196), (0, 0)]]<O_partial />[([445312, 451584], [451584, 445312]), ([55664, 56448], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [784, 0]), ([0, 196], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />0</mac_count></basic_info><energy><total_energy />252734433.3<mem_energy_breakdown><W />[206.6, 4737.2, 3068.6]<I />[155.1, 216.4, 341.0]<O />[628.3, 11187.3, 261.0]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />0.0<total />252713631.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9167<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9167<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />123152<latency_cycle_without_data_loading />112896<ideal_computing_cycle />112896<data_loading><load_cycle_total />10256<load_cycle_individual />{'W': [16, 9216, 0], 'I': [32, 1024, 0]}<load_cycle_combined />{'W': 9216, 'I': 1024}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-112895], [-112847, -75999], [-112896, -112896]], 'I': [[-112895], [-3895, -1615], [-112896, -112896]], 'O': [[-112896], [-112896, 0], [-112112, -112700]]}<mem_stall_cycle_shared />{'W': [[-112895], [-112847, 0], [0, 0]], 'I': [[-112895], [-3895, 0], [0, 0]], 'O': [[-112896], [-112896, 0], [-112112, -112700]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 4718592, 4718592], 'I': [504, 524288, 524288], 'O': [8, 401408, 401408], 'O_partial': [8, 401408, 0], 'O_final': [0, 0, 401408]}<data_size_each_level_total />{'W': [8192, 4718592, 4718592], 'I': [16128, 524288, 524288], 'O': [256, 401408, 401408]}<loop_cycles_each_level />{'W': [49, 112896, 112896], 'I': [1176, 112896, 112896], 'O': [1, 112896, 112896]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [24, 1, 1], 'O': [1, 8, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [167.2, 41.8], [41.8, 41.8]], 'I': [[8.0, 0.4], [13.7, 4.6], [4.6, 4.6]], 'O': [[8.0, 8.0], [256.0, 3.6], [3.6, 3.6]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 41.8], [41.8, 41.8]], 'I': [[8.0, 10.3], [329.1, 4.6], [4.6, 4.6]], 'O': [[8.0, 8.0], [256.0, 28.4], [28.4, 3.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [167.2, 41.8], [41.8, 0]], 'I': [[8.0, 10.3], [329.1, 4.6], [4.6, 0]], 'O': [[8.0, 8.0], [256.0, 3.6], [3.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [755.9, 302.4], [46.4, 3.6]], 'I': [[8.0, 10.3], [755.9, 302.4], [46.4, 3.6]], 'O': [[8.0, 8.0], [755.9, 302.4], [46.4, 3.6]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 112896], [49, 49, 2304], [112896, 112896, 1]], 'I': [[1, 1, 112896], [49, 1176, 96], [112896, 112896, 1]], 'O': [[1, 1, 112896], [1, 1, 112896], [112896, 112896, 1]]}<trans_time_real />{'W': [[0, 1, 112896], [[0, 49, 2304], [16, 49, 2304]], [[9216, 112896, 1], [2304, 112896, 1]]], 'I': [[0, 1, 112896], [[8, 1176, 96], [32, 1176, 96]], [[1024, 112896, 1], [256, 112896, 1]]], 'O': [[0, 1, 112896], [[0, 1, 112896], [0, 1, 112896]], [[784, 112896, 1], [196, 112896, 1]]]}<single_stall_cycle />{'W': [[-1], [-49, -33], [-103680, -110592]], 'I': [[-1], [-41, -17], [-111872, -112640]], 'O': [[-1], [-1, 0], [-112112, -112700]]}<single_stall_count />{'W': [112895, 2303, 0], 'I': [112895, 95, 0], 'O': [112896, 112896, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [784, 0]}, 1: {'W': [36848, 0], 'I': [3040, 0], 'O': [0, 784]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-112896, -112896], [-112112, -112896]], 1: [[-73008, -112896], [-112896, -112112]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />10.902</simulation></root>