$comment
	File created using the following command:
		vcd file Aula7_LED.msim.vcd -direction
$end
$date
	Thu Mar 23 18:13:57 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula7_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " DataAddress [8] $end
$var wire 1 # DataAddress [7] $end
$var wire 1 $ DataAddress [6] $end
$var wire 1 % DataAddress [5] $end
$var wire 1 & DataAddress [4] $end
$var wire 1 ' DataAddress [3] $end
$var wire 1 ( DataAddress [2] $end
$var wire 1 ) DataAddress [1] $end
$var wire 1 * DataAddress [0] $end
$var wire 1 + endereco [5] $end
$var wire 1 , endereco [4] $end
$var wire 1 - endereco [3] $end
$var wire 1 . endereco [2] $end
$var wire 1 / endereco [1] $end
$var wire 1 0 endereco [0] $end
$var wire 1 1 KEY [3] $end
$var wire 1 2 KEY [2] $end
$var wire 1 3 KEY [1] $end
$var wire 1 4 KEY [0] $end
$var wire 1 5 LED [9] $end
$var wire 1 6 LED [8] $end
$var wire 1 7 LED [7] $end
$var wire 1 8 LED [6] $end
$var wire 1 9 LED [5] $end
$var wire 1 : LED [4] $end
$var wire 1 ; LED [3] $end
$var wire 1 < LED [2] $end
$var wire 1 = LED [1] $end
$var wire 1 > LED [0] $end

$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var wire 1 B devoe $end
$var wire 1 C devclrn $end
$var wire 1 D devpor $end
$var wire 1 E ww_devoe $end
$var wire 1 F ww_devclrn $end
$var wire 1 G ww_devpor $end
$var wire 1 H ww_CLOCK_50 $end
$var wire 1 I ww_KEY [3] $end
$var wire 1 J ww_KEY [2] $end
$var wire 1 K ww_KEY [1] $end
$var wire 1 L ww_KEY [0] $end
$var wire 1 M ww_DataAddress [8] $end
$var wire 1 N ww_DataAddress [7] $end
$var wire 1 O ww_DataAddress [6] $end
$var wire 1 P ww_DataAddress [5] $end
$var wire 1 Q ww_DataAddress [4] $end
$var wire 1 R ww_DataAddress [3] $end
$var wire 1 S ww_DataAddress [2] $end
$var wire 1 T ww_DataAddress [1] $end
$var wire 1 U ww_DataAddress [0] $end
$var wire 1 V ww_endereco [5] $end
$var wire 1 W ww_endereco [4] $end
$var wire 1 X ww_endereco [3] $end
$var wire 1 Y ww_endereco [2] $end
$var wire 1 Z ww_endereco [1] $end
$var wire 1 [ ww_endereco [0] $end
$var wire 1 \ ww_LED [9] $end
$var wire 1 ] ww_LED [8] $end
$var wire 1 ^ ww_LED [7] $end
$var wire 1 _ ww_LED [6] $end
$var wire 1 ` ww_LED [5] $end
$var wire 1 a ww_LED [4] $end
$var wire 1 b ww_LED [3] $end
$var wire 1 c ww_LED [2] $end
$var wire 1 d ww_LED [1] $end
$var wire 1 e ww_LED [0] $end
$var wire 1 f \CLOCK_50~input_o\ $end
$var wire 1 g \KEY[1]~input_o\ $end
$var wire 1 h \KEY[2]~input_o\ $end
$var wire 1 i \KEY[3]~input_o\ $end
$var wire 1 j \KEY[0]~input_o\ $end
$var wire 1 k \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 l \CPU|incrementaPC|Add0~2\ $end
$var wire 1 m \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 n \CPU|incrementaPC|Add0~6\ $end
$var wire 1 o \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 p \CPU|incrementaPC|Add0~14\ $end
$var wire 1 q \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 r \CPU|incrementaPC|Add0~18\ $end
$var wire 1 s \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 t \~GND~combout\ $end
$var wire 1 u \CPU|incrementaPC|Add0~22\ $end
$var wire 1 v \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 w \CPU|incrementaPC|Add0~26\ $end
$var wire 1 x \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 y \CPU|incrementaPC|Add0~30\ $end
$var wire 1 z \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 { \ROM1|memROM~6_combout\ $end
$var wire 1 | \ROM1|memROM~0_combout\ $end
$var wire 1 } \ROM1|memROM~5_combout\ $end
$var wire 1 ~ \CPU|logicaDesvio|saida[0]~1_combout\ $end
$var wire 1 !! \CPU|logicaDesvio|saida[0]~0_combout\ $end
$var wire 1 "! \CPU|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 #! \ROM1|memROM~3_combout\ $end
$var wire 1 $! \CPU|incrementaPC|Add0~10\ $end
$var wire 1 %! \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 &! \ROM1|memROM~4_combout\ $end
$var wire 1 '! \ROM1|memROM~2_combout\ $end
$var wire 1 (! \ROM1|memROM~1_combout\ $end
$var wire 1 )! \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 *! \CPU|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 +! \CPU|PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 ,! \CPU|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 -! \CPU|PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 .! \CPU|PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 /! \CPU|PC|DOUT\ [8] $end
$var wire 1 0! \CPU|PC|DOUT\ [7] $end
$var wire 1 1! \CPU|PC|DOUT\ [6] $end
$var wire 1 2! \CPU|PC|DOUT\ [5] $end
$var wire 1 3! \CPU|PC|DOUT\ [4] $end
$var wire 1 4! \CPU|PC|DOUT\ [3] $end
$var wire 1 5! \CPU|PC|DOUT\ [2] $end
$var wire 1 6! \CPU|PC|DOUT\ [1] $end
$var wire 1 7! \CPU|PC|DOUT\ [0] $end
$var wire 1 8! \CPU|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 9! \CPU|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 :! \CPU|logicaDesvio|ALT_INV_saida[0]~1_combout\ $end
$var wire 1 ;! \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 <! \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 =! \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 >! \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 ?! \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 @! \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 A! \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 B! \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 C! \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 D! \CPU|PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0?
1@
xA
1B
1C
1D
1E
1F
1G
xH
xf
xg
xh
xi
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
1|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
1(!
1)!
0*!
0+!
0,!
0-!
0.!
18!
19!
1:!
0;!
x1
x2
x3
04
xI
xJ
xK
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
1[
1\
1]
0^
0_
0`
0a
0b
0c
0d
0e
0/!
00!
01!
02!
03!
04!
05!
06!
07!
1<!
1=!
1>!
1?!
1@!
1A!
1B!
1C!
1D!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
10
15
16
07
08
09
0:
0;
0<
0=
0>
$end
#10000
14
1L
1j
1k
17!
1*!
09!
0D!
0)!
1l
0(!
1U
1m
1*
0[
00
#20000
04
0L
0j
0k
#30000
14
1L
1j
1k
16!
07!
0*!
19!
1D!
0C!
0m
1n
1)!
0l
0U
1T
1m
0n
1o
0*
1)
0o
#40000
04
0L
0j
0k
#50000
14
1L
1j
1k
17!
1*!
09!
0D!
0)!
1l
1(!
1U
0m
1n
1*
1o
1[
10
#60000
04
0L
0j
0k
#70000
14
1L
1j
1k
1"!
15!
06!
07!
0*!
19!
1D!
1C!
0B!
08!
0o
1$!
1m
0n
1)!
0l
0(!
0U
0T
1S
0m
1o
0$!
1%!
0*
0)
1(
0%!
0[
00
#80000
04
0L
0j
0k
#90000
14
1L
1j
1k
17!
1*!
09!
0D!
0)!
1l
1{
1(!
1U
1m
1*
1[
10
#100000
04
0L
0j
0k
#110000
14
1L
1j
1k
16!
07!
0*!
19!
1D!
0C!
0m
1n
1)!
0l
1'!
0(!
0U
1T
1m
0n
0o
1$!
0*
1)
1%!
1o
0$!
0[
1Z
0%!
00
1/
#120000
04
0L
0j
0k
#130000
14
1L
1j
1k
17!
1*!
09!
0D!
0)!
1l
0{
1#!
0'!
1(!
1U
0m
1n
1*
0o
1$!
1[
0Z
1Y
1W
1%!
10
0/
1.
1,
#140000
04
0L
0j
0k
#150000
14
1L
1j
1k
0"!
05!
14!
06!
07!
0*!
19!
1D!
1C!
0A!
1B!
18!
1o
0$!
0%!
1p
1m
0n
1)!
0l
1{
0#!
0(!
0U
0T
1R
0S
0m
0o
1q
1%!
0p
0*
0)
0(
1'
0q
0[
0Y
0W
00
0.
0,
#160000
04
0L
0j
0k
#170000
14
1L
1j
1k
17!
1*!
09!
0D!
0)!
1l
0{
1}
1&!
1'!
1U
1m
1*
1Z
1X
1/
1-
#180000
04
0L
0j
0k
#190000
14
1L
1j
1k
16!
07!
0*!
19!
1D!
0C!
0m
1n
1)!
0l
1{
0}
0&!
0'!
0U
1T
1m
0n
1o
0*
1)
0o
0Z
0X
0/
0-
#200000
04
0L
0j
0k
#210000
14
1L
1j
1k
17!
1*!
09!
0D!
0)!
1l
1~
0{
1&!
1'!
1(!
0:!
1U
0m
1n
1!!
1*
1o
1[
1Z
1X
10
1/
1-
#220000
04
0L
0j
0k
#230000
14
1L
1j
1k
#240000
04
0L
0j
0k
#250000
14
1L
1j
1k
#260000
04
0L
0j
0k
#270000
14
1L
1j
1k
#280000
04
0L
0j
0k
#290000
14
1L
1j
1k
#300000
04
0L
0j
0k
#310000
14
1L
1j
1k
#320000
04
0L
0j
0k
#330000
14
1L
1j
1k
#340000
04
0L
0j
0k
#350000
14
1L
1j
1k
#360000
04
0L
0j
0k
#370000
14
1L
1j
1k
#380000
04
0L
0j
0k
#390000
14
1L
1j
1k
#400000
04
0L
0j
0k
#410000
14
1L
1j
1k
#420000
04
0L
0j
0k
#430000
14
1L
1j
1k
#440000
04
0L
0j
0k
#450000
14
1L
1j
1k
#460000
04
0L
0j
0k
#470000
14
1L
1j
1k
#480000
04
0L
0j
0k
#490000
14
1L
1j
1k
#500000
04
0L
0j
0k
#510000
14
1L
1j
1k
#520000
04
0L
0j
0k
#530000
14
1L
1j
1k
#540000
04
0L
0j
0k
#550000
14
1L
1j
1k
#560000
04
0L
0j
0k
#570000
14
1L
1j
1k
#580000
04
0L
0j
0k
#590000
14
1L
1j
1k
#600000
04
0L
0j
0k
#610000
14
1L
1j
1k
#620000
04
0L
0j
0k
#630000
14
1L
1j
1k
#640000
04
0L
0j
0k
#650000
14
1L
1j
1k
#660000
04
0L
0j
0k
#670000
14
1L
1j
1k
#680000
04
0L
0j
0k
#690000
14
1L
1j
1k
#700000
04
0L
0j
0k
#710000
14
1L
1j
1k
#720000
04
0L
0j
0k
#730000
14
1L
1j
1k
#740000
04
0L
0j
0k
#750000
14
1L
1j
1k
#760000
04
0L
0j
0k
#770000
14
1L
1j
1k
#780000
04
0L
0j
0k
#790000
14
1L
1j
1k
#800000
04
0L
0j
0k
#810000
14
1L
1j
1k
#820000
04
0L
0j
0k
#830000
14
1L
1j
1k
#840000
04
0L
0j
0k
#850000
14
1L
1j
1k
#860000
04
0L
0j
0k
#870000
14
1L
1j
1k
#880000
04
0L
0j
0k
#890000
14
1L
1j
1k
#900000
04
0L
0j
0k
#910000
14
1L
1j
1k
#920000
04
0L
0j
0k
#930000
14
1L
1j
1k
#940000
04
0L
0j
0k
#950000
14
1L
1j
1k
#960000
04
0L
0j
0k
#970000
14
1L
1j
1k
#980000
04
0L
0j
0k
#990000
14
1L
1j
1k
#1000000
