|de0_lite
ADC_CLK_10 => ~NO_FANOUT~
MAX10_CLK1_50 => rom3232:rom3232_vhd.CLOCK
MAX10_CLK1_50 => sync_rom:sync_rom_vhd.CLOCK
MAX10_CLK1_50 => sram3232:sram3232_vhd.CLOCK
MAX10_CLK1_50 => sram32n:sram32n_vhd.CLOCK
MAX10_CLK1_50 => romSevenSeg:hex_display_array:5:romSevenSeg_vhd.CLOCK
MAX10_CLK1_50 => romSevenSeg:hex_display_array:4:romSevenSeg_vhd.CLOCK
MAX10_CLK1_50 => romSevenSeg:hex_display_array:3:romSevenSeg_vhd.CLOCK
MAX10_CLK1_50 => romSevenSeg:hex_display_array:2:romSevenSeg_vhd.CLOCK
MAX10_CLK1_50 => romSevenSeg:hex_display_array:1:romSevenSeg_vhd.CLOCK
MAX10_CLK1_50 => romSevenSeg:hex_display_array:0:romSevenSeg_vhd.CLOCK
MAX10_CLK1_50 => mixerN2:mixerN2_vhd.CLOCK
MAX10_CLK1_50 => mixerN3:mixerN3_vhd.CLOCK
MAX10_CLK2_50 => ~NO_FANOUT~
DRAM_ADDR[0] <= DRAM_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[1] <= DRAM_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[2] <= DRAM_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[3] <= DRAM_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[4] <= DRAM_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[5] <= DRAM_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[6] <= DRAM_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[7] <= DRAM_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[8] <= DRAM_ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[9] <= DRAM_ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[10] <= DRAM_ADDR[10].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[11] <= DRAM_ADDR[11].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[12] <= DRAM_ADDR[12].DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[0] <= DRAM_BA[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[1] <= DRAM_BA[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_CAS_N <= DRAM_CAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= DRAM_CKE.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CLK <= DRAM_CLK.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CS_N <= DRAM_CS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM <= DRAM_LDQM.DB_MAX_OUTPUT_PORT_TYPE
DRAM_RAS_N <= DRAM_RAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_UDQM <= DRAM_UDQM.DB_MAX_OUTPUT_PORT_TYPE
RAM_WE_N <= RAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= romSevenSeg:hex_display_array:0:romSevenSeg_vhd.Q[0]
HEX0[1] <= romSevenSeg:hex_display_array:0:romSevenSeg_vhd.Q[1]
HEX0[2] <= romSevenSeg:hex_display_array:0:romSevenSeg_vhd.Q[2]
HEX0[3] <= romSevenSeg:hex_display_array:0:romSevenSeg_vhd.Q[3]
HEX0[4] <= romSevenSeg:hex_display_array:0:romSevenSeg_vhd.Q[4]
HEX0[5] <= romSevenSeg:hex_display_array:0:romSevenSeg_vhd.Q[5]
HEX0[6] <= romSevenSeg:hex_display_array:0:romSevenSeg_vhd.Q[6]
HEX0[7] <= romSevenSeg:hex_display_array:0:romSevenSeg_vhd.Q[7]
HEX1[0] <= romSevenSeg:hex_display_array:1:romSevenSeg_vhd.Q[0]
HEX1[1] <= romSevenSeg:hex_display_array:1:romSevenSeg_vhd.Q[1]
HEX1[2] <= romSevenSeg:hex_display_array:1:romSevenSeg_vhd.Q[2]
HEX1[3] <= romSevenSeg:hex_display_array:1:romSevenSeg_vhd.Q[3]
HEX1[4] <= romSevenSeg:hex_display_array:1:romSevenSeg_vhd.Q[4]
HEX1[5] <= romSevenSeg:hex_display_array:1:romSevenSeg_vhd.Q[5]
HEX1[6] <= romSevenSeg:hex_display_array:1:romSevenSeg_vhd.Q[6]
HEX1[7] <= romSevenSeg:hex_display_array:1:romSevenSeg_vhd.Q[7]
HEX2[0] <= romSevenSeg:hex_display_array:2:romSevenSeg_vhd.Q[0]
HEX2[1] <= romSevenSeg:hex_display_array:2:romSevenSeg_vhd.Q[1]
HEX2[2] <= romSevenSeg:hex_display_array:2:romSevenSeg_vhd.Q[2]
HEX2[3] <= romSevenSeg:hex_display_array:2:romSevenSeg_vhd.Q[3]
HEX2[4] <= romSevenSeg:hex_display_array:2:romSevenSeg_vhd.Q[4]
HEX2[5] <= romSevenSeg:hex_display_array:2:romSevenSeg_vhd.Q[5]
HEX2[6] <= romSevenSeg:hex_display_array:2:romSevenSeg_vhd.Q[6]
HEX2[7] <= romSevenSeg:hex_display_array:2:romSevenSeg_vhd.Q[7]
HEX3[0] <= romSevenSeg:hex_display_array:3:romSevenSeg_vhd.Q[0]
HEX3[1] <= romSevenSeg:hex_display_array:3:romSevenSeg_vhd.Q[1]
HEX3[2] <= romSevenSeg:hex_display_array:3:romSevenSeg_vhd.Q[2]
HEX3[3] <= romSevenSeg:hex_display_array:3:romSevenSeg_vhd.Q[3]
HEX3[4] <= romSevenSeg:hex_display_array:3:romSevenSeg_vhd.Q[4]
HEX3[5] <= romSevenSeg:hex_display_array:3:romSevenSeg_vhd.Q[5]
HEX3[6] <= romSevenSeg:hex_display_array:3:romSevenSeg_vhd.Q[6]
HEX3[7] <= romSevenSeg:hex_display_array:3:romSevenSeg_vhd.Q[7]
HEX4[0] <= romSevenSeg:hex_display_array:4:romSevenSeg_vhd.Q[0]
HEX4[1] <= romSevenSeg:hex_display_array:4:romSevenSeg_vhd.Q[1]
HEX4[2] <= romSevenSeg:hex_display_array:4:romSevenSeg_vhd.Q[2]
HEX4[3] <= romSevenSeg:hex_display_array:4:romSevenSeg_vhd.Q[3]
HEX4[4] <= romSevenSeg:hex_display_array:4:romSevenSeg_vhd.Q[4]
HEX4[5] <= romSevenSeg:hex_display_array:4:romSevenSeg_vhd.Q[5]
HEX4[6] <= romSevenSeg:hex_display_array:4:romSevenSeg_vhd.Q[6]
HEX4[7] <= romSevenSeg:hex_display_array:4:romSevenSeg_vhd.Q[7]
HEX5[0] <= romSevenSeg:hex_display_array:5:romSevenSeg_vhd.Q[0]
HEX5[1] <= romSevenSeg:hex_display_array:5:romSevenSeg_vhd.Q[1]
HEX5[2] <= romSevenSeg:hex_display_array:5:romSevenSeg_vhd.Q[2]
HEX5[3] <= romSevenSeg:hex_display_array:5:romSevenSeg_vhd.Q[3]
HEX5[4] <= romSevenSeg:hex_display_array:5:romSevenSeg_vhd.Q[4]
HEX5[5] <= romSevenSeg:hex_display_array:5:romSevenSeg_vhd.Q[5]
HEX5[6] <= romSevenSeg:hex_display_array:5:romSevenSeg_vhd.Q[6]
HEX5[7] <= romSevenSeg:hex_display_array:5:romSevenSeg_vhd.Q[7]
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
LEDR[0] <= mixerN3:mixerN3_vhd.Q[0]
LEDR[1] <= mixerN3:mixerN3_vhd.Q[1]
LEDR[2] <= mixerN3:mixerN3_vhd.Q[2]
LEDR[3] <= mixerN3:mixerN3_vhd.Q[3]
LEDR[4] <= mixerN3:mixerN3_vhd.Q[4]
LEDR[5] <= mixerN3:mixerN3_vhd.Q[5]
LEDR[6] <= mixerN3:mixerN3_vhd.Q[6]
LEDR[7] <= mixerN3:mixerN3_vhd.Q[7]
LEDR[8] <= mixerN3:mixerN3_vhd.Q[8]
LEDR[9] <= mixerN3:mixerN3_vhd.Q[9]
SW[0] => rom3232:rom3232_vhd.ADDRESS[0]
SW[0] => reg32n:reg32n_vhd.DATA[0]
SW[0] => sync_rom:sync_rom_vhd.ADDRESS[0]
SW[0] => sram3232:sram3232_vhd.DATA[0]
SW[0] => sram32n:sram32n_vhd.DATA[0]
SW[1] => rom3232:rom3232_vhd.ADDRESS[1]
SW[1] => reg32n:reg32n_vhd.DATA[1]
SW[1] => sync_rom:sync_rom_vhd.ADDRESS[1]
SW[1] => sram3232:sram3232_vhd.DATA[1]
SW[1] => sram32n:sram32n_vhd.DATA[1]
SW[2] => rom3232:rom3232_vhd.ADDRESS[2]
SW[2] => reg32n:reg32n_vhd.DATA[2]
SW[2] => sync_rom:sync_rom_vhd.ADDRESS[2]
SW[2] => sram3232:sram3232_vhd.DATA[2]
SW[2] => sram32n:sram32n_vhd.DATA[2]
SW[3] => rom3232:rom3232_vhd.ADDRESS[3]
SW[3] => reg32n:reg32n_vhd.DATA[3]
SW[3] => sync_rom:sync_rom_vhd.ADDRESS[3]
SW[3] => sram3232:sram3232_vhd.DATA[3]
SW[3] => sram32n:sram32n_vhd.DATA[3]
SW[4] => rom3232:rom3232_vhd.ADDRESS[4]
SW[4] => reg32n:reg32n_vhd.DATA[4]
SW[4] => sync_rom:sync_rom_vhd.ADDRESS[4]
SW[4] => sram3232:sram3232_vhd.WRITE_ADDRESS[0]
SW[4] => sram3232:sram3232_vhd.READ_ADDRESS[0]
SW[4] => sram32n:sram32n_vhd.WRITE_ADDRESS[0]
SW[4] => sram32n:sram32n_vhd.READ_ADDRESS[0]
SW[5] => reg32n:reg32n_vhd.DATA[5]
SW[5] => sync_rom:sync_rom_vhd.ADDRESS[5]
SW[5] => sram3232:sram3232_vhd.WRITE_ADDRESS[1]
SW[5] => sram3232:sram3232_vhd.READ_ADDRESS[1]
SW[5] => sram32n:sram32n_vhd.WRITE_ADDRESS[1]
SW[5] => sram32n:sram32n_vhd.READ_ADDRESS[1]
SW[6] => reg32n:reg32n_vhd.DATA[6]
SW[6] => sync_rom:sync_rom_vhd.ADDRESS[6]
SW[6] => sram3232:sram3232_vhd.WRITE_ADDRESS[2]
SW[6] => sram3232:sram3232_vhd.READ_ADDRESS[2]
SW[6] => sram32n:sram32n_vhd.WRITE_ADDRESS[2]
SW[6] => sram32n:sram32n_vhd.READ_ADDRESS[2]
SW[7] => reg32n:reg32n_vhd.DATA[7]
SW[7] => sync_rom:sync_rom_vhd.ADDRESS[7]
SW[7] => sram3232:sram3232_vhd.WRITE_ADDRESS[3]
SW[7] => sram3232:sram3232_vhd.READ_ADDRESS[3]
SW[7] => sram32n:sram32n_vhd.WRITE_ADDRESS[3]
SW[7] => sram32n:sram32n_vhd.READ_ADDRESS[3]
SW[8] => reg32n:reg32n_vhd.DATA[8]
SW[8] => sram3232:sram3232_vhd.WRITE_ADDRESS[4]
SW[8] => sram3232:sram3232_vhd.READ_ADDRESS[4]
SW[8] => sram32n:sram32n_vhd.WRITE_ADDRESS[4]
SW[8] => sram32n:sram32n_vhd.READ_ADDRESS[4]
SW[9] => reg32n:reg32n_vhd.DATA[9]
SW[9] => sram3232:sram3232_vhd.WE
SW[9] => sram32n:sram32n_vhd.WE
VGA_B[0] <= VGA_B[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
GSENSOR_CS_N <= GSENSOR_CS_N.DB_MAX_OUTPUT_PORT_TYPE
GSENSOR_INT[1] => ~NO_FANOUT~
GSENSOR_INT[2] => ~NO_FANOUT~
GSENSOR_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
GSENSOR_SDI <> <UNC>
GSENSOR_SDO <> <UNC>
ARDUINO_IO[0] <> <UNC>
ARDUINO_IO[1] <> <UNC>
ARDUINO_IO[2] <> <UNC>
ARDUINO_IO[3] <> <UNC>
ARDUINO_IO[4] <> <UNC>
ARDUINO_IO[5] <> <UNC>
ARDUINO_IO[6] <> <UNC>
ARDUINO_IO[7] <> <UNC>
ARDUINO_IO[8] <> <UNC>
ARDUINO_IO[9] <> <UNC>
ARDUINO_IO[10] <> <UNC>
ARDUINO_IO[11] <> <UNC>
ARDUINO_IO[12] <> <UNC>
ARDUINO_IO[13] <> <UNC>
ARDUINO_IO[14] <> <UNC>
ARDUINO_IO[15] <> <UNC>
ARDUINO_RESET_N <> <UNC>


|de0_lite|reg32n:reg32n_vhd
CLOCK => reg32n_data_logic_vector_array[0][0].CLK
CLOCK => reg32n_data_logic_vector_array[0][1].CLK
CLOCK => reg32n_data_logic_vector_array[0][2].CLK
CLOCK => reg32n_data_logic_vector_array[0][3].CLK
CLOCK => reg32n_data_logic_vector_array[0][4].CLK
CLOCK => reg32n_data_logic_vector_array[0][5].CLK
CLOCK => reg32n_data_logic_vector_array[0][6].CLK
CLOCK => reg32n_data_logic_vector_array[0][7].CLK
CLOCK => reg32n_data_logic_vector_array[0][8].CLK
CLOCK => reg32n_data_logic_vector_array[0][9].CLK
CLOCK => reg32n_data_logic_vector_array[0][10].CLK
CLOCK => reg32n_data_logic_vector_array[0][11].CLK
CLOCK => reg32n_data_logic_vector_array[0][12].CLK
CLOCK => reg32n_data_logic_vector_array[0][13].CLK
CLOCK => reg32n_data_logic_vector_array[0][14].CLK
CLOCK => reg32n_data_logic_vector_array[0][15].CLK
CLOCK => reg32n_data_logic_vector_array[0][16].CLK
CLOCK => reg32n_data_logic_vector_array[0][17].CLK
CLOCK => reg32n_data_logic_vector_array[0][18].CLK
CLOCK => reg32n_data_logic_vector_array[0][19].CLK
CLOCK => reg32n_data_logic_vector_array[0][20].CLK
CLOCK => reg32n_data_logic_vector_array[0][21].CLK
CLOCK => reg32n_data_logic_vector_array[0][22].CLK
CLOCK => reg32n_data_logic_vector_array[0][23].CLK
CLOCK => reg32n_data_logic_vector_array[0][24].CLK
CLOCK => reg32n_data_logic_vector_array[0][25].CLK
CLOCK => reg32n_data_logic_vector_array[0][26].CLK
CLOCK => reg32n_data_logic_vector_array[0][27].CLK
CLOCK => reg32n_data_logic_vector_array[0][28].CLK
CLOCK => reg32n_data_logic_vector_array[0][29].CLK
CLOCK => reg32n_data_logic_vector_array[0][30].CLK
CLOCK => reg32n_data_logic_vector_array[0][31].CLK
CLOCK => reg32n_data_logic_vector_array[1][0].CLK
CLOCK => reg32n_data_logic_vector_array[1][1].CLK
CLOCK => reg32n_data_logic_vector_array[1][2].CLK
CLOCK => reg32n_data_logic_vector_array[1][3].CLK
CLOCK => reg32n_data_logic_vector_array[1][4].CLK
CLOCK => reg32n_data_logic_vector_array[1][5].CLK
CLOCK => reg32n_data_logic_vector_array[1][6].CLK
CLOCK => reg32n_data_logic_vector_array[1][7].CLK
CLOCK => reg32n_data_logic_vector_array[1][8].CLK
CLOCK => reg32n_data_logic_vector_array[1][9].CLK
CLOCK => reg32n_data_logic_vector_array[1][10].CLK
CLOCK => reg32n_data_logic_vector_array[1][11].CLK
CLOCK => reg32n_data_logic_vector_array[1][12].CLK
CLOCK => reg32n_data_logic_vector_array[1][13].CLK
CLOCK => reg32n_data_logic_vector_array[1][14].CLK
CLOCK => reg32n_data_logic_vector_array[1][15].CLK
CLOCK => reg32n_data_logic_vector_array[1][16].CLK
CLOCK => reg32n_data_logic_vector_array[1][17].CLK
CLOCK => reg32n_data_logic_vector_array[1][18].CLK
CLOCK => reg32n_data_logic_vector_array[1][19].CLK
CLOCK => reg32n_data_logic_vector_array[1][20].CLK
CLOCK => reg32n_data_logic_vector_array[1][21].CLK
CLOCK => reg32n_data_logic_vector_array[1][22].CLK
CLOCK => reg32n_data_logic_vector_array[1][23].CLK
CLOCK => reg32n_data_logic_vector_array[1][24].CLK
CLOCK => reg32n_data_logic_vector_array[1][25].CLK
CLOCK => reg32n_data_logic_vector_array[1][26].CLK
CLOCK => reg32n_data_logic_vector_array[1][27].CLK
CLOCK => reg32n_data_logic_vector_array[1][28].CLK
CLOCK => reg32n_data_logic_vector_array[1][29].CLK
CLOCK => reg32n_data_logic_vector_array[1][30].CLK
CLOCK => reg32n_data_logic_vector_array[1][31].CLK
CLOCK => reg32n_data_logic_vector_array[2][0].CLK
CLOCK => reg32n_data_logic_vector_array[2][1].CLK
CLOCK => reg32n_data_logic_vector_array[2][2].CLK
CLOCK => reg32n_data_logic_vector_array[2][3].CLK
CLOCK => reg32n_data_logic_vector_array[2][4].CLK
CLOCK => reg32n_data_logic_vector_array[2][5].CLK
CLOCK => reg32n_data_logic_vector_array[2][6].CLK
CLOCK => reg32n_data_logic_vector_array[2][7].CLK
CLOCK => reg32n_data_logic_vector_array[2][8].CLK
CLOCK => reg32n_data_logic_vector_array[2][9].CLK
CLOCK => reg32n_data_logic_vector_array[2][10].CLK
CLOCK => reg32n_data_logic_vector_array[2][11].CLK
CLOCK => reg32n_data_logic_vector_array[2][12].CLK
CLOCK => reg32n_data_logic_vector_array[2][13].CLK
CLOCK => reg32n_data_logic_vector_array[2][14].CLK
CLOCK => reg32n_data_logic_vector_array[2][15].CLK
CLOCK => reg32n_data_logic_vector_array[2][16].CLK
CLOCK => reg32n_data_logic_vector_array[2][17].CLK
CLOCK => reg32n_data_logic_vector_array[2][18].CLK
CLOCK => reg32n_data_logic_vector_array[2][19].CLK
CLOCK => reg32n_data_logic_vector_array[2][20].CLK
CLOCK => reg32n_data_logic_vector_array[2][21].CLK
CLOCK => reg32n_data_logic_vector_array[2][22].CLK
CLOCK => reg32n_data_logic_vector_array[2][23].CLK
CLOCK => reg32n_data_logic_vector_array[2][24].CLK
CLOCK => reg32n_data_logic_vector_array[2][25].CLK
CLOCK => reg32n_data_logic_vector_array[2][26].CLK
CLOCK => reg32n_data_logic_vector_array[2][27].CLK
CLOCK => reg32n_data_logic_vector_array[2][28].CLK
CLOCK => reg32n_data_logic_vector_array[2][29].CLK
CLOCK => reg32n_data_logic_vector_array[2][30].CLK
CLOCK => reg32n_data_logic_vector_array[2][31].CLK
CLOCK => reg32n_data_logic_vector_array[3][0].CLK
CLOCK => reg32n_data_logic_vector_array[3][1].CLK
CLOCK => reg32n_data_logic_vector_array[3][2].CLK
CLOCK => reg32n_data_logic_vector_array[3][3].CLK
CLOCK => reg32n_data_logic_vector_array[3][4].CLK
CLOCK => reg32n_data_logic_vector_array[3][5].CLK
CLOCK => reg32n_data_logic_vector_array[3][6].CLK
CLOCK => reg32n_data_logic_vector_array[3][7].CLK
CLOCK => reg32n_data_logic_vector_array[3][8].CLK
CLOCK => reg32n_data_logic_vector_array[3][9].CLK
CLOCK => reg32n_data_logic_vector_array[3][10].CLK
CLOCK => reg32n_data_logic_vector_array[3][11].CLK
CLOCK => reg32n_data_logic_vector_array[3][12].CLK
CLOCK => reg32n_data_logic_vector_array[3][13].CLK
CLOCK => reg32n_data_logic_vector_array[3][14].CLK
CLOCK => reg32n_data_logic_vector_array[3][15].CLK
CLOCK => reg32n_data_logic_vector_array[3][16].CLK
CLOCK => reg32n_data_logic_vector_array[3][17].CLK
CLOCK => reg32n_data_logic_vector_array[3][18].CLK
CLOCK => reg32n_data_logic_vector_array[3][19].CLK
CLOCK => reg32n_data_logic_vector_array[3][20].CLK
CLOCK => reg32n_data_logic_vector_array[3][21].CLK
CLOCK => reg32n_data_logic_vector_array[3][22].CLK
CLOCK => reg32n_data_logic_vector_array[3][23].CLK
CLOCK => reg32n_data_logic_vector_array[3][24].CLK
CLOCK => reg32n_data_logic_vector_array[3][25].CLK
CLOCK => reg32n_data_logic_vector_array[3][26].CLK
CLOCK => reg32n_data_logic_vector_array[3][27].CLK
CLOCK => reg32n_data_logic_vector_array[3][28].CLK
CLOCK => reg32n_data_logic_vector_array[3][29].CLK
CLOCK => reg32n_data_logic_vector_array[3][30].CLK
CLOCK => reg32n_data_logic_vector_array[3][31].CLK
CLOCK => reg32n_data_logic_vector_array[4][0].CLK
CLOCK => reg32n_data_logic_vector_array[4][1].CLK
CLOCK => reg32n_data_logic_vector_array[4][2].CLK
CLOCK => reg32n_data_logic_vector_array[4][3].CLK
CLOCK => reg32n_data_logic_vector_array[4][4].CLK
CLOCK => reg32n_data_logic_vector_array[4][5].CLK
CLOCK => reg32n_data_logic_vector_array[4][6].CLK
CLOCK => reg32n_data_logic_vector_array[4][7].CLK
CLOCK => reg32n_data_logic_vector_array[4][8].CLK
CLOCK => reg32n_data_logic_vector_array[4][9].CLK
CLOCK => reg32n_data_logic_vector_array[4][10].CLK
CLOCK => reg32n_data_logic_vector_array[4][11].CLK
CLOCK => reg32n_data_logic_vector_array[4][12].CLK
CLOCK => reg32n_data_logic_vector_array[4][13].CLK
CLOCK => reg32n_data_logic_vector_array[4][14].CLK
CLOCK => reg32n_data_logic_vector_array[4][15].CLK
CLOCK => reg32n_data_logic_vector_array[4][16].CLK
CLOCK => reg32n_data_logic_vector_array[4][17].CLK
CLOCK => reg32n_data_logic_vector_array[4][18].CLK
CLOCK => reg32n_data_logic_vector_array[4][19].CLK
CLOCK => reg32n_data_logic_vector_array[4][20].CLK
CLOCK => reg32n_data_logic_vector_array[4][21].CLK
CLOCK => reg32n_data_logic_vector_array[4][22].CLK
CLOCK => reg32n_data_logic_vector_array[4][23].CLK
CLOCK => reg32n_data_logic_vector_array[4][24].CLK
CLOCK => reg32n_data_logic_vector_array[4][25].CLK
CLOCK => reg32n_data_logic_vector_array[4][26].CLK
CLOCK => reg32n_data_logic_vector_array[4][27].CLK
CLOCK => reg32n_data_logic_vector_array[4][28].CLK
CLOCK => reg32n_data_logic_vector_array[4][29].CLK
CLOCK => reg32n_data_logic_vector_array[4][30].CLK
CLOCK => reg32n_data_logic_vector_array[4][31].CLK
CLOCK => reg32n_data_logic_vector_array[5][0].CLK
CLOCK => reg32n_data_logic_vector_array[5][1].CLK
CLOCK => reg32n_data_logic_vector_array[5][2].CLK
CLOCK => reg32n_data_logic_vector_array[5][3].CLK
CLOCK => reg32n_data_logic_vector_array[5][4].CLK
CLOCK => reg32n_data_logic_vector_array[5][5].CLK
CLOCK => reg32n_data_logic_vector_array[5][6].CLK
CLOCK => reg32n_data_logic_vector_array[5][7].CLK
CLOCK => reg32n_data_logic_vector_array[5][8].CLK
CLOCK => reg32n_data_logic_vector_array[5][9].CLK
CLOCK => reg32n_data_logic_vector_array[5][10].CLK
CLOCK => reg32n_data_logic_vector_array[5][11].CLK
CLOCK => reg32n_data_logic_vector_array[5][12].CLK
CLOCK => reg32n_data_logic_vector_array[5][13].CLK
CLOCK => reg32n_data_logic_vector_array[5][14].CLK
CLOCK => reg32n_data_logic_vector_array[5][15].CLK
CLOCK => reg32n_data_logic_vector_array[5][16].CLK
CLOCK => reg32n_data_logic_vector_array[5][17].CLK
CLOCK => reg32n_data_logic_vector_array[5][18].CLK
CLOCK => reg32n_data_logic_vector_array[5][19].CLK
CLOCK => reg32n_data_logic_vector_array[5][20].CLK
CLOCK => reg32n_data_logic_vector_array[5][21].CLK
CLOCK => reg32n_data_logic_vector_array[5][22].CLK
CLOCK => reg32n_data_logic_vector_array[5][23].CLK
CLOCK => reg32n_data_logic_vector_array[5][24].CLK
CLOCK => reg32n_data_logic_vector_array[5][25].CLK
CLOCK => reg32n_data_logic_vector_array[5][26].CLK
CLOCK => reg32n_data_logic_vector_array[5][27].CLK
CLOCK => reg32n_data_logic_vector_array[5][28].CLK
CLOCK => reg32n_data_logic_vector_array[5][29].CLK
CLOCK => reg32n_data_logic_vector_array[5][30].CLK
CLOCK => reg32n_data_logic_vector_array[5][31].CLK
CLOCK => reg32n_data_logic_vector_array[6][0].CLK
CLOCK => reg32n_data_logic_vector_array[6][1].CLK
CLOCK => reg32n_data_logic_vector_array[6][2].CLK
CLOCK => reg32n_data_logic_vector_array[6][3].CLK
CLOCK => reg32n_data_logic_vector_array[6][4].CLK
CLOCK => reg32n_data_logic_vector_array[6][5].CLK
CLOCK => reg32n_data_logic_vector_array[6][6].CLK
CLOCK => reg32n_data_logic_vector_array[6][7].CLK
CLOCK => reg32n_data_logic_vector_array[6][8].CLK
CLOCK => reg32n_data_logic_vector_array[6][9].CLK
CLOCK => reg32n_data_logic_vector_array[6][10].CLK
CLOCK => reg32n_data_logic_vector_array[6][11].CLK
CLOCK => reg32n_data_logic_vector_array[6][12].CLK
CLOCK => reg32n_data_logic_vector_array[6][13].CLK
CLOCK => reg32n_data_logic_vector_array[6][14].CLK
CLOCK => reg32n_data_logic_vector_array[6][15].CLK
CLOCK => reg32n_data_logic_vector_array[6][16].CLK
CLOCK => reg32n_data_logic_vector_array[6][17].CLK
CLOCK => reg32n_data_logic_vector_array[6][18].CLK
CLOCK => reg32n_data_logic_vector_array[6][19].CLK
CLOCK => reg32n_data_logic_vector_array[6][20].CLK
CLOCK => reg32n_data_logic_vector_array[6][21].CLK
CLOCK => reg32n_data_logic_vector_array[6][22].CLK
CLOCK => reg32n_data_logic_vector_array[6][23].CLK
CLOCK => reg32n_data_logic_vector_array[6][24].CLK
CLOCK => reg32n_data_logic_vector_array[6][25].CLK
CLOCK => reg32n_data_logic_vector_array[6][26].CLK
CLOCK => reg32n_data_logic_vector_array[6][27].CLK
CLOCK => reg32n_data_logic_vector_array[6][28].CLK
CLOCK => reg32n_data_logic_vector_array[6][29].CLK
CLOCK => reg32n_data_logic_vector_array[6][30].CLK
CLOCK => reg32n_data_logic_vector_array[6][31].CLK
CLOCK => reg32n_data_logic_vector_array[7][0].CLK
CLOCK => reg32n_data_logic_vector_array[7][1].CLK
CLOCK => reg32n_data_logic_vector_array[7][2].CLK
CLOCK => reg32n_data_logic_vector_array[7][3].CLK
CLOCK => reg32n_data_logic_vector_array[7][4].CLK
CLOCK => reg32n_data_logic_vector_array[7][5].CLK
CLOCK => reg32n_data_logic_vector_array[7][6].CLK
CLOCK => reg32n_data_logic_vector_array[7][7].CLK
CLOCK => reg32n_data_logic_vector_array[7][8].CLK
CLOCK => reg32n_data_logic_vector_array[7][9].CLK
CLOCK => reg32n_data_logic_vector_array[7][10].CLK
CLOCK => reg32n_data_logic_vector_array[7][11].CLK
CLOCK => reg32n_data_logic_vector_array[7][12].CLK
CLOCK => reg32n_data_logic_vector_array[7][13].CLK
CLOCK => reg32n_data_logic_vector_array[7][14].CLK
CLOCK => reg32n_data_logic_vector_array[7][15].CLK
CLOCK => reg32n_data_logic_vector_array[7][16].CLK
CLOCK => reg32n_data_logic_vector_array[7][17].CLK
CLOCK => reg32n_data_logic_vector_array[7][18].CLK
CLOCK => reg32n_data_logic_vector_array[7][19].CLK
CLOCK => reg32n_data_logic_vector_array[7][20].CLK
CLOCK => reg32n_data_logic_vector_array[7][21].CLK
CLOCK => reg32n_data_logic_vector_array[7][22].CLK
CLOCK => reg32n_data_logic_vector_array[7][23].CLK
CLOCK => reg32n_data_logic_vector_array[7][24].CLK
CLOCK => reg32n_data_logic_vector_array[7][25].CLK
CLOCK => reg32n_data_logic_vector_array[7][26].CLK
CLOCK => reg32n_data_logic_vector_array[7][27].CLK
CLOCK => reg32n_data_logic_vector_array[7][28].CLK
CLOCK => reg32n_data_logic_vector_array[7][29].CLK
CLOCK => reg32n_data_logic_vector_array[7][30].CLK
CLOCK => reg32n_data_logic_vector_array[7][31].CLK
CLOCK => reg32n_data_logic_vector_array[8][0].CLK
CLOCK => reg32n_data_logic_vector_array[8][1].CLK
CLOCK => reg32n_data_logic_vector_array[8][2].CLK
CLOCK => reg32n_data_logic_vector_array[8][3].CLK
CLOCK => reg32n_data_logic_vector_array[8][4].CLK
CLOCK => reg32n_data_logic_vector_array[8][5].CLK
CLOCK => reg32n_data_logic_vector_array[8][6].CLK
CLOCK => reg32n_data_logic_vector_array[8][7].CLK
CLOCK => reg32n_data_logic_vector_array[8][8].CLK
CLOCK => reg32n_data_logic_vector_array[8][9].CLK
CLOCK => reg32n_data_logic_vector_array[8][10].CLK
CLOCK => reg32n_data_logic_vector_array[8][11].CLK
CLOCK => reg32n_data_logic_vector_array[8][12].CLK
CLOCK => reg32n_data_logic_vector_array[8][13].CLK
CLOCK => reg32n_data_logic_vector_array[8][14].CLK
CLOCK => reg32n_data_logic_vector_array[8][15].CLK
CLOCK => reg32n_data_logic_vector_array[8][16].CLK
CLOCK => reg32n_data_logic_vector_array[8][17].CLK
CLOCK => reg32n_data_logic_vector_array[8][18].CLK
CLOCK => reg32n_data_logic_vector_array[8][19].CLK
CLOCK => reg32n_data_logic_vector_array[8][20].CLK
CLOCK => reg32n_data_logic_vector_array[8][21].CLK
CLOCK => reg32n_data_logic_vector_array[8][22].CLK
CLOCK => reg32n_data_logic_vector_array[8][23].CLK
CLOCK => reg32n_data_logic_vector_array[8][24].CLK
CLOCK => reg32n_data_logic_vector_array[8][25].CLK
CLOCK => reg32n_data_logic_vector_array[8][26].CLK
CLOCK => reg32n_data_logic_vector_array[8][27].CLK
CLOCK => reg32n_data_logic_vector_array[8][28].CLK
CLOCK => reg32n_data_logic_vector_array[8][29].CLK
CLOCK => reg32n_data_logic_vector_array[8][30].CLK
CLOCK => reg32n_data_logic_vector_array[8][31].CLK
CLOCK => reg32n_data_logic_vector_array[9][0].CLK
CLOCK => reg32n_data_logic_vector_array[9][1].CLK
CLOCK => reg32n_data_logic_vector_array[9][2].CLK
CLOCK => reg32n_data_logic_vector_array[9][3].CLK
CLOCK => reg32n_data_logic_vector_array[9][4].CLK
CLOCK => reg32n_data_logic_vector_array[9][5].CLK
CLOCK => reg32n_data_logic_vector_array[9][6].CLK
CLOCK => reg32n_data_logic_vector_array[9][7].CLK
CLOCK => reg32n_data_logic_vector_array[9][8].CLK
CLOCK => reg32n_data_logic_vector_array[9][9].CLK
CLOCK => reg32n_data_logic_vector_array[9][10].CLK
CLOCK => reg32n_data_logic_vector_array[9][11].CLK
CLOCK => reg32n_data_logic_vector_array[9][12].CLK
CLOCK => reg32n_data_logic_vector_array[9][13].CLK
CLOCK => reg32n_data_logic_vector_array[9][14].CLK
CLOCK => reg32n_data_logic_vector_array[9][15].CLK
CLOCK => reg32n_data_logic_vector_array[9][16].CLK
CLOCK => reg32n_data_logic_vector_array[9][17].CLK
CLOCK => reg32n_data_logic_vector_array[9][18].CLK
CLOCK => reg32n_data_logic_vector_array[9][19].CLK
CLOCK => reg32n_data_logic_vector_array[9][20].CLK
CLOCK => reg32n_data_logic_vector_array[9][21].CLK
CLOCK => reg32n_data_logic_vector_array[9][22].CLK
CLOCK => reg32n_data_logic_vector_array[9][23].CLK
CLOCK => reg32n_data_logic_vector_array[9][24].CLK
CLOCK => reg32n_data_logic_vector_array[9][25].CLK
CLOCK => reg32n_data_logic_vector_array[9][26].CLK
CLOCK => reg32n_data_logic_vector_array[9][27].CLK
CLOCK => reg32n_data_logic_vector_array[9][28].CLK
CLOCK => reg32n_data_logic_vector_array[9][29].CLK
CLOCK => reg32n_data_logic_vector_array[9][30].CLK
CLOCK => reg32n_data_logic_vector_array[9][31].CLK
CLOCK => reg32n_data_logic_vector_array[10][0].CLK
CLOCK => reg32n_data_logic_vector_array[10][1].CLK
CLOCK => reg32n_data_logic_vector_array[10][2].CLK
CLOCK => reg32n_data_logic_vector_array[10][3].CLK
CLOCK => reg32n_data_logic_vector_array[10][4].CLK
CLOCK => reg32n_data_logic_vector_array[10][5].CLK
CLOCK => reg32n_data_logic_vector_array[10][6].CLK
CLOCK => reg32n_data_logic_vector_array[10][7].CLK
CLOCK => reg32n_data_logic_vector_array[10][8].CLK
CLOCK => reg32n_data_logic_vector_array[10][9].CLK
CLOCK => reg32n_data_logic_vector_array[10][10].CLK
CLOCK => reg32n_data_logic_vector_array[10][11].CLK
CLOCK => reg32n_data_logic_vector_array[10][12].CLK
CLOCK => reg32n_data_logic_vector_array[10][13].CLK
CLOCK => reg32n_data_logic_vector_array[10][14].CLK
CLOCK => reg32n_data_logic_vector_array[10][15].CLK
CLOCK => reg32n_data_logic_vector_array[10][16].CLK
CLOCK => reg32n_data_logic_vector_array[10][17].CLK
CLOCK => reg32n_data_logic_vector_array[10][18].CLK
CLOCK => reg32n_data_logic_vector_array[10][19].CLK
CLOCK => reg32n_data_logic_vector_array[10][20].CLK
CLOCK => reg32n_data_logic_vector_array[10][21].CLK
CLOCK => reg32n_data_logic_vector_array[10][22].CLK
CLOCK => reg32n_data_logic_vector_array[10][23].CLK
CLOCK => reg32n_data_logic_vector_array[10][24].CLK
CLOCK => reg32n_data_logic_vector_array[10][25].CLK
CLOCK => reg32n_data_logic_vector_array[10][26].CLK
CLOCK => reg32n_data_logic_vector_array[10][27].CLK
CLOCK => reg32n_data_logic_vector_array[10][28].CLK
CLOCK => reg32n_data_logic_vector_array[10][29].CLK
CLOCK => reg32n_data_logic_vector_array[10][30].CLK
CLOCK => reg32n_data_logic_vector_array[10][31].CLK
CLOCK => reg32n_data_logic_vector_array[11][0].CLK
CLOCK => reg32n_data_logic_vector_array[11][1].CLK
CLOCK => reg32n_data_logic_vector_array[11][2].CLK
CLOCK => reg32n_data_logic_vector_array[11][3].CLK
CLOCK => reg32n_data_logic_vector_array[11][4].CLK
CLOCK => reg32n_data_logic_vector_array[11][5].CLK
CLOCK => reg32n_data_logic_vector_array[11][6].CLK
CLOCK => reg32n_data_logic_vector_array[11][7].CLK
CLOCK => reg32n_data_logic_vector_array[11][8].CLK
CLOCK => reg32n_data_logic_vector_array[11][9].CLK
CLOCK => reg32n_data_logic_vector_array[11][10].CLK
CLOCK => reg32n_data_logic_vector_array[11][11].CLK
CLOCK => reg32n_data_logic_vector_array[11][12].CLK
CLOCK => reg32n_data_logic_vector_array[11][13].CLK
CLOCK => reg32n_data_logic_vector_array[11][14].CLK
CLOCK => reg32n_data_logic_vector_array[11][15].CLK
CLOCK => reg32n_data_logic_vector_array[11][16].CLK
CLOCK => reg32n_data_logic_vector_array[11][17].CLK
CLOCK => reg32n_data_logic_vector_array[11][18].CLK
CLOCK => reg32n_data_logic_vector_array[11][19].CLK
CLOCK => reg32n_data_logic_vector_array[11][20].CLK
CLOCK => reg32n_data_logic_vector_array[11][21].CLK
CLOCK => reg32n_data_logic_vector_array[11][22].CLK
CLOCK => reg32n_data_logic_vector_array[11][23].CLK
CLOCK => reg32n_data_logic_vector_array[11][24].CLK
CLOCK => reg32n_data_logic_vector_array[11][25].CLK
CLOCK => reg32n_data_logic_vector_array[11][26].CLK
CLOCK => reg32n_data_logic_vector_array[11][27].CLK
CLOCK => reg32n_data_logic_vector_array[11][28].CLK
CLOCK => reg32n_data_logic_vector_array[11][29].CLK
CLOCK => reg32n_data_logic_vector_array[11][30].CLK
CLOCK => reg32n_data_logic_vector_array[11][31].CLK
CLOCK => reg32n_data_logic_vector_array[12][0].CLK
CLOCK => reg32n_data_logic_vector_array[12][1].CLK
CLOCK => reg32n_data_logic_vector_array[12][2].CLK
CLOCK => reg32n_data_logic_vector_array[12][3].CLK
CLOCK => reg32n_data_logic_vector_array[12][4].CLK
CLOCK => reg32n_data_logic_vector_array[12][5].CLK
CLOCK => reg32n_data_logic_vector_array[12][6].CLK
CLOCK => reg32n_data_logic_vector_array[12][7].CLK
CLOCK => reg32n_data_logic_vector_array[12][8].CLK
CLOCK => reg32n_data_logic_vector_array[12][9].CLK
CLOCK => reg32n_data_logic_vector_array[12][10].CLK
CLOCK => reg32n_data_logic_vector_array[12][11].CLK
CLOCK => reg32n_data_logic_vector_array[12][12].CLK
CLOCK => reg32n_data_logic_vector_array[12][13].CLK
CLOCK => reg32n_data_logic_vector_array[12][14].CLK
CLOCK => reg32n_data_logic_vector_array[12][15].CLK
CLOCK => reg32n_data_logic_vector_array[12][16].CLK
CLOCK => reg32n_data_logic_vector_array[12][17].CLK
CLOCK => reg32n_data_logic_vector_array[12][18].CLK
CLOCK => reg32n_data_logic_vector_array[12][19].CLK
CLOCK => reg32n_data_logic_vector_array[12][20].CLK
CLOCK => reg32n_data_logic_vector_array[12][21].CLK
CLOCK => reg32n_data_logic_vector_array[12][22].CLK
CLOCK => reg32n_data_logic_vector_array[12][23].CLK
CLOCK => reg32n_data_logic_vector_array[12][24].CLK
CLOCK => reg32n_data_logic_vector_array[12][25].CLK
CLOCK => reg32n_data_logic_vector_array[12][26].CLK
CLOCK => reg32n_data_logic_vector_array[12][27].CLK
CLOCK => reg32n_data_logic_vector_array[12][28].CLK
CLOCK => reg32n_data_logic_vector_array[12][29].CLK
CLOCK => reg32n_data_logic_vector_array[12][30].CLK
CLOCK => reg32n_data_logic_vector_array[12][31].CLK
CLOCK => reg32n_data_logic_vector_array[13][0].CLK
CLOCK => reg32n_data_logic_vector_array[13][1].CLK
CLOCK => reg32n_data_logic_vector_array[13][2].CLK
CLOCK => reg32n_data_logic_vector_array[13][3].CLK
CLOCK => reg32n_data_logic_vector_array[13][4].CLK
CLOCK => reg32n_data_logic_vector_array[13][5].CLK
CLOCK => reg32n_data_logic_vector_array[13][6].CLK
CLOCK => reg32n_data_logic_vector_array[13][7].CLK
CLOCK => reg32n_data_logic_vector_array[13][8].CLK
CLOCK => reg32n_data_logic_vector_array[13][9].CLK
CLOCK => reg32n_data_logic_vector_array[13][10].CLK
CLOCK => reg32n_data_logic_vector_array[13][11].CLK
CLOCK => reg32n_data_logic_vector_array[13][12].CLK
CLOCK => reg32n_data_logic_vector_array[13][13].CLK
CLOCK => reg32n_data_logic_vector_array[13][14].CLK
CLOCK => reg32n_data_logic_vector_array[13][15].CLK
CLOCK => reg32n_data_logic_vector_array[13][16].CLK
CLOCK => reg32n_data_logic_vector_array[13][17].CLK
CLOCK => reg32n_data_logic_vector_array[13][18].CLK
CLOCK => reg32n_data_logic_vector_array[13][19].CLK
CLOCK => reg32n_data_logic_vector_array[13][20].CLK
CLOCK => reg32n_data_logic_vector_array[13][21].CLK
CLOCK => reg32n_data_logic_vector_array[13][22].CLK
CLOCK => reg32n_data_logic_vector_array[13][23].CLK
CLOCK => reg32n_data_logic_vector_array[13][24].CLK
CLOCK => reg32n_data_logic_vector_array[13][25].CLK
CLOCK => reg32n_data_logic_vector_array[13][26].CLK
CLOCK => reg32n_data_logic_vector_array[13][27].CLK
CLOCK => reg32n_data_logic_vector_array[13][28].CLK
CLOCK => reg32n_data_logic_vector_array[13][29].CLK
CLOCK => reg32n_data_logic_vector_array[13][30].CLK
CLOCK => reg32n_data_logic_vector_array[13][31].CLK
CLOCK => reg32n_data_logic_vector_array[14][0].CLK
CLOCK => reg32n_data_logic_vector_array[14][1].CLK
CLOCK => reg32n_data_logic_vector_array[14][2].CLK
CLOCK => reg32n_data_logic_vector_array[14][3].CLK
CLOCK => reg32n_data_logic_vector_array[14][4].CLK
CLOCK => reg32n_data_logic_vector_array[14][5].CLK
CLOCK => reg32n_data_logic_vector_array[14][6].CLK
CLOCK => reg32n_data_logic_vector_array[14][7].CLK
CLOCK => reg32n_data_logic_vector_array[14][8].CLK
CLOCK => reg32n_data_logic_vector_array[14][9].CLK
CLOCK => reg32n_data_logic_vector_array[14][10].CLK
CLOCK => reg32n_data_logic_vector_array[14][11].CLK
CLOCK => reg32n_data_logic_vector_array[14][12].CLK
CLOCK => reg32n_data_logic_vector_array[14][13].CLK
CLOCK => reg32n_data_logic_vector_array[14][14].CLK
CLOCK => reg32n_data_logic_vector_array[14][15].CLK
CLOCK => reg32n_data_logic_vector_array[14][16].CLK
CLOCK => reg32n_data_logic_vector_array[14][17].CLK
CLOCK => reg32n_data_logic_vector_array[14][18].CLK
CLOCK => reg32n_data_logic_vector_array[14][19].CLK
CLOCK => reg32n_data_logic_vector_array[14][20].CLK
CLOCK => reg32n_data_logic_vector_array[14][21].CLK
CLOCK => reg32n_data_logic_vector_array[14][22].CLK
CLOCK => reg32n_data_logic_vector_array[14][23].CLK
CLOCK => reg32n_data_logic_vector_array[14][24].CLK
CLOCK => reg32n_data_logic_vector_array[14][25].CLK
CLOCK => reg32n_data_logic_vector_array[14][26].CLK
CLOCK => reg32n_data_logic_vector_array[14][27].CLK
CLOCK => reg32n_data_logic_vector_array[14][28].CLK
CLOCK => reg32n_data_logic_vector_array[14][29].CLK
CLOCK => reg32n_data_logic_vector_array[14][30].CLK
CLOCK => reg32n_data_logic_vector_array[14][31].CLK
CLOCK => reg32n_data_logic_vector_array[15][0].CLK
CLOCK => reg32n_data_logic_vector_array[15][1].CLK
CLOCK => reg32n_data_logic_vector_array[15][2].CLK
CLOCK => reg32n_data_logic_vector_array[15][3].CLK
CLOCK => reg32n_data_logic_vector_array[15][4].CLK
CLOCK => reg32n_data_logic_vector_array[15][5].CLK
CLOCK => reg32n_data_logic_vector_array[15][6].CLK
CLOCK => reg32n_data_logic_vector_array[15][7].CLK
CLOCK => reg32n_data_logic_vector_array[15][8].CLK
CLOCK => reg32n_data_logic_vector_array[15][9].CLK
CLOCK => reg32n_data_logic_vector_array[15][10].CLK
CLOCK => reg32n_data_logic_vector_array[15][11].CLK
CLOCK => reg32n_data_logic_vector_array[15][12].CLK
CLOCK => reg32n_data_logic_vector_array[15][13].CLK
CLOCK => reg32n_data_logic_vector_array[15][14].CLK
CLOCK => reg32n_data_logic_vector_array[15][15].CLK
CLOCK => reg32n_data_logic_vector_array[15][16].CLK
CLOCK => reg32n_data_logic_vector_array[15][17].CLK
CLOCK => reg32n_data_logic_vector_array[15][18].CLK
CLOCK => reg32n_data_logic_vector_array[15][19].CLK
CLOCK => reg32n_data_logic_vector_array[15][20].CLK
CLOCK => reg32n_data_logic_vector_array[15][21].CLK
CLOCK => reg32n_data_logic_vector_array[15][22].CLK
CLOCK => reg32n_data_logic_vector_array[15][23].CLK
CLOCK => reg32n_data_logic_vector_array[15][24].CLK
CLOCK => reg32n_data_logic_vector_array[15][25].CLK
CLOCK => reg32n_data_logic_vector_array[15][26].CLK
CLOCK => reg32n_data_logic_vector_array[15][27].CLK
CLOCK => reg32n_data_logic_vector_array[15][28].CLK
CLOCK => reg32n_data_logic_vector_array[15][29].CLK
CLOCK => reg32n_data_logic_vector_array[15][30].CLK
CLOCK => reg32n_data_logic_vector_array[15][31].CLK
CLOCK => reg32n_data_logic_vector_array[16][0].CLK
CLOCK => reg32n_data_logic_vector_array[16][1].CLK
CLOCK => reg32n_data_logic_vector_array[16][2].CLK
CLOCK => reg32n_data_logic_vector_array[16][3].CLK
CLOCK => reg32n_data_logic_vector_array[16][4].CLK
CLOCK => reg32n_data_logic_vector_array[16][5].CLK
CLOCK => reg32n_data_logic_vector_array[16][6].CLK
CLOCK => reg32n_data_logic_vector_array[16][7].CLK
CLOCK => reg32n_data_logic_vector_array[16][8].CLK
CLOCK => reg32n_data_logic_vector_array[16][9].CLK
CLOCK => reg32n_data_logic_vector_array[16][10].CLK
CLOCK => reg32n_data_logic_vector_array[16][11].CLK
CLOCK => reg32n_data_logic_vector_array[16][12].CLK
CLOCK => reg32n_data_logic_vector_array[16][13].CLK
CLOCK => reg32n_data_logic_vector_array[16][14].CLK
CLOCK => reg32n_data_logic_vector_array[16][15].CLK
CLOCK => reg32n_data_logic_vector_array[16][16].CLK
CLOCK => reg32n_data_logic_vector_array[16][17].CLK
CLOCK => reg32n_data_logic_vector_array[16][18].CLK
CLOCK => reg32n_data_logic_vector_array[16][19].CLK
CLOCK => reg32n_data_logic_vector_array[16][20].CLK
CLOCK => reg32n_data_logic_vector_array[16][21].CLK
CLOCK => reg32n_data_logic_vector_array[16][22].CLK
CLOCK => reg32n_data_logic_vector_array[16][23].CLK
CLOCK => reg32n_data_logic_vector_array[16][24].CLK
CLOCK => reg32n_data_logic_vector_array[16][25].CLK
CLOCK => reg32n_data_logic_vector_array[16][26].CLK
CLOCK => reg32n_data_logic_vector_array[16][27].CLK
CLOCK => reg32n_data_logic_vector_array[16][28].CLK
CLOCK => reg32n_data_logic_vector_array[16][29].CLK
CLOCK => reg32n_data_logic_vector_array[16][30].CLK
CLOCK => reg32n_data_logic_vector_array[16][31].CLK
CLOCK => reg32n_data_logic_vector_array[17][0].CLK
CLOCK => reg32n_data_logic_vector_array[17][1].CLK
CLOCK => reg32n_data_logic_vector_array[17][2].CLK
CLOCK => reg32n_data_logic_vector_array[17][3].CLK
CLOCK => reg32n_data_logic_vector_array[17][4].CLK
CLOCK => reg32n_data_logic_vector_array[17][5].CLK
CLOCK => reg32n_data_logic_vector_array[17][6].CLK
CLOCK => reg32n_data_logic_vector_array[17][7].CLK
CLOCK => reg32n_data_logic_vector_array[17][8].CLK
CLOCK => reg32n_data_logic_vector_array[17][9].CLK
CLOCK => reg32n_data_logic_vector_array[17][10].CLK
CLOCK => reg32n_data_logic_vector_array[17][11].CLK
CLOCK => reg32n_data_logic_vector_array[17][12].CLK
CLOCK => reg32n_data_logic_vector_array[17][13].CLK
CLOCK => reg32n_data_logic_vector_array[17][14].CLK
CLOCK => reg32n_data_logic_vector_array[17][15].CLK
CLOCK => reg32n_data_logic_vector_array[17][16].CLK
CLOCK => reg32n_data_logic_vector_array[17][17].CLK
CLOCK => reg32n_data_logic_vector_array[17][18].CLK
CLOCK => reg32n_data_logic_vector_array[17][19].CLK
CLOCK => reg32n_data_logic_vector_array[17][20].CLK
CLOCK => reg32n_data_logic_vector_array[17][21].CLK
CLOCK => reg32n_data_logic_vector_array[17][22].CLK
CLOCK => reg32n_data_logic_vector_array[17][23].CLK
CLOCK => reg32n_data_logic_vector_array[17][24].CLK
CLOCK => reg32n_data_logic_vector_array[17][25].CLK
CLOCK => reg32n_data_logic_vector_array[17][26].CLK
CLOCK => reg32n_data_logic_vector_array[17][27].CLK
CLOCK => reg32n_data_logic_vector_array[17][28].CLK
CLOCK => reg32n_data_logic_vector_array[17][29].CLK
CLOCK => reg32n_data_logic_vector_array[17][30].CLK
CLOCK => reg32n_data_logic_vector_array[17][31].CLK
CLOCK => reg32n_data_logic_vector_array[18][0].CLK
CLOCK => reg32n_data_logic_vector_array[18][1].CLK
CLOCK => reg32n_data_logic_vector_array[18][2].CLK
CLOCK => reg32n_data_logic_vector_array[18][3].CLK
CLOCK => reg32n_data_logic_vector_array[18][4].CLK
CLOCK => reg32n_data_logic_vector_array[18][5].CLK
CLOCK => reg32n_data_logic_vector_array[18][6].CLK
CLOCK => reg32n_data_logic_vector_array[18][7].CLK
CLOCK => reg32n_data_logic_vector_array[18][8].CLK
CLOCK => reg32n_data_logic_vector_array[18][9].CLK
CLOCK => reg32n_data_logic_vector_array[18][10].CLK
CLOCK => reg32n_data_logic_vector_array[18][11].CLK
CLOCK => reg32n_data_logic_vector_array[18][12].CLK
CLOCK => reg32n_data_logic_vector_array[18][13].CLK
CLOCK => reg32n_data_logic_vector_array[18][14].CLK
CLOCK => reg32n_data_logic_vector_array[18][15].CLK
CLOCK => reg32n_data_logic_vector_array[18][16].CLK
CLOCK => reg32n_data_logic_vector_array[18][17].CLK
CLOCK => reg32n_data_logic_vector_array[18][18].CLK
CLOCK => reg32n_data_logic_vector_array[18][19].CLK
CLOCK => reg32n_data_logic_vector_array[18][20].CLK
CLOCK => reg32n_data_logic_vector_array[18][21].CLK
CLOCK => reg32n_data_logic_vector_array[18][22].CLK
CLOCK => reg32n_data_logic_vector_array[18][23].CLK
CLOCK => reg32n_data_logic_vector_array[18][24].CLK
CLOCK => reg32n_data_logic_vector_array[18][25].CLK
CLOCK => reg32n_data_logic_vector_array[18][26].CLK
CLOCK => reg32n_data_logic_vector_array[18][27].CLK
CLOCK => reg32n_data_logic_vector_array[18][28].CLK
CLOCK => reg32n_data_logic_vector_array[18][29].CLK
CLOCK => reg32n_data_logic_vector_array[18][30].CLK
CLOCK => reg32n_data_logic_vector_array[18][31].CLK
CLOCK => reg32n_data_logic_vector_array[19][0].CLK
CLOCK => reg32n_data_logic_vector_array[19][1].CLK
CLOCK => reg32n_data_logic_vector_array[19][2].CLK
CLOCK => reg32n_data_logic_vector_array[19][3].CLK
CLOCK => reg32n_data_logic_vector_array[19][4].CLK
CLOCK => reg32n_data_logic_vector_array[19][5].CLK
CLOCK => reg32n_data_logic_vector_array[19][6].CLK
CLOCK => reg32n_data_logic_vector_array[19][7].CLK
CLOCK => reg32n_data_logic_vector_array[19][8].CLK
CLOCK => reg32n_data_logic_vector_array[19][9].CLK
CLOCK => reg32n_data_logic_vector_array[19][10].CLK
CLOCK => reg32n_data_logic_vector_array[19][11].CLK
CLOCK => reg32n_data_logic_vector_array[19][12].CLK
CLOCK => reg32n_data_logic_vector_array[19][13].CLK
CLOCK => reg32n_data_logic_vector_array[19][14].CLK
CLOCK => reg32n_data_logic_vector_array[19][15].CLK
CLOCK => reg32n_data_logic_vector_array[19][16].CLK
CLOCK => reg32n_data_logic_vector_array[19][17].CLK
CLOCK => reg32n_data_logic_vector_array[19][18].CLK
CLOCK => reg32n_data_logic_vector_array[19][19].CLK
CLOCK => reg32n_data_logic_vector_array[19][20].CLK
CLOCK => reg32n_data_logic_vector_array[19][21].CLK
CLOCK => reg32n_data_logic_vector_array[19][22].CLK
CLOCK => reg32n_data_logic_vector_array[19][23].CLK
CLOCK => reg32n_data_logic_vector_array[19][24].CLK
CLOCK => reg32n_data_logic_vector_array[19][25].CLK
CLOCK => reg32n_data_logic_vector_array[19][26].CLK
CLOCK => reg32n_data_logic_vector_array[19][27].CLK
CLOCK => reg32n_data_logic_vector_array[19][28].CLK
CLOCK => reg32n_data_logic_vector_array[19][29].CLK
CLOCK => reg32n_data_logic_vector_array[19][30].CLK
CLOCK => reg32n_data_logic_vector_array[19][31].CLK
CLOCK => reg32n_data_logic_vector_array[20][0].CLK
CLOCK => reg32n_data_logic_vector_array[20][1].CLK
CLOCK => reg32n_data_logic_vector_array[20][2].CLK
CLOCK => reg32n_data_logic_vector_array[20][3].CLK
CLOCK => reg32n_data_logic_vector_array[20][4].CLK
CLOCK => reg32n_data_logic_vector_array[20][5].CLK
CLOCK => reg32n_data_logic_vector_array[20][6].CLK
CLOCK => reg32n_data_logic_vector_array[20][7].CLK
CLOCK => reg32n_data_logic_vector_array[20][8].CLK
CLOCK => reg32n_data_logic_vector_array[20][9].CLK
CLOCK => reg32n_data_logic_vector_array[20][10].CLK
CLOCK => reg32n_data_logic_vector_array[20][11].CLK
CLOCK => reg32n_data_logic_vector_array[20][12].CLK
CLOCK => reg32n_data_logic_vector_array[20][13].CLK
CLOCK => reg32n_data_logic_vector_array[20][14].CLK
CLOCK => reg32n_data_logic_vector_array[20][15].CLK
CLOCK => reg32n_data_logic_vector_array[20][16].CLK
CLOCK => reg32n_data_logic_vector_array[20][17].CLK
CLOCK => reg32n_data_logic_vector_array[20][18].CLK
CLOCK => reg32n_data_logic_vector_array[20][19].CLK
CLOCK => reg32n_data_logic_vector_array[20][20].CLK
CLOCK => reg32n_data_logic_vector_array[20][21].CLK
CLOCK => reg32n_data_logic_vector_array[20][22].CLK
CLOCK => reg32n_data_logic_vector_array[20][23].CLK
CLOCK => reg32n_data_logic_vector_array[20][24].CLK
CLOCK => reg32n_data_logic_vector_array[20][25].CLK
CLOCK => reg32n_data_logic_vector_array[20][26].CLK
CLOCK => reg32n_data_logic_vector_array[20][27].CLK
CLOCK => reg32n_data_logic_vector_array[20][28].CLK
CLOCK => reg32n_data_logic_vector_array[20][29].CLK
CLOCK => reg32n_data_logic_vector_array[20][30].CLK
CLOCK => reg32n_data_logic_vector_array[20][31].CLK
CLOCK => reg32n_data_logic_vector_array[21][0].CLK
CLOCK => reg32n_data_logic_vector_array[21][1].CLK
CLOCK => reg32n_data_logic_vector_array[21][2].CLK
CLOCK => reg32n_data_logic_vector_array[21][3].CLK
CLOCK => reg32n_data_logic_vector_array[21][4].CLK
CLOCK => reg32n_data_logic_vector_array[21][5].CLK
CLOCK => reg32n_data_logic_vector_array[21][6].CLK
CLOCK => reg32n_data_logic_vector_array[21][7].CLK
CLOCK => reg32n_data_logic_vector_array[21][8].CLK
CLOCK => reg32n_data_logic_vector_array[21][9].CLK
CLOCK => reg32n_data_logic_vector_array[21][10].CLK
CLOCK => reg32n_data_logic_vector_array[21][11].CLK
CLOCK => reg32n_data_logic_vector_array[21][12].CLK
CLOCK => reg32n_data_logic_vector_array[21][13].CLK
CLOCK => reg32n_data_logic_vector_array[21][14].CLK
CLOCK => reg32n_data_logic_vector_array[21][15].CLK
CLOCK => reg32n_data_logic_vector_array[21][16].CLK
CLOCK => reg32n_data_logic_vector_array[21][17].CLK
CLOCK => reg32n_data_logic_vector_array[21][18].CLK
CLOCK => reg32n_data_logic_vector_array[21][19].CLK
CLOCK => reg32n_data_logic_vector_array[21][20].CLK
CLOCK => reg32n_data_logic_vector_array[21][21].CLK
CLOCK => reg32n_data_logic_vector_array[21][22].CLK
CLOCK => reg32n_data_logic_vector_array[21][23].CLK
CLOCK => reg32n_data_logic_vector_array[21][24].CLK
CLOCK => reg32n_data_logic_vector_array[21][25].CLK
CLOCK => reg32n_data_logic_vector_array[21][26].CLK
CLOCK => reg32n_data_logic_vector_array[21][27].CLK
CLOCK => reg32n_data_logic_vector_array[21][28].CLK
CLOCK => reg32n_data_logic_vector_array[21][29].CLK
CLOCK => reg32n_data_logic_vector_array[21][30].CLK
CLOCK => reg32n_data_logic_vector_array[21][31].CLK
CLOCK => reg32n_data_logic_vector_array[22][0].CLK
CLOCK => reg32n_data_logic_vector_array[22][1].CLK
CLOCK => reg32n_data_logic_vector_array[22][2].CLK
CLOCK => reg32n_data_logic_vector_array[22][3].CLK
CLOCK => reg32n_data_logic_vector_array[22][4].CLK
CLOCK => reg32n_data_logic_vector_array[22][5].CLK
CLOCK => reg32n_data_logic_vector_array[22][6].CLK
CLOCK => reg32n_data_logic_vector_array[22][7].CLK
CLOCK => reg32n_data_logic_vector_array[22][8].CLK
CLOCK => reg32n_data_logic_vector_array[22][9].CLK
CLOCK => reg32n_data_logic_vector_array[22][10].CLK
CLOCK => reg32n_data_logic_vector_array[22][11].CLK
CLOCK => reg32n_data_logic_vector_array[22][12].CLK
CLOCK => reg32n_data_logic_vector_array[22][13].CLK
CLOCK => reg32n_data_logic_vector_array[22][14].CLK
CLOCK => reg32n_data_logic_vector_array[22][15].CLK
CLOCK => reg32n_data_logic_vector_array[22][16].CLK
CLOCK => reg32n_data_logic_vector_array[22][17].CLK
CLOCK => reg32n_data_logic_vector_array[22][18].CLK
CLOCK => reg32n_data_logic_vector_array[22][19].CLK
CLOCK => reg32n_data_logic_vector_array[22][20].CLK
CLOCK => reg32n_data_logic_vector_array[22][21].CLK
CLOCK => reg32n_data_logic_vector_array[22][22].CLK
CLOCK => reg32n_data_logic_vector_array[22][23].CLK
CLOCK => reg32n_data_logic_vector_array[22][24].CLK
CLOCK => reg32n_data_logic_vector_array[22][25].CLK
CLOCK => reg32n_data_logic_vector_array[22][26].CLK
CLOCK => reg32n_data_logic_vector_array[22][27].CLK
CLOCK => reg32n_data_logic_vector_array[22][28].CLK
CLOCK => reg32n_data_logic_vector_array[22][29].CLK
CLOCK => reg32n_data_logic_vector_array[22][30].CLK
CLOCK => reg32n_data_logic_vector_array[22][31].CLK
CLOCK => reg32n_data_logic_vector_array[23][0].CLK
CLOCK => reg32n_data_logic_vector_array[23][1].CLK
CLOCK => reg32n_data_logic_vector_array[23][2].CLK
CLOCK => reg32n_data_logic_vector_array[23][3].CLK
CLOCK => reg32n_data_logic_vector_array[23][4].CLK
CLOCK => reg32n_data_logic_vector_array[23][5].CLK
CLOCK => reg32n_data_logic_vector_array[23][6].CLK
CLOCK => reg32n_data_logic_vector_array[23][7].CLK
CLOCK => reg32n_data_logic_vector_array[23][8].CLK
CLOCK => reg32n_data_logic_vector_array[23][9].CLK
CLOCK => reg32n_data_logic_vector_array[23][10].CLK
CLOCK => reg32n_data_logic_vector_array[23][11].CLK
CLOCK => reg32n_data_logic_vector_array[23][12].CLK
CLOCK => reg32n_data_logic_vector_array[23][13].CLK
CLOCK => reg32n_data_logic_vector_array[23][14].CLK
CLOCK => reg32n_data_logic_vector_array[23][15].CLK
CLOCK => reg32n_data_logic_vector_array[23][16].CLK
CLOCK => reg32n_data_logic_vector_array[23][17].CLK
CLOCK => reg32n_data_logic_vector_array[23][18].CLK
CLOCK => reg32n_data_logic_vector_array[23][19].CLK
CLOCK => reg32n_data_logic_vector_array[23][20].CLK
CLOCK => reg32n_data_logic_vector_array[23][21].CLK
CLOCK => reg32n_data_logic_vector_array[23][22].CLK
CLOCK => reg32n_data_logic_vector_array[23][23].CLK
CLOCK => reg32n_data_logic_vector_array[23][24].CLK
CLOCK => reg32n_data_logic_vector_array[23][25].CLK
CLOCK => reg32n_data_logic_vector_array[23][26].CLK
CLOCK => reg32n_data_logic_vector_array[23][27].CLK
CLOCK => reg32n_data_logic_vector_array[23][28].CLK
CLOCK => reg32n_data_logic_vector_array[23][29].CLK
CLOCK => reg32n_data_logic_vector_array[23][30].CLK
CLOCK => reg32n_data_logic_vector_array[23][31].CLK
CLOCK => reg32n_data_logic_vector_array[24][0].CLK
CLOCK => reg32n_data_logic_vector_array[24][1].CLK
CLOCK => reg32n_data_logic_vector_array[24][2].CLK
CLOCK => reg32n_data_logic_vector_array[24][3].CLK
CLOCK => reg32n_data_logic_vector_array[24][4].CLK
CLOCK => reg32n_data_logic_vector_array[24][5].CLK
CLOCK => reg32n_data_logic_vector_array[24][6].CLK
CLOCK => reg32n_data_logic_vector_array[24][7].CLK
CLOCK => reg32n_data_logic_vector_array[24][8].CLK
CLOCK => reg32n_data_logic_vector_array[24][9].CLK
CLOCK => reg32n_data_logic_vector_array[24][10].CLK
CLOCK => reg32n_data_logic_vector_array[24][11].CLK
CLOCK => reg32n_data_logic_vector_array[24][12].CLK
CLOCK => reg32n_data_logic_vector_array[24][13].CLK
CLOCK => reg32n_data_logic_vector_array[24][14].CLK
CLOCK => reg32n_data_logic_vector_array[24][15].CLK
CLOCK => reg32n_data_logic_vector_array[24][16].CLK
CLOCK => reg32n_data_logic_vector_array[24][17].CLK
CLOCK => reg32n_data_logic_vector_array[24][18].CLK
CLOCK => reg32n_data_logic_vector_array[24][19].CLK
CLOCK => reg32n_data_logic_vector_array[24][20].CLK
CLOCK => reg32n_data_logic_vector_array[24][21].CLK
CLOCK => reg32n_data_logic_vector_array[24][22].CLK
CLOCK => reg32n_data_logic_vector_array[24][23].CLK
CLOCK => reg32n_data_logic_vector_array[24][24].CLK
CLOCK => reg32n_data_logic_vector_array[24][25].CLK
CLOCK => reg32n_data_logic_vector_array[24][26].CLK
CLOCK => reg32n_data_logic_vector_array[24][27].CLK
CLOCK => reg32n_data_logic_vector_array[24][28].CLK
CLOCK => reg32n_data_logic_vector_array[24][29].CLK
CLOCK => reg32n_data_logic_vector_array[24][30].CLK
CLOCK => reg32n_data_logic_vector_array[24][31].CLK
CLOCK => reg32n_data_logic_vector_array[25][0].CLK
CLOCK => reg32n_data_logic_vector_array[25][1].CLK
CLOCK => reg32n_data_logic_vector_array[25][2].CLK
CLOCK => reg32n_data_logic_vector_array[25][3].CLK
CLOCK => reg32n_data_logic_vector_array[25][4].CLK
CLOCK => reg32n_data_logic_vector_array[25][5].CLK
CLOCK => reg32n_data_logic_vector_array[25][6].CLK
CLOCK => reg32n_data_logic_vector_array[25][7].CLK
CLOCK => reg32n_data_logic_vector_array[25][8].CLK
CLOCK => reg32n_data_logic_vector_array[25][9].CLK
CLOCK => reg32n_data_logic_vector_array[25][10].CLK
CLOCK => reg32n_data_logic_vector_array[25][11].CLK
CLOCK => reg32n_data_logic_vector_array[25][12].CLK
CLOCK => reg32n_data_logic_vector_array[25][13].CLK
CLOCK => reg32n_data_logic_vector_array[25][14].CLK
CLOCK => reg32n_data_logic_vector_array[25][15].CLK
CLOCK => reg32n_data_logic_vector_array[25][16].CLK
CLOCK => reg32n_data_logic_vector_array[25][17].CLK
CLOCK => reg32n_data_logic_vector_array[25][18].CLK
CLOCK => reg32n_data_logic_vector_array[25][19].CLK
CLOCK => reg32n_data_logic_vector_array[25][20].CLK
CLOCK => reg32n_data_logic_vector_array[25][21].CLK
CLOCK => reg32n_data_logic_vector_array[25][22].CLK
CLOCK => reg32n_data_logic_vector_array[25][23].CLK
CLOCK => reg32n_data_logic_vector_array[25][24].CLK
CLOCK => reg32n_data_logic_vector_array[25][25].CLK
CLOCK => reg32n_data_logic_vector_array[25][26].CLK
CLOCK => reg32n_data_logic_vector_array[25][27].CLK
CLOCK => reg32n_data_logic_vector_array[25][28].CLK
CLOCK => reg32n_data_logic_vector_array[25][29].CLK
CLOCK => reg32n_data_logic_vector_array[25][30].CLK
CLOCK => reg32n_data_logic_vector_array[25][31].CLK
CLOCK => reg32n_data_logic_vector_array[26][0].CLK
CLOCK => reg32n_data_logic_vector_array[26][1].CLK
CLOCK => reg32n_data_logic_vector_array[26][2].CLK
CLOCK => reg32n_data_logic_vector_array[26][3].CLK
CLOCK => reg32n_data_logic_vector_array[26][4].CLK
CLOCK => reg32n_data_logic_vector_array[26][5].CLK
CLOCK => reg32n_data_logic_vector_array[26][6].CLK
CLOCK => reg32n_data_logic_vector_array[26][7].CLK
CLOCK => reg32n_data_logic_vector_array[26][8].CLK
CLOCK => reg32n_data_logic_vector_array[26][9].CLK
CLOCK => reg32n_data_logic_vector_array[26][10].CLK
CLOCK => reg32n_data_logic_vector_array[26][11].CLK
CLOCK => reg32n_data_logic_vector_array[26][12].CLK
CLOCK => reg32n_data_logic_vector_array[26][13].CLK
CLOCK => reg32n_data_logic_vector_array[26][14].CLK
CLOCK => reg32n_data_logic_vector_array[26][15].CLK
CLOCK => reg32n_data_logic_vector_array[26][16].CLK
CLOCK => reg32n_data_logic_vector_array[26][17].CLK
CLOCK => reg32n_data_logic_vector_array[26][18].CLK
CLOCK => reg32n_data_logic_vector_array[26][19].CLK
CLOCK => reg32n_data_logic_vector_array[26][20].CLK
CLOCK => reg32n_data_logic_vector_array[26][21].CLK
CLOCK => reg32n_data_logic_vector_array[26][22].CLK
CLOCK => reg32n_data_logic_vector_array[26][23].CLK
CLOCK => reg32n_data_logic_vector_array[26][24].CLK
CLOCK => reg32n_data_logic_vector_array[26][25].CLK
CLOCK => reg32n_data_logic_vector_array[26][26].CLK
CLOCK => reg32n_data_logic_vector_array[26][27].CLK
CLOCK => reg32n_data_logic_vector_array[26][28].CLK
CLOCK => reg32n_data_logic_vector_array[26][29].CLK
CLOCK => reg32n_data_logic_vector_array[26][30].CLK
CLOCK => reg32n_data_logic_vector_array[26][31].CLK
CLOCK => reg32n_data_logic_vector_array[27][0].CLK
CLOCK => reg32n_data_logic_vector_array[27][1].CLK
CLOCK => reg32n_data_logic_vector_array[27][2].CLK
CLOCK => reg32n_data_logic_vector_array[27][3].CLK
CLOCK => reg32n_data_logic_vector_array[27][4].CLK
CLOCK => reg32n_data_logic_vector_array[27][5].CLK
CLOCK => reg32n_data_logic_vector_array[27][6].CLK
CLOCK => reg32n_data_logic_vector_array[27][7].CLK
CLOCK => reg32n_data_logic_vector_array[27][8].CLK
CLOCK => reg32n_data_logic_vector_array[27][9].CLK
CLOCK => reg32n_data_logic_vector_array[27][10].CLK
CLOCK => reg32n_data_logic_vector_array[27][11].CLK
CLOCK => reg32n_data_logic_vector_array[27][12].CLK
CLOCK => reg32n_data_logic_vector_array[27][13].CLK
CLOCK => reg32n_data_logic_vector_array[27][14].CLK
CLOCK => reg32n_data_logic_vector_array[27][15].CLK
CLOCK => reg32n_data_logic_vector_array[27][16].CLK
CLOCK => reg32n_data_logic_vector_array[27][17].CLK
CLOCK => reg32n_data_logic_vector_array[27][18].CLK
CLOCK => reg32n_data_logic_vector_array[27][19].CLK
CLOCK => reg32n_data_logic_vector_array[27][20].CLK
CLOCK => reg32n_data_logic_vector_array[27][21].CLK
CLOCK => reg32n_data_logic_vector_array[27][22].CLK
CLOCK => reg32n_data_logic_vector_array[27][23].CLK
CLOCK => reg32n_data_logic_vector_array[27][24].CLK
CLOCK => reg32n_data_logic_vector_array[27][25].CLK
CLOCK => reg32n_data_logic_vector_array[27][26].CLK
CLOCK => reg32n_data_logic_vector_array[27][27].CLK
CLOCK => reg32n_data_logic_vector_array[27][28].CLK
CLOCK => reg32n_data_logic_vector_array[27][29].CLK
CLOCK => reg32n_data_logic_vector_array[27][30].CLK
CLOCK => reg32n_data_logic_vector_array[27][31].CLK
CLOCK => reg32n_data_logic_vector_array[28][0].CLK
CLOCK => reg32n_data_logic_vector_array[28][1].CLK
CLOCK => reg32n_data_logic_vector_array[28][2].CLK
CLOCK => reg32n_data_logic_vector_array[28][3].CLK
CLOCK => reg32n_data_logic_vector_array[28][4].CLK
CLOCK => reg32n_data_logic_vector_array[28][5].CLK
CLOCK => reg32n_data_logic_vector_array[28][6].CLK
CLOCK => reg32n_data_logic_vector_array[28][7].CLK
CLOCK => reg32n_data_logic_vector_array[28][8].CLK
CLOCK => reg32n_data_logic_vector_array[28][9].CLK
CLOCK => reg32n_data_logic_vector_array[28][10].CLK
CLOCK => reg32n_data_logic_vector_array[28][11].CLK
CLOCK => reg32n_data_logic_vector_array[28][12].CLK
CLOCK => reg32n_data_logic_vector_array[28][13].CLK
CLOCK => reg32n_data_logic_vector_array[28][14].CLK
CLOCK => reg32n_data_logic_vector_array[28][15].CLK
CLOCK => reg32n_data_logic_vector_array[28][16].CLK
CLOCK => reg32n_data_logic_vector_array[28][17].CLK
CLOCK => reg32n_data_logic_vector_array[28][18].CLK
CLOCK => reg32n_data_logic_vector_array[28][19].CLK
CLOCK => reg32n_data_logic_vector_array[28][20].CLK
CLOCK => reg32n_data_logic_vector_array[28][21].CLK
CLOCK => reg32n_data_logic_vector_array[28][22].CLK
CLOCK => reg32n_data_logic_vector_array[28][23].CLK
CLOCK => reg32n_data_logic_vector_array[28][24].CLK
CLOCK => reg32n_data_logic_vector_array[28][25].CLK
CLOCK => reg32n_data_logic_vector_array[28][26].CLK
CLOCK => reg32n_data_logic_vector_array[28][27].CLK
CLOCK => reg32n_data_logic_vector_array[28][28].CLK
CLOCK => reg32n_data_logic_vector_array[28][29].CLK
CLOCK => reg32n_data_logic_vector_array[28][30].CLK
CLOCK => reg32n_data_logic_vector_array[28][31].CLK
CLOCK => reg32n_data_logic_vector_array[29][0].CLK
CLOCK => reg32n_data_logic_vector_array[29][1].CLK
CLOCK => reg32n_data_logic_vector_array[29][2].CLK
CLOCK => reg32n_data_logic_vector_array[29][3].CLK
CLOCK => reg32n_data_logic_vector_array[29][4].CLK
CLOCK => reg32n_data_logic_vector_array[29][5].CLK
CLOCK => reg32n_data_logic_vector_array[29][6].CLK
CLOCK => reg32n_data_logic_vector_array[29][7].CLK
CLOCK => reg32n_data_logic_vector_array[29][8].CLK
CLOCK => reg32n_data_logic_vector_array[29][9].CLK
CLOCK => reg32n_data_logic_vector_array[29][10].CLK
CLOCK => reg32n_data_logic_vector_array[29][11].CLK
CLOCK => reg32n_data_logic_vector_array[29][12].CLK
CLOCK => reg32n_data_logic_vector_array[29][13].CLK
CLOCK => reg32n_data_logic_vector_array[29][14].CLK
CLOCK => reg32n_data_logic_vector_array[29][15].CLK
CLOCK => reg32n_data_logic_vector_array[29][16].CLK
CLOCK => reg32n_data_logic_vector_array[29][17].CLK
CLOCK => reg32n_data_logic_vector_array[29][18].CLK
CLOCK => reg32n_data_logic_vector_array[29][19].CLK
CLOCK => reg32n_data_logic_vector_array[29][20].CLK
CLOCK => reg32n_data_logic_vector_array[29][21].CLK
CLOCK => reg32n_data_logic_vector_array[29][22].CLK
CLOCK => reg32n_data_logic_vector_array[29][23].CLK
CLOCK => reg32n_data_logic_vector_array[29][24].CLK
CLOCK => reg32n_data_logic_vector_array[29][25].CLK
CLOCK => reg32n_data_logic_vector_array[29][26].CLK
CLOCK => reg32n_data_logic_vector_array[29][27].CLK
CLOCK => reg32n_data_logic_vector_array[29][28].CLK
CLOCK => reg32n_data_logic_vector_array[29][29].CLK
CLOCK => reg32n_data_logic_vector_array[29][30].CLK
CLOCK => reg32n_data_logic_vector_array[29][31].CLK
CLOCK => reg32n_data_logic_vector_array[30][0].CLK
CLOCK => reg32n_data_logic_vector_array[30][1].CLK
CLOCK => reg32n_data_logic_vector_array[30][2].CLK
CLOCK => reg32n_data_logic_vector_array[30][3].CLK
CLOCK => reg32n_data_logic_vector_array[30][4].CLK
CLOCK => reg32n_data_logic_vector_array[30][5].CLK
CLOCK => reg32n_data_logic_vector_array[30][6].CLK
CLOCK => reg32n_data_logic_vector_array[30][7].CLK
CLOCK => reg32n_data_logic_vector_array[30][8].CLK
CLOCK => reg32n_data_logic_vector_array[30][9].CLK
CLOCK => reg32n_data_logic_vector_array[30][10].CLK
CLOCK => reg32n_data_logic_vector_array[30][11].CLK
CLOCK => reg32n_data_logic_vector_array[30][12].CLK
CLOCK => reg32n_data_logic_vector_array[30][13].CLK
CLOCK => reg32n_data_logic_vector_array[30][14].CLK
CLOCK => reg32n_data_logic_vector_array[30][15].CLK
CLOCK => reg32n_data_logic_vector_array[30][16].CLK
CLOCK => reg32n_data_logic_vector_array[30][17].CLK
CLOCK => reg32n_data_logic_vector_array[30][18].CLK
CLOCK => reg32n_data_logic_vector_array[30][19].CLK
CLOCK => reg32n_data_logic_vector_array[30][20].CLK
CLOCK => reg32n_data_logic_vector_array[30][21].CLK
CLOCK => reg32n_data_logic_vector_array[30][22].CLK
CLOCK => reg32n_data_logic_vector_array[30][23].CLK
CLOCK => reg32n_data_logic_vector_array[30][24].CLK
CLOCK => reg32n_data_logic_vector_array[30][25].CLK
CLOCK => reg32n_data_logic_vector_array[30][26].CLK
CLOCK => reg32n_data_logic_vector_array[30][27].CLK
CLOCK => reg32n_data_logic_vector_array[30][28].CLK
CLOCK => reg32n_data_logic_vector_array[30][29].CLK
CLOCK => reg32n_data_logic_vector_array[30][30].CLK
CLOCK => reg32n_data_logic_vector_array[30][31].CLK
CLOCK => reg32n_data_logic_vector_array[31][0].CLK
CLOCK => reg32n_data_logic_vector_array[31][1].CLK
CLOCK => reg32n_data_logic_vector_array[31][2].CLK
CLOCK => reg32n_data_logic_vector_array[31][3].CLK
CLOCK => reg32n_data_logic_vector_array[31][4].CLK
CLOCK => reg32n_data_logic_vector_array[31][5].CLK
CLOCK => reg32n_data_logic_vector_array[31][6].CLK
CLOCK => reg32n_data_logic_vector_array[31][7].CLK
CLOCK => reg32n_data_logic_vector_array[31][8].CLK
CLOCK => reg32n_data_logic_vector_array[31][9].CLK
CLOCK => reg32n_data_logic_vector_array[31][10].CLK
CLOCK => reg32n_data_logic_vector_array[31][11].CLK
CLOCK => reg32n_data_logic_vector_array[31][12].CLK
CLOCK => reg32n_data_logic_vector_array[31][13].CLK
CLOCK => reg32n_data_logic_vector_array[31][14].CLK
CLOCK => reg32n_data_logic_vector_array[31][15].CLK
CLOCK => reg32n_data_logic_vector_array[31][16].CLK
CLOCK => reg32n_data_logic_vector_array[31][17].CLK
CLOCK => reg32n_data_logic_vector_array[31][18].CLK
CLOCK => reg32n_data_logic_vector_array[31][19].CLK
CLOCK => reg32n_data_logic_vector_array[31][20].CLK
CLOCK => reg32n_data_logic_vector_array[31][21].CLK
CLOCK => reg32n_data_logic_vector_array[31][22].CLK
CLOCK => reg32n_data_logic_vector_array[31][23].CLK
CLOCK => reg32n_data_logic_vector_array[31][24].CLK
CLOCK => reg32n_data_logic_vector_array[31][25].CLK
CLOCK => reg32n_data_logic_vector_array[31][26].CLK
CLOCK => reg32n_data_logic_vector_array[31][27].CLK
CLOCK => reg32n_data_logic_vector_array[31][28].CLK
CLOCK => reg32n_data_logic_vector_array[31][29].CLK
CLOCK => reg32n_data_logic_vector_array[31][30].CLK
CLOCK => reg32n_data_logic_vector_array[31][31].CLK
CLOCK => Q_B[0]~reg0.CLK
CLOCK => Q_B[1]~reg0.CLK
CLOCK => Q_B[2]~reg0.CLK
CLOCK => Q_B[3]~reg0.CLK
CLOCK => Q_B[4]~reg0.CLK
CLOCK => Q_B[5]~reg0.CLK
CLOCK => Q_B[6]~reg0.CLK
CLOCK => Q_B[7]~reg0.CLK
CLOCK => Q_B[8]~reg0.CLK
CLOCK => Q_B[9]~reg0.CLK
CLOCK => Q_B[10]~reg0.CLK
CLOCK => Q_B[11]~reg0.CLK
CLOCK => Q_B[12]~reg0.CLK
CLOCK => Q_B[13]~reg0.CLK
CLOCK => Q_B[14]~reg0.CLK
CLOCK => Q_B[15]~reg0.CLK
CLOCK => Q_B[16]~reg0.CLK
CLOCK => Q_B[17]~reg0.CLK
CLOCK => Q_B[18]~reg0.CLK
CLOCK => Q_B[19]~reg0.CLK
CLOCK => Q_B[20]~reg0.CLK
CLOCK => Q_B[21]~reg0.CLK
CLOCK => Q_B[22]~reg0.CLK
CLOCK => Q_B[23]~reg0.CLK
CLOCK => Q_B[24]~reg0.CLK
CLOCK => Q_B[25]~reg0.CLK
CLOCK => Q_B[26]~reg0.CLK
CLOCK => Q_B[27]~reg0.CLK
CLOCK => Q_B[28]~reg0.CLK
CLOCK => Q_B[29]~reg0.CLK
CLOCK => Q_B[30]~reg0.CLK
CLOCK => Q_B[31]~reg0.CLK
CLOCK => Q_A[0]~reg0.CLK
CLOCK => Q_A[1]~reg0.CLK
CLOCK => Q_A[2]~reg0.CLK
CLOCK => Q_A[3]~reg0.CLK
CLOCK => Q_A[4]~reg0.CLK
CLOCK => Q_A[5]~reg0.CLK
CLOCK => Q_A[6]~reg0.CLK
CLOCK => Q_A[7]~reg0.CLK
CLOCK => Q_A[8]~reg0.CLK
CLOCK => Q_A[9]~reg0.CLK
CLOCK => Q_A[10]~reg0.CLK
CLOCK => Q_A[11]~reg0.CLK
CLOCK => Q_A[12]~reg0.CLK
CLOCK => Q_A[13]~reg0.CLK
CLOCK => Q_A[14]~reg0.CLK
CLOCK => Q_A[15]~reg0.CLK
CLOCK => Q_A[16]~reg0.CLK
CLOCK => Q_A[17]~reg0.CLK
CLOCK => Q_A[18]~reg0.CLK
CLOCK => Q_A[19]~reg0.CLK
CLOCK => Q_A[20]~reg0.CLK
CLOCK => Q_A[21]~reg0.CLK
CLOCK => Q_A[22]~reg0.CLK
CLOCK => Q_A[23]~reg0.CLK
CLOCK => Q_A[24]~reg0.CLK
CLOCK => Q_A[25]~reg0.CLK
CLOCK => Q_A[26]~reg0.CLK
CLOCK => Q_A[27]~reg0.CLK
CLOCK => Q_A[28]~reg0.CLK
CLOCK => Q_A[29]~reg0.CLK
CLOCK => Q_A[30]~reg0.CLK
CLOCK => Q_A[31]~reg0.CLK
CLOCK => reg32:reg32n_bank:31:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:30:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:29:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:28:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:27:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:26:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:25:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:24:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:23:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:22:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:21:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:20:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:19:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:18:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:17:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:16:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:15:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:14:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:13:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:12:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:11:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:10:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:9:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:8:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:7:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:6:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:5:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:4:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:3:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:2:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:1:reg32_vhd.CLOCK
CLOCK => reg32:reg32n_bank:0:reg32_vhd.CLOCK
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[0] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[1] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[2] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[3] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[4] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[5] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[6] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[7] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[8] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[9] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[10] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[11] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[12] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[13] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[14] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[15] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[16] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[17] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[18] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[19] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[20] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[21] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[22] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[23] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[24] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[25] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[26] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[27] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[28] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[29] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[30] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
DATA[31] => reg32n_data_logic_vector_array.DATAB
WRITE_ADDRESS[0] => Decoder0.IN4
WRITE_ADDRESS[1] => Decoder0.IN3
WRITE_ADDRESS[2] => Decoder0.IN2
WRITE_ADDRESS[3] => Decoder0.IN1
WRITE_ADDRESS[4] => Decoder0.IN0
A_READ_ADDRESS[0] => Mux0.IN4
A_READ_ADDRESS[0] => Mux1.IN4
A_READ_ADDRESS[0] => Mux2.IN4
A_READ_ADDRESS[0] => Mux3.IN4
A_READ_ADDRESS[0] => Mux4.IN4
A_READ_ADDRESS[0] => Mux5.IN4
A_READ_ADDRESS[0] => Mux6.IN4
A_READ_ADDRESS[0] => Mux7.IN4
A_READ_ADDRESS[0] => Mux8.IN4
A_READ_ADDRESS[0] => Mux9.IN4
A_READ_ADDRESS[0] => Mux10.IN4
A_READ_ADDRESS[0] => Mux11.IN4
A_READ_ADDRESS[0] => Mux12.IN4
A_READ_ADDRESS[0] => Mux13.IN4
A_READ_ADDRESS[0] => Mux14.IN4
A_READ_ADDRESS[0] => Mux15.IN4
A_READ_ADDRESS[0] => Mux16.IN4
A_READ_ADDRESS[0] => Mux17.IN4
A_READ_ADDRESS[0] => Mux18.IN4
A_READ_ADDRESS[0] => Mux19.IN4
A_READ_ADDRESS[0] => Mux20.IN4
A_READ_ADDRESS[0] => Mux21.IN4
A_READ_ADDRESS[0] => Mux22.IN4
A_READ_ADDRESS[0] => Mux23.IN4
A_READ_ADDRESS[0] => Mux24.IN4
A_READ_ADDRESS[0] => Mux25.IN4
A_READ_ADDRESS[0] => Mux26.IN4
A_READ_ADDRESS[0] => Mux27.IN4
A_READ_ADDRESS[0] => Mux28.IN4
A_READ_ADDRESS[0] => Mux29.IN4
A_READ_ADDRESS[0] => Mux30.IN4
A_READ_ADDRESS[0] => Mux31.IN4
A_READ_ADDRESS[1] => Mux0.IN3
A_READ_ADDRESS[1] => Mux1.IN3
A_READ_ADDRESS[1] => Mux2.IN3
A_READ_ADDRESS[1] => Mux3.IN3
A_READ_ADDRESS[1] => Mux4.IN3
A_READ_ADDRESS[1] => Mux5.IN3
A_READ_ADDRESS[1] => Mux6.IN3
A_READ_ADDRESS[1] => Mux7.IN3
A_READ_ADDRESS[1] => Mux8.IN3
A_READ_ADDRESS[1] => Mux9.IN3
A_READ_ADDRESS[1] => Mux10.IN3
A_READ_ADDRESS[1] => Mux11.IN3
A_READ_ADDRESS[1] => Mux12.IN3
A_READ_ADDRESS[1] => Mux13.IN3
A_READ_ADDRESS[1] => Mux14.IN3
A_READ_ADDRESS[1] => Mux15.IN3
A_READ_ADDRESS[1] => Mux16.IN3
A_READ_ADDRESS[1] => Mux17.IN3
A_READ_ADDRESS[1] => Mux18.IN3
A_READ_ADDRESS[1] => Mux19.IN3
A_READ_ADDRESS[1] => Mux20.IN3
A_READ_ADDRESS[1] => Mux21.IN3
A_READ_ADDRESS[1] => Mux22.IN3
A_READ_ADDRESS[1] => Mux23.IN3
A_READ_ADDRESS[1] => Mux24.IN3
A_READ_ADDRESS[1] => Mux25.IN3
A_READ_ADDRESS[1] => Mux26.IN3
A_READ_ADDRESS[1] => Mux27.IN3
A_READ_ADDRESS[1] => Mux28.IN3
A_READ_ADDRESS[1] => Mux29.IN3
A_READ_ADDRESS[1] => Mux30.IN3
A_READ_ADDRESS[1] => Mux31.IN3
A_READ_ADDRESS[2] => Mux0.IN2
A_READ_ADDRESS[2] => Mux1.IN2
A_READ_ADDRESS[2] => Mux2.IN2
A_READ_ADDRESS[2] => Mux3.IN2
A_READ_ADDRESS[2] => Mux4.IN2
A_READ_ADDRESS[2] => Mux5.IN2
A_READ_ADDRESS[2] => Mux6.IN2
A_READ_ADDRESS[2] => Mux7.IN2
A_READ_ADDRESS[2] => Mux8.IN2
A_READ_ADDRESS[2] => Mux9.IN2
A_READ_ADDRESS[2] => Mux10.IN2
A_READ_ADDRESS[2] => Mux11.IN2
A_READ_ADDRESS[2] => Mux12.IN2
A_READ_ADDRESS[2] => Mux13.IN2
A_READ_ADDRESS[2] => Mux14.IN2
A_READ_ADDRESS[2] => Mux15.IN2
A_READ_ADDRESS[2] => Mux16.IN2
A_READ_ADDRESS[2] => Mux17.IN2
A_READ_ADDRESS[2] => Mux18.IN2
A_READ_ADDRESS[2] => Mux19.IN2
A_READ_ADDRESS[2] => Mux20.IN2
A_READ_ADDRESS[2] => Mux21.IN2
A_READ_ADDRESS[2] => Mux22.IN2
A_READ_ADDRESS[2] => Mux23.IN2
A_READ_ADDRESS[2] => Mux24.IN2
A_READ_ADDRESS[2] => Mux25.IN2
A_READ_ADDRESS[2] => Mux26.IN2
A_READ_ADDRESS[2] => Mux27.IN2
A_READ_ADDRESS[2] => Mux28.IN2
A_READ_ADDRESS[2] => Mux29.IN2
A_READ_ADDRESS[2] => Mux30.IN2
A_READ_ADDRESS[2] => Mux31.IN2
A_READ_ADDRESS[3] => Mux0.IN1
A_READ_ADDRESS[3] => Mux1.IN1
A_READ_ADDRESS[3] => Mux2.IN1
A_READ_ADDRESS[3] => Mux3.IN1
A_READ_ADDRESS[3] => Mux4.IN1
A_READ_ADDRESS[3] => Mux5.IN1
A_READ_ADDRESS[3] => Mux6.IN1
A_READ_ADDRESS[3] => Mux7.IN1
A_READ_ADDRESS[3] => Mux8.IN1
A_READ_ADDRESS[3] => Mux9.IN1
A_READ_ADDRESS[3] => Mux10.IN1
A_READ_ADDRESS[3] => Mux11.IN1
A_READ_ADDRESS[3] => Mux12.IN1
A_READ_ADDRESS[3] => Mux13.IN1
A_READ_ADDRESS[3] => Mux14.IN1
A_READ_ADDRESS[3] => Mux15.IN1
A_READ_ADDRESS[3] => Mux16.IN1
A_READ_ADDRESS[3] => Mux17.IN1
A_READ_ADDRESS[3] => Mux18.IN1
A_READ_ADDRESS[3] => Mux19.IN1
A_READ_ADDRESS[3] => Mux20.IN1
A_READ_ADDRESS[3] => Mux21.IN1
A_READ_ADDRESS[3] => Mux22.IN1
A_READ_ADDRESS[3] => Mux23.IN1
A_READ_ADDRESS[3] => Mux24.IN1
A_READ_ADDRESS[3] => Mux25.IN1
A_READ_ADDRESS[3] => Mux26.IN1
A_READ_ADDRESS[3] => Mux27.IN1
A_READ_ADDRESS[3] => Mux28.IN1
A_READ_ADDRESS[3] => Mux29.IN1
A_READ_ADDRESS[3] => Mux30.IN1
A_READ_ADDRESS[3] => Mux31.IN1
A_READ_ADDRESS[4] => Mux0.IN0
A_READ_ADDRESS[4] => Mux1.IN0
A_READ_ADDRESS[4] => Mux2.IN0
A_READ_ADDRESS[4] => Mux3.IN0
A_READ_ADDRESS[4] => Mux4.IN0
A_READ_ADDRESS[4] => Mux5.IN0
A_READ_ADDRESS[4] => Mux6.IN0
A_READ_ADDRESS[4] => Mux7.IN0
A_READ_ADDRESS[4] => Mux8.IN0
A_READ_ADDRESS[4] => Mux9.IN0
A_READ_ADDRESS[4] => Mux10.IN0
A_READ_ADDRESS[4] => Mux11.IN0
A_READ_ADDRESS[4] => Mux12.IN0
A_READ_ADDRESS[4] => Mux13.IN0
A_READ_ADDRESS[4] => Mux14.IN0
A_READ_ADDRESS[4] => Mux15.IN0
A_READ_ADDRESS[4] => Mux16.IN0
A_READ_ADDRESS[4] => Mux17.IN0
A_READ_ADDRESS[4] => Mux18.IN0
A_READ_ADDRESS[4] => Mux19.IN0
A_READ_ADDRESS[4] => Mux20.IN0
A_READ_ADDRESS[4] => Mux21.IN0
A_READ_ADDRESS[4] => Mux22.IN0
A_READ_ADDRESS[4] => Mux23.IN0
A_READ_ADDRESS[4] => Mux24.IN0
A_READ_ADDRESS[4] => Mux25.IN0
A_READ_ADDRESS[4] => Mux26.IN0
A_READ_ADDRESS[4] => Mux27.IN0
A_READ_ADDRESS[4] => Mux28.IN0
A_READ_ADDRESS[4] => Mux29.IN0
A_READ_ADDRESS[4] => Mux30.IN0
A_READ_ADDRESS[4] => Mux31.IN0
B_READ_ADDRESS[0] => Mux32.IN4
B_READ_ADDRESS[0] => Mux33.IN4
B_READ_ADDRESS[0] => Mux34.IN4
B_READ_ADDRESS[0] => Mux35.IN4
B_READ_ADDRESS[0] => Mux36.IN4
B_READ_ADDRESS[0] => Mux37.IN4
B_READ_ADDRESS[0] => Mux38.IN4
B_READ_ADDRESS[0] => Mux39.IN4
B_READ_ADDRESS[0] => Mux40.IN4
B_READ_ADDRESS[0] => Mux41.IN4
B_READ_ADDRESS[0] => Mux42.IN4
B_READ_ADDRESS[0] => Mux43.IN4
B_READ_ADDRESS[0] => Mux44.IN4
B_READ_ADDRESS[0] => Mux45.IN4
B_READ_ADDRESS[0] => Mux46.IN4
B_READ_ADDRESS[0] => Mux47.IN4
B_READ_ADDRESS[0] => Mux48.IN4
B_READ_ADDRESS[0] => Mux49.IN4
B_READ_ADDRESS[0] => Mux50.IN4
B_READ_ADDRESS[0] => Mux51.IN4
B_READ_ADDRESS[0] => Mux52.IN4
B_READ_ADDRESS[0] => Mux53.IN4
B_READ_ADDRESS[0] => Mux54.IN4
B_READ_ADDRESS[0] => Mux55.IN4
B_READ_ADDRESS[0] => Mux56.IN4
B_READ_ADDRESS[0] => Mux57.IN4
B_READ_ADDRESS[0] => Mux58.IN4
B_READ_ADDRESS[0] => Mux59.IN4
B_READ_ADDRESS[0] => Mux60.IN4
B_READ_ADDRESS[0] => Mux61.IN4
B_READ_ADDRESS[0] => Mux62.IN4
B_READ_ADDRESS[0] => Mux63.IN4
B_READ_ADDRESS[1] => Mux32.IN3
B_READ_ADDRESS[1] => Mux33.IN3
B_READ_ADDRESS[1] => Mux34.IN3
B_READ_ADDRESS[1] => Mux35.IN3
B_READ_ADDRESS[1] => Mux36.IN3
B_READ_ADDRESS[1] => Mux37.IN3
B_READ_ADDRESS[1] => Mux38.IN3
B_READ_ADDRESS[1] => Mux39.IN3
B_READ_ADDRESS[1] => Mux40.IN3
B_READ_ADDRESS[1] => Mux41.IN3
B_READ_ADDRESS[1] => Mux42.IN3
B_READ_ADDRESS[1] => Mux43.IN3
B_READ_ADDRESS[1] => Mux44.IN3
B_READ_ADDRESS[1] => Mux45.IN3
B_READ_ADDRESS[1] => Mux46.IN3
B_READ_ADDRESS[1] => Mux47.IN3
B_READ_ADDRESS[1] => Mux48.IN3
B_READ_ADDRESS[1] => Mux49.IN3
B_READ_ADDRESS[1] => Mux50.IN3
B_READ_ADDRESS[1] => Mux51.IN3
B_READ_ADDRESS[1] => Mux52.IN3
B_READ_ADDRESS[1] => Mux53.IN3
B_READ_ADDRESS[1] => Mux54.IN3
B_READ_ADDRESS[1] => Mux55.IN3
B_READ_ADDRESS[1] => Mux56.IN3
B_READ_ADDRESS[1] => Mux57.IN3
B_READ_ADDRESS[1] => Mux58.IN3
B_READ_ADDRESS[1] => Mux59.IN3
B_READ_ADDRESS[1] => Mux60.IN3
B_READ_ADDRESS[1] => Mux61.IN3
B_READ_ADDRESS[1] => Mux62.IN3
B_READ_ADDRESS[1] => Mux63.IN3
B_READ_ADDRESS[2] => Mux32.IN2
B_READ_ADDRESS[2] => Mux33.IN2
B_READ_ADDRESS[2] => Mux34.IN2
B_READ_ADDRESS[2] => Mux35.IN2
B_READ_ADDRESS[2] => Mux36.IN2
B_READ_ADDRESS[2] => Mux37.IN2
B_READ_ADDRESS[2] => Mux38.IN2
B_READ_ADDRESS[2] => Mux39.IN2
B_READ_ADDRESS[2] => Mux40.IN2
B_READ_ADDRESS[2] => Mux41.IN2
B_READ_ADDRESS[2] => Mux42.IN2
B_READ_ADDRESS[2] => Mux43.IN2
B_READ_ADDRESS[2] => Mux44.IN2
B_READ_ADDRESS[2] => Mux45.IN2
B_READ_ADDRESS[2] => Mux46.IN2
B_READ_ADDRESS[2] => Mux47.IN2
B_READ_ADDRESS[2] => Mux48.IN2
B_READ_ADDRESS[2] => Mux49.IN2
B_READ_ADDRESS[2] => Mux50.IN2
B_READ_ADDRESS[2] => Mux51.IN2
B_READ_ADDRESS[2] => Mux52.IN2
B_READ_ADDRESS[2] => Mux53.IN2
B_READ_ADDRESS[2] => Mux54.IN2
B_READ_ADDRESS[2] => Mux55.IN2
B_READ_ADDRESS[2] => Mux56.IN2
B_READ_ADDRESS[2] => Mux57.IN2
B_READ_ADDRESS[2] => Mux58.IN2
B_READ_ADDRESS[2] => Mux59.IN2
B_READ_ADDRESS[2] => Mux60.IN2
B_READ_ADDRESS[2] => Mux61.IN2
B_READ_ADDRESS[2] => Mux62.IN2
B_READ_ADDRESS[2] => Mux63.IN2
B_READ_ADDRESS[3] => Mux32.IN1
B_READ_ADDRESS[3] => Mux33.IN1
B_READ_ADDRESS[3] => Mux34.IN1
B_READ_ADDRESS[3] => Mux35.IN1
B_READ_ADDRESS[3] => Mux36.IN1
B_READ_ADDRESS[3] => Mux37.IN1
B_READ_ADDRESS[3] => Mux38.IN1
B_READ_ADDRESS[3] => Mux39.IN1
B_READ_ADDRESS[3] => Mux40.IN1
B_READ_ADDRESS[3] => Mux41.IN1
B_READ_ADDRESS[3] => Mux42.IN1
B_READ_ADDRESS[3] => Mux43.IN1
B_READ_ADDRESS[3] => Mux44.IN1
B_READ_ADDRESS[3] => Mux45.IN1
B_READ_ADDRESS[3] => Mux46.IN1
B_READ_ADDRESS[3] => Mux47.IN1
B_READ_ADDRESS[3] => Mux48.IN1
B_READ_ADDRESS[3] => Mux49.IN1
B_READ_ADDRESS[3] => Mux50.IN1
B_READ_ADDRESS[3] => Mux51.IN1
B_READ_ADDRESS[3] => Mux52.IN1
B_READ_ADDRESS[3] => Mux53.IN1
B_READ_ADDRESS[3] => Mux54.IN1
B_READ_ADDRESS[3] => Mux55.IN1
B_READ_ADDRESS[3] => Mux56.IN1
B_READ_ADDRESS[3] => Mux57.IN1
B_READ_ADDRESS[3] => Mux58.IN1
B_READ_ADDRESS[3] => Mux59.IN1
B_READ_ADDRESS[3] => Mux60.IN1
B_READ_ADDRESS[3] => Mux61.IN1
B_READ_ADDRESS[3] => Mux62.IN1
B_READ_ADDRESS[3] => Mux63.IN1
B_READ_ADDRESS[4] => Mux32.IN0
B_READ_ADDRESS[4] => Mux33.IN0
B_READ_ADDRESS[4] => Mux34.IN0
B_READ_ADDRESS[4] => Mux35.IN0
B_READ_ADDRESS[4] => Mux36.IN0
B_READ_ADDRESS[4] => Mux37.IN0
B_READ_ADDRESS[4] => Mux38.IN0
B_READ_ADDRESS[4] => Mux39.IN0
B_READ_ADDRESS[4] => Mux40.IN0
B_READ_ADDRESS[4] => Mux41.IN0
B_READ_ADDRESS[4] => Mux42.IN0
B_READ_ADDRESS[4] => Mux43.IN0
B_READ_ADDRESS[4] => Mux44.IN0
B_READ_ADDRESS[4] => Mux45.IN0
B_READ_ADDRESS[4] => Mux46.IN0
B_READ_ADDRESS[4] => Mux47.IN0
B_READ_ADDRESS[4] => Mux48.IN0
B_READ_ADDRESS[4] => Mux49.IN0
B_READ_ADDRESS[4] => Mux50.IN0
B_READ_ADDRESS[4] => Mux51.IN0
B_READ_ADDRESS[4] => Mux52.IN0
B_READ_ADDRESS[4] => Mux53.IN0
B_READ_ADDRESS[4] => Mux54.IN0
B_READ_ADDRESS[4] => Mux55.IN0
B_READ_ADDRESS[4] => Mux56.IN0
B_READ_ADDRESS[4] => Mux57.IN0
B_READ_ADDRESS[4] => Mux58.IN0
B_READ_ADDRESS[4] => Mux59.IN0
B_READ_ADDRESS[4] => Mux60.IN0
B_READ_ADDRESS[4] => Mux61.IN0
B_READ_ADDRESS[4] => Mux62.IN0
B_READ_ADDRESS[4] => Mux63.IN0
WE => reg32:reg32n_bank:31:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:30:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:29:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:28:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:27:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:26:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:25:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:24:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:23:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:22:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:21:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:20:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:19:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:18:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:17:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:16:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:15:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:14:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:13:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:12:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:11:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:10:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:9:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:8:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:7:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:6:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:5:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:4:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:3:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:2:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:1:reg32_vhd.ENABLE
WE => reg32:reg32n_bank:0:reg32_vhd.ENABLE
WE => reg32n_data_logic_vector_array[0][0].ENA
WE => Q_A[31]~reg0.ENA
WE => Q_A[30]~reg0.ENA
WE => Q_A[29]~reg0.ENA
WE => Q_A[28]~reg0.ENA
WE => Q_A[27]~reg0.ENA
WE => Q_A[26]~reg0.ENA
WE => Q_A[25]~reg0.ENA
WE => Q_A[24]~reg0.ENA
WE => Q_A[23]~reg0.ENA
WE => Q_A[22]~reg0.ENA
WE => Q_A[21]~reg0.ENA
WE => Q_A[20]~reg0.ENA
WE => Q_A[19]~reg0.ENA
WE => Q_A[18]~reg0.ENA
WE => Q_A[17]~reg0.ENA
WE => Q_A[16]~reg0.ENA
WE => Q_A[15]~reg0.ENA
WE => Q_A[14]~reg0.ENA
WE => Q_A[13]~reg0.ENA
WE => Q_A[12]~reg0.ENA
WE => Q_A[11]~reg0.ENA
WE => Q_A[10]~reg0.ENA
WE => Q_A[9]~reg0.ENA
WE => Q_A[8]~reg0.ENA
WE => Q_A[7]~reg0.ENA
WE => Q_A[6]~reg0.ENA
WE => Q_A[5]~reg0.ENA
WE => Q_A[4]~reg0.ENA
WE => Q_A[3]~reg0.ENA
WE => Q_A[2]~reg0.ENA
WE => Q_A[1]~reg0.ENA
WE => Q_A[0]~reg0.ENA
WE => Q_B[31]~reg0.ENA
WE => Q_B[30]~reg0.ENA
WE => Q_B[29]~reg0.ENA
WE => Q_B[28]~reg0.ENA
WE => Q_B[27]~reg0.ENA
WE => Q_B[26]~reg0.ENA
WE => Q_B[25]~reg0.ENA
WE => Q_B[24]~reg0.ENA
WE => Q_B[23]~reg0.ENA
WE => Q_B[22]~reg0.ENA
WE => Q_B[21]~reg0.ENA
WE => Q_B[20]~reg0.ENA
WE => Q_B[19]~reg0.ENA
WE => Q_B[18]~reg0.ENA
WE => Q_B[17]~reg0.ENA
WE => Q_B[16]~reg0.ENA
WE => Q_B[15]~reg0.ENA
WE => Q_B[14]~reg0.ENA
WE => Q_B[13]~reg0.ENA
WE => Q_B[12]~reg0.ENA
WE => Q_B[11]~reg0.ENA
WE => Q_B[10]~reg0.ENA
WE => Q_B[9]~reg0.ENA
WE => Q_B[8]~reg0.ENA
WE => Q_B[7]~reg0.ENA
WE => Q_B[6]~reg0.ENA
WE => Q_B[5]~reg0.ENA
WE => Q_B[4]~reg0.ENA
WE => Q_B[3]~reg0.ENA
WE => Q_B[2]~reg0.ENA
WE => Q_B[1]~reg0.ENA
WE => Q_B[0]~reg0.ENA
WE => reg32n_data_logic_vector_array[31][31].ENA
WE => reg32n_data_logic_vector_array[31][30].ENA
WE => reg32n_data_logic_vector_array[31][29].ENA
WE => reg32n_data_logic_vector_array[31][28].ENA
WE => reg32n_data_logic_vector_array[31][27].ENA
WE => reg32n_data_logic_vector_array[31][26].ENA
WE => reg32n_data_logic_vector_array[31][25].ENA
WE => reg32n_data_logic_vector_array[31][24].ENA
WE => reg32n_data_logic_vector_array[31][23].ENA
WE => reg32n_data_logic_vector_array[31][22].ENA
WE => reg32n_data_logic_vector_array[31][21].ENA
WE => reg32n_data_logic_vector_array[31][20].ENA
WE => reg32n_data_logic_vector_array[31][19].ENA
WE => reg32n_data_logic_vector_array[31][18].ENA
WE => reg32n_data_logic_vector_array[31][17].ENA
WE => reg32n_data_logic_vector_array[31][16].ENA
WE => reg32n_data_logic_vector_array[31][15].ENA
WE => reg32n_data_logic_vector_array[31][14].ENA
WE => reg32n_data_logic_vector_array[31][13].ENA
WE => reg32n_data_logic_vector_array[31][12].ENA
WE => reg32n_data_logic_vector_array[31][11].ENA
WE => reg32n_data_logic_vector_array[31][10].ENA
WE => reg32n_data_logic_vector_array[31][9].ENA
WE => reg32n_data_logic_vector_array[31][8].ENA
WE => reg32n_data_logic_vector_array[31][7].ENA
WE => reg32n_data_logic_vector_array[31][6].ENA
WE => reg32n_data_logic_vector_array[31][5].ENA
WE => reg32n_data_logic_vector_array[31][4].ENA
WE => reg32n_data_logic_vector_array[31][3].ENA
WE => reg32n_data_logic_vector_array[31][2].ENA
WE => reg32n_data_logic_vector_array[31][1].ENA
WE => reg32n_data_logic_vector_array[31][0].ENA
WE => reg32n_data_logic_vector_array[30][31].ENA
WE => reg32n_data_logic_vector_array[30][30].ENA
WE => reg32n_data_logic_vector_array[30][29].ENA
WE => reg32n_data_logic_vector_array[30][28].ENA
WE => reg32n_data_logic_vector_array[30][27].ENA
WE => reg32n_data_logic_vector_array[30][26].ENA
WE => reg32n_data_logic_vector_array[30][25].ENA
WE => reg32n_data_logic_vector_array[30][24].ENA
WE => reg32n_data_logic_vector_array[30][23].ENA
WE => reg32n_data_logic_vector_array[30][22].ENA
WE => reg32n_data_logic_vector_array[30][21].ENA
WE => reg32n_data_logic_vector_array[30][20].ENA
WE => reg32n_data_logic_vector_array[30][19].ENA
WE => reg32n_data_logic_vector_array[30][18].ENA
WE => reg32n_data_logic_vector_array[30][17].ENA
WE => reg32n_data_logic_vector_array[30][16].ENA
WE => reg32n_data_logic_vector_array[30][15].ENA
WE => reg32n_data_logic_vector_array[30][14].ENA
WE => reg32n_data_logic_vector_array[30][13].ENA
WE => reg32n_data_logic_vector_array[30][12].ENA
WE => reg32n_data_logic_vector_array[30][11].ENA
WE => reg32n_data_logic_vector_array[30][10].ENA
WE => reg32n_data_logic_vector_array[30][9].ENA
WE => reg32n_data_logic_vector_array[30][8].ENA
WE => reg32n_data_logic_vector_array[30][7].ENA
WE => reg32n_data_logic_vector_array[30][6].ENA
WE => reg32n_data_logic_vector_array[30][5].ENA
WE => reg32n_data_logic_vector_array[30][4].ENA
WE => reg32n_data_logic_vector_array[30][3].ENA
WE => reg32n_data_logic_vector_array[30][2].ENA
WE => reg32n_data_logic_vector_array[30][1].ENA
WE => reg32n_data_logic_vector_array[30][0].ENA
WE => reg32n_data_logic_vector_array[29][31].ENA
WE => reg32n_data_logic_vector_array[29][30].ENA
WE => reg32n_data_logic_vector_array[29][29].ENA
WE => reg32n_data_logic_vector_array[29][28].ENA
WE => reg32n_data_logic_vector_array[29][27].ENA
WE => reg32n_data_logic_vector_array[29][26].ENA
WE => reg32n_data_logic_vector_array[29][25].ENA
WE => reg32n_data_logic_vector_array[29][24].ENA
WE => reg32n_data_logic_vector_array[29][23].ENA
WE => reg32n_data_logic_vector_array[29][22].ENA
WE => reg32n_data_logic_vector_array[29][21].ENA
WE => reg32n_data_logic_vector_array[29][20].ENA
WE => reg32n_data_logic_vector_array[29][19].ENA
WE => reg32n_data_logic_vector_array[29][18].ENA
WE => reg32n_data_logic_vector_array[29][17].ENA
WE => reg32n_data_logic_vector_array[29][16].ENA
WE => reg32n_data_logic_vector_array[29][15].ENA
WE => reg32n_data_logic_vector_array[29][14].ENA
WE => reg32n_data_logic_vector_array[29][13].ENA
WE => reg32n_data_logic_vector_array[29][12].ENA
WE => reg32n_data_logic_vector_array[29][11].ENA
WE => reg32n_data_logic_vector_array[29][10].ENA
WE => reg32n_data_logic_vector_array[29][9].ENA
WE => reg32n_data_logic_vector_array[29][8].ENA
WE => reg32n_data_logic_vector_array[29][7].ENA
WE => reg32n_data_logic_vector_array[29][6].ENA
WE => reg32n_data_logic_vector_array[29][5].ENA
WE => reg32n_data_logic_vector_array[29][4].ENA
WE => reg32n_data_logic_vector_array[29][3].ENA
WE => reg32n_data_logic_vector_array[29][2].ENA
WE => reg32n_data_logic_vector_array[29][1].ENA
WE => reg32n_data_logic_vector_array[29][0].ENA
WE => reg32n_data_logic_vector_array[28][31].ENA
WE => reg32n_data_logic_vector_array[28][30].ENA
WE => reg32n_data_logic_vector_array[28][29].ENA
WE => reg32n_data_logic_vector_array[28][28].ENA
WE => reg32n_data_logic_vector_array[28][27].ENA
WE => reg32n_data_logic_vector_array[28][26].ENA
WE => reg32n_data_logic_vector_array[28][25].ENA
WE => reg32n_data_logic_vector_array[28][24].ENA
WE => reg32n_data_logic_vector_array[28][23].ENA
WE => reg32n_data_logic_vector_array[28][22].ENA
WE => reg32n_data_logic_vector_array[28][21].ENA
WE => reg32n_data_logic_vector_array[28][20].ENA
WE => reg32n_data_logic_vector_array[28][19].ENA
WE => reg32n_data_logic_vector_array[28][18].ENA
WE => reg32n_data_logic_vector_array[28][17].ENA
WE => reg32n_data_logic_vector_array[28][16].ENA
WE => reg32n_data_logic_vector_array[28][15].ENA
WE => reg32n_data_logic_vector_array[28][14].ENA
WE => reg32n_data_logic_vector_array[28][13].ENA
WE => reg32n_data_logic_vector_array[28][12].ENA
WE => reg32n_data_logic_vector_array[28][11].ENA
WE => reg32n_data_logic_vector_array[28][10].ENA
WE => reg32n_data_logic_vector_array[28][9].ENA
WE => reg32n_data_logic_vector_array[28][8].ENA
WE => reg32n_data_logic_vector_array[28][7].ENA
WE => reg32n_data_logic_vector_array[28][6].ENA
WE => reg32n_data_logic_vector_array[28][5].ENA
WE => reg32n_data_logic_vector_array[28][4].ENA
WE => reg32n_data_logic_vector_array[28][3].ENA
WE => reg32n_data_logic_vector_array[28][2].ENA
WE => reg32n_data_logic_vector_array[28][1].ENA
WE => reg32n_data_logic_vector_array[28][0].ENA
WE => reg32n_data_logic_vector_array[27][31].ENA
WE => reg32n_data_logic_vector_array[27][30].ENA
WE => reg32n_data_logic_vector_array[27][29].ENA
WE => reg32n_data_logic_vector_array[27][28].ENA
WE => reg32n_data_logic_vector_array[27][27].ENA
WE => reg32n_data_logic_vector_array[27][26].ENA
WE => reg32n_data_logic_vector_array[27][25].ENA
WE => reg32n_data_logic_vector_array[27][24].ENA
WE => reg32n_data_logic_vector_array[27][23].ENA
WE => reg32n_data_logic_vector_array[27][22].ENA
WE => reg32n_data_logic_vector_array[27][21].ENA
WE => reg32n_data_logic_vector_array[27][20].ENA
WE => reg32n_data_logic_vector_array[27][19].ENA
WE => reg32n_data_logic_vector_array[27][18].ENA
WE => reg32n_data_logic_vector_array[27][17].ENA
WE => reg32n_data_logic_vector_array[27][16].ENA
WE => reg32n_data_logic_vector_array[27][15].ENA
WE => reg32n_data_logic_vector_array[27][14].ENA
WE => reg32n_data_logic_vector_array[27][13].ENA
WE => reg32n_data_logic_vector_array[27][12].ENA
WE => reg32n_data_logic_vector_array[27][11].ENA
WE => reg32n_data_logic_vector_array[27][10].ENA
WE => reg32n_data_logic_vector_array[27][9].ENA
WE => reg32n_data_logic_vector_array[27][8].ENA
WE => reg32n_data_logic_vector_array[27][7].ENA
WE => reg32n_data_logic_vector_array[27][6].ENA
WE => reg32n_data_logic_vector_array[27][5].ENA
WE => reg32n_data_logic_vector_array[27][4].ENA
WE => reg32n_data_logic_vector_array[27][3].ENA
WE => reg32n_data_logic_vector_array[27][2].ENA
WE => reg32n_data_logic_vector_array[27][1].ENA
WE => reg32n_data_logic_vector_array[27][0].ENA
WE => reg32n_data_logic_vector_array[26][31].ENA
WE => reg32n_data_logic_vector_array[26][30].ENA
WE => reg32n_data_logic_vector_array[26][29].ENA
WE => reg32n_data_logic_vector_array[26][28].ENA
WE => reg32n_data_logic_vector_array[26][27].ENA
WE => reg32n_data_logic_vector_array[26][26].ENA
WE => reg32n_data_logic_vector_array[26][25].ENA
WE => reg32n_data_logic_vector_array[26][24].ENA
WE => reg32n_data_logic_vector_array[26][23].ENA
WE => reg32n_data_logic_vector_array[26][22].ENA
WE => reg32n_data_logic_vector_array[26][21].ENA
WE => reg32n_data_logic_vector_array[26][20].ENA
WE => reg32n_data_logic_vector_array[26][19].ENA
WE => reg32n_data_logic_vector_array[26][18].ENA
WE => reg32n_data_logic_vector_array[26][17].ENA
WE => reg32n_data_logic_vector_array[26][16].ENA
WE => reg32n_data_logic_vector_array[26][15].ENA
WE => reg32n_data_logic_vector_array[26][14].ENA
WE => reg32n_data_logic_vector_array[26][13].ENA
WE => reg32n_data_logic_vector_array[26][12].ENA
WE => reg32n_data_logic_vector_array[26][11].ENA
WE => reg32n_data_logic_vector_array[26][10].ENA
WE => reg32n_data_logic_vector_array[26][9].ENA
WE => reg32n_data_logic_vector_array[26][8].ENA
WE => reg32n_data_logic_vector_array[26][7].ENA
WE => reg32n_data_logic_vector_array[26][6].ENA
WE => reg32n_data_logic_vector_array[26][5].ENA
WE => reg32n_data_logic_vector_array[26][4].ENA
WE => reg32n_data_logic_vector_array[26][3].ENA
WE => reg32n_data_logic_vector_array[26][2].ENA
WE => reg32n_data_logic_vector_array[26][1].ENA
WE => reg32n_data_logic_vector_array[26][0].ENA
WE => reg32n_data_logic_vector_array[25][31].ENA
WE => reg32n_data_logic_vector_array[25][30].ENA
WE => reg32n_data_logic_vector_array[25][29].ENA
WE => reg32n_data_logic_vector_array[25][28].ENA
WE => reg32n_data_logic_vector_array[25][27].ENA
WE => reg32n_data_logic_vector_array[25][26].ENA
WE => reg32n_data_logic_vector_array[25][25].ENA
WE => reg32n_data_logic_vector_array[25][24].ENA
WE => reg32n_data_logic_vector_array[25][23].ENA
WE => reg32n_data_logic_vector_array[25][22].ENA
WE => reg32n_data_logic_vector_array[25][21].ENA
WE => reg32n_data_logic_vector_array[25][20].ENA
WE => reg32n_data_logic_vector_array[25][19].ENA
WE => reg32n_data_logic_vector_array[25][18].ENA
WE => reg32n_data_logic_vector_array[25][17].ENA
WE => reg32n_data_logic_vector_array[25][16].ENA
WE => reg32n_data_logic_vector_array[25][15].ENA
WE => reg32n_data_logic_vector_array[25][14].ENA
WE => reg32n_data_logic_vector_array[25][13].ENA
WE => reg32n_data_logic_vector_array[25][12].ENA
WE => reg32n_data_logic_vector_array[25][11].ENA
WE => reg32n_data_logic_vector_array[25][10].ENA
WE => reg32n_data_logic_vector_array[25][9].ENA
WE => reg32n_data_logic_vector_array[25][8].ENA
WE => reg32n_data_logic_vector_array[25][7].ENA
WE => reg32n_data_logic_vector_array[25][6].ENA
WE => reg32n_data_logic_vector_array[25][5].ENA
WE => reg32n_data_logic_vector_array[25][4].ENA
WE => reg32n_data_logic_vector_array[25][3].ENA
WE => reg32n_data_logic_vector_array[25][2].ENA
WE => reg32n_data_logic_vector_array[25][1].ENA
WE => reg32n_data_logic_vector_array[25][0].ENA
WE => reg32n_data_logic_vector_array[24][31].ENA
WE => reg32n_data_logic_vector_array[24][30].ENA
WE => reg32n_data_logic_vector_array[24][29].ENA
WE => reg32n_data_logic_vector_array[24][28].ENA
WE => reg32n_data_logic_vector_array[24][27].ENA
WE => reg32n_data_logic_vector_array[24][26].ENA
WE => reg32n_data_logic_vector_array[24][25].ENA
WE => reg32n_data_logic_vector_array[24][24].ENA
WE => reg32n_data_logic_vector_array[24][23].ENA
WE => reg32n_data_logic_vector_array[24][22].ENA
WE => reg32n_data_logic_vector_array[24][21].ENA
WE => reg32n_data_logic_vector_array[24][20].ENA
WE => reg32n_data_logic_vector_array[24][19].ENA
WE => reg32n_data_logic_vector_array[24][18].ENA
WE => reg32n_data_logic_vector_array[24][17].ENA
WE => reg32n_data_logic_vector_array[24][16].ENA
WE => reg32n_data_logic_vector_array[24][15].ENA
WE => reg32n_data_logic_vector_array[24][14].ENA
WE => reg32n_data_logic_vector_array[24][13].ENA
WE => reg32n_data_logic_vector_array[24][12].ENA
WE => reg32n_data_logic_vector_array[24][11].ENA
WE => reg32n_data_logic_vector_array[24][10].ENA
WE => reg32n_data_logic_vector_array[24][9].ENA
WE => reg32n_data_logic_vector_array[24][8].ENA
WE => reg32n_data_logic_vector_array[24][7].ENA
WE => reg32n_data_logic_vector_array[24][6].ENA
WE => reg32n_data_logic_vector_array[24][5].ENA
WE => reg32n_data_logic_vector_array[24][4].ENA
WE => reg32n_data_logic_vector_array[24][3].ENA
WE => reg32n_data_logic_vector_array[24][2].ENA
WE => reg32n_data_logic_vector_array[24][1].ENA
WE => reg32n_data_logic_vector_array[24][0].ENA
WE => reg32n_data_logic_vector_array[23][31].ENA
WE => reg32n_data_logic_vector_array[23][30].ENA
WE => reg32n_data_logic_vector_array[23][29].ENA
WE => reg32n_data_logic_vector_array[23][28].ENA
WE => reg32n_data_logic_vector_array[23][27].ENA
WE => reg32n_data_logic_vector_array[23][26].ENA
WE => reg32n_data_logic_vector_array[23][25].ENA
WE => reg32n_data_logic_vector_array[23][24].ENA
WE => reg32n_data_logic_vector_array[23][23].ENA
WE => reg32n_data_logic_vector_array[23][22].ENA
WE => reg32n_data_logic_vector_array[23][21].ENA
WE => reg32n_data_logic_vector_array[23][20].ENA
WE => reg32n_data_logic_vector_array[23][19].ENA
WE => reg32n_data_logic_vector_array[23][18].ENA
WE => reg32n_data_logic_vector_array[23][17].ENA
WE => reg32n_data_logic_vector_array[23][16].ENA
WE => reg32n_data_logic_vector_array[23][15].ENA
WE => reg32n_data_logic_vector_array[23][14].ENA
WE => reg32n_data_logic_vector_array[23][13].ENA
WE => reg32n_data_logic_vector_array[23][12].ENA
WE => reg32n_data_logic_vector_array[23][11].ENA
WE => reg32n_data_logic_vector_array[23][10].ENA
WE => reg32n_data_logic_vector_array[23][9].ENA
WE => reg32n_data_logic_vector_array[23][8].ENA
WE => reg32n_data_logic_vector_array[23][7].ENA
WE => reg32n_data_logic_vector_array[23][6].ENA
WE => reg32n_data_logic_vector_array[23][5].ENA
WE => reg32n_data_logic_vector_array[23][4].ENA
WE => reg32n_data_logic_vector_array[23][3].ENA
WE => reg32n_data_logic_vector_array[23][2].ENA
WE => reg32n_data_logic_vector_array[23][1].ENA
WE => reg32n_data_logic_vector_array[23][0].ENA
WE => reg32n_data_logic_vector_array[22][31].ENA
WE => reg32n_data_logic_vector_array[22][30].ENA
WE => reg32n_data_logic_vector_array[22][29].ENA
WE => reg32n_data_logic_vector_array[22][28].ENA
WE => reg32n_data_logic_vector_array[22][27].ENA
WE => reg32n_data_logic_vector_array[22][26].ENA
WE => reg32n_data_logic_vector_array[22][25].ENA
WE => reg32n_data_logic_vector_array[22][24].ENA
WE => reg32n_data_logic_vector_array[22][23].ENA
WE => reg32n_data_logic_vector_array[22][22].ENA
WE => reg32n_data_logic_vector_array[22][21].ENA
WE => reg32n_data_logic_vector_array[22][20].ENA
WE => reg32n_data_logic_vector_array[22][19].ENA
WE => reg32n_data_logic_vector_array[22][18].ENA
WE => reg32n_data_logic_vector_array[22][17].ENA
WE => reg32n_data_logic_vector_array[22][16].ENA
WE => reg32n_data_logic_vector_array[22][15].ENA
WE => reg32n_data_logic_vector_array[22][14].ENA
WE => reg32n_data_logic_vector_array[22][13].ENA
WE => reg32n_data_logic_vector_array[22][12].ENA
WE => reg32n_data_logic_vector_array[22][11].ENA
WE => reg32n_data_logic_vector_array[22][10].ENA
WE => reg32n_data_logic_vector_array[22][9].ENA
WE => reg32n_data_logic_vector_array[22][8].ENA
WE => reg32n_data_logic_vector_array[22][7].ENA
WE => reg32n_data_logic_vector_array[22][6].ENA
WE => reg32n_data_logic_vector_array[22][5].ENA
WE => reg32n_data_logic_vector_array[22][4].ENA
WE => reg32n_data_logic_vector_array[22][3].ENA
WE => reg32n_data_logic_vector_array[22][2].ENA
WE => reg32n_data_logic_vector_array[22][1].ENA
WE => reg32n_data_logic_vector_array[22][0].ENA
WE => reg32n_data_logic_vector_array[21][31].ENA
WE => reg32n_data_logic_vector_array[21][30].ENA
WE => reg32n_data_logic_vector_array[21][29].ENA
WE => reg32n_data_logic_vector_array[21][28].ENA
WE => reg32n_data_logic_vector_array[21][27].ENA
WE => reg32n_data_logic_vector_array[21][26].ENA
WE => reg32n_data_logic_vector_array[21][25].ENA
WE => reg32n_data_logic_vector_array[21][24].ENA
WE => reg32n_data_logic_vector_array[21][23].ENA
WE => reg32n_data_logic_vector_array[21][22].ENA
WE => reg32n_data_logic_vector_array[21][21].ENA
WE => reg32n_data_logic_vector_array[21][20].ENA
WE => reg32n_data_logic_vector_array[21][19].ENA
WE => reg32n_data_logic_vector_array[21][18].ENA
WE => reg32n_data_logic_vector_array[21][17].ENA
WE => reg32n_data_logic_vector_array[21][16].ENA
WE => reg32n_data_logic_vector_array[21][15].ENA
WE => reg32n_data_logic_vector_array[21][14].ENA
WE => reg32n_data_logic_vector_array[21][13].ENA
WE => reg32n_data_logic_vector_array[21][12].ENA
WE => reg32n_data_logic_vector_array[21][11].ENA
WE => reg32n_data_logic_vector_array[21][10].ENA
WE => reg32n_data_logic_vector_array[21][9].ENA
WE => reg32n_data_logic_vector_array[21][8].ENA
WE => reg32n_data_logic_vector_array[21][7].ENA
WE => reg32n_data_logic_vector_array[21][6].ENA
WE => reg32n_data_logic_vector_array[21][5].ENA
WE => reg32n_data_logic_vector_array[21][4].ENA
WE => reg32n_data_logic_vector_array[21][3].ENA
WE => reg32n_data_logic_vector_array[21][2].ENA
WE => reg32n_data_logic_vector_array[21][1].ENA
WE => reg32n_data_logic_vector_array[21][0].ENA
WE => reg32n_data_logic_vector_array[20][31].ENA
WE => reg32n_data_logic_vector_array[20][30].ENA
WE => reg32n_data_logic_vector_array[20][29].ENA
WE => reg32n_data_logic_vector_array[20][28].ENA
WE => reg32n_data_logic_vector_array[20][27].ENA
WE => reg32n_data_logic_vector_array[20][26].ENA
WE => reg32n_data_logic_vector_array[20][25].ENA
WE => reg32n_data_logic_vector_array[20][24].ENA
WE => reg32n_data_logic_vector_array[20][23].ENA
WE => reg32n_data_logic_vector_array[20][22].ENA
WE => reg32n_data_logic_vector_array[20][21].ENA
WE => reg32n_data_logic_vector_array[20][20].ENA
WE => reg32n_data_logic_vector_array[20][19].ENA
WE => reg32n_data_logic_vector_array[20][18].ENA
WE => reg32n_data_logic_vector_array[20][17].ENA
WE => reg32n_data_logic_vector_array[20][16].ENA
WE => reg32n_data_logic_vector_array[20][15].ENA
WE => reg32n_data_logic_vector_array[20][14].ENA
WE => reg32n_data_logic_vector_array[20][13].ENA
WE => reg32n_data_logic_vector_array[20][12].ENA
WE => reg32n_data_logic_vector_array[20][11].ENA
WE => reg32n_data_logic_vector_array[20][10].ENA
WE => reg32n_data_logic_vector_array[20][9].ENA
WE => reg32n_data_logic_vector_array[20][8].ENA
WE => reg32n_data_logic_vector_array[20][7].ENA
WE => reg32n_data_logic_vector_array[20][6].ENA
WE => reg32n_data_logic_vector_array[20][5].ENA
WE => reg32n_data_logic_vector_array[20][4].ENA
WE => reg32n_data_logic_vector_array[20][3].ENA
WE => reg32n_data_logic_vector_array[20][2].ENA
WE => reg32n_data_logic_vector_array[20][1].ENA
WE => reg32n_data_logic_vector_array[20][0].ENA
WE => reg32n_data_logic_vector_array[19][31].ENA
WE => reg32n_data_logic_vector_array[19][30].ENA
WE => reg32n_data_logic_vector_array[19][29].ENA
WE => reg32n_data_logic_vector_array[19][28].ENA
WE => reg32n_data_logic_vector_array[19][27].ENA
WE => reg32n_data_logic_vector_array[19][26].ENA
WE => reg32n_data_logic_vector_array[19][25].ENA
WE => reg32n_data_logic_vector_array[19][24].ENA
WE => reg32n_data_logic_vector_array[19][23].ENA
WE => reg32n_data_logic_vector_array[19][22].ENA
WE => reg32n_data_logic_vector_array[19][21].ENA
WE => reg32n_data_logic_vector_array[19][20].ENA
WE => reg32n_data_logic_vector_array[19][19].ENA
WE => reg32n_data_logic_vector_array[19][18].ENA
WE => reg32n_data_logic_vector_array[19][17].ENA
WE => reg32n_data_logic_vector_array[19][16].ENA
WE => reg32n_data_logic_vector_array[19][15].ENA
WE => reg32n_data_logic_vector_array[19][14].ENA
WE => reg32n_data_logic_vector_array[19][13].ENA
WE => reg32n_data_logic_vector_array[19][12].ENA
WE => reg32n_data_logic_vector_array[19][11].ENA
WE => reg32n_data_logic_vector_array[19][10].ENA
WE => reg32n_data_logic_vector_array[19][9].ENA
WE => reg32n_data_logic_vector_array[19][8].ENA
WE => reg32n_data_logic_vector_array[19][7].ENA
WE => reg32n_data_logic_vector_array[19][6].ENA
WE => reg32n_data_logic_vector_array[19][5].ENA
WE => reg32n_data_logic_vector_array[19][4].ENA
WE => reg32n_data_logic_vector_array[19][3].ENA
WE => reg32n_data_logic_vector_array[19][2].ENA
WE => reg32n_data_logic_vector_array[19][1].ENA
WE => reg32n_data_logic_vector_array[19][0].ENA
WE => reg32n_data_logic_vector_array[18][31].ENA
WE => reg32n_data_logic_vector_array[18][30].ENA
WE => reg32n_data_logic_vector_array[18][29].ENA
WE => reg32n_data_logic_vector_array[18][28].ENA
WE => reg32n_data_logic_vector_array[18][27].ENA
WE => reg32n_data_logic_vector_array[18][26].ENA
WE => reg32n_data_logic_vector_array[18][25].ENA
WE => reg32n_data_logic_vector_array[18][24].ENA
WE => reg32n_data_logic_vector_array[18][23].ENA
WE => reg32n_data_logic_vector_array[18][22].ENA
WE => reg32n_data_logic_vector_array[18][21].ENA
WE => reg32n_data_logic_vector_array[18][20].ENA
WE => reg32n_data_logic_vector_array[18][19].ENA
WE => reg32n_data_logic_vector_array[18][18].ENA
WE => reg32n_data_logic_vector_array[18][17].ENA
WE => reg32n_data_logic_vector_array[18][16].ENA
WE => reg32n_data_logic_vector_array[18][15].ENA
WE => reg32n_data_logic_vector_array[18][14].ENA
WE => reg32n_data_logic_vector_array[18][13].ENA
WE => reg32n_data_logic_vector_array[18][12].ENA
WE => reg32n_data_logic_vector_array[18][11].ENA
WE => reg32n_data_logic_vector_array[18][10].ENA
WE => reg32n_data_logic_vector_array[18][9].ENA
WE => reg32n_data_logic_vector_array[18][8].ENA
WE => reg32n_data_logic_vector_array[18][7].ENA
WE => reg32n_data_logic_vector_array[18][6].ENA
WE => reg32n_data_logic_vector_array[18][5].ENA
WE => reg32n_data_logic_vector_array[18][4].ENA
WE => reg32n_data_logic_vector_array[18][3].ENA
WE => reg32n_data_logic_vector_array[18][2].ENA
WE => reg32n_data_logic_vector_array[18][1].ENA
WE => reg32n_data_logic_vector_array[18][0].ENA
WE => reg32n_data_logic_vector_array[17][31].ENA
WE => reg32n_data_logic_vector_array[17][30].ENA
WE => reg32n_data_logic_vector_array[17][29].ENA
WE => reg32n_data_logic_vector_array[17][28].ENA
WE => reg32n_data_logic_vector_array[17][27].ENA
WE => reg32n_data_logic_vector_array[17][26].ENA
WE => reg32n_data_logic_vector_array[17][25].ENA
WE => reg32n_data_logic_vector_array[17][24].ENA
WE => reg32n_data_logic_vector_array[17][23].ENA
WE => reg32n_data_logic_vector_array[17][22].ENA
WE => reg32n_data_logic_vector_array[17][21].ENA
WE => reg32n_data_logic_vector_array[17][20].ENA
WE => reg32n_data_logic_vector_array[17][19].ENA
WE => reg32n_data_logic_vector_array[17][18].ENA
WE => reg32n_data_logic_vector_array[17][17].ENA
WE => reg32n_data_logic_vector_array[17][16].ENA
WE => reg32n_data_logic_vector_array[17][15].ENA
WE => reg32n_data_logic_vector_array[17][14].ENA
WE => reg32n_data_logic_vector_array[17][13].ENA
WE => reg32n_data_logic_vector_array[17][12].ENA
WE => reg32n_data_logic_vector_array[17][11].ENA
WE => reg32n_data_logic_vector_array[17][10].ENA
WE => reg32n_data_logic_vector_array[17][9].ENA
WE => reg32n_data_logic_vector_array[17][8].ENA
WE => reg32n_data_logic_vector_array[17][7].ENA
WE => reg32n_data_logic_vector_array[17][6].ENA
WE => reg32n_data_logic_vector_array[17][5].ENA
WE => reg32n_data_logic_vector_array[17][4].ENA
WE => reg32n_data_logic_vector_array[17][3].ENA
WE => reg32n_data_logic_vector_array[17][2].ENA
WE => reg32n_data_logic_vector_array[17][1].ENA
WE => reg32n_data_logic_vector_array[17][0].ENA
WE => reg32n_data_logic_vector_array[16][31].ENA
WE => reg32n_data_logic_vector_array[16][30].ENA
WE => reg32n_data_logic_vector_array[16][29].ENA
WE => reg32n_data_logic_vector_array[16][28].ENA
WE => reg32n_data_logic_vector_array[16][27].ENA
WE => reg32n_data_logic_vector_array[16][26].ENA
WE => reg32n_data_logic_vector_array[16][25].ENA
WE => reg32n_data_logic_vector_array[16][24].ENA
WE => reg32n_data_logic_vector_array[16][23].ENA
WE => reg32n_data_logic_vector_array[16][22].ENA
WE => reg32n_data_logic_vector_array[16][21].ENA
WE => reg32n_data_logic_vector_array[16][20].ENA
WE => reg32n_data_logic_vector_array[16][19].ENA
WE => reg32n_data_logic_vector_array[16][18].ENA
WE => reg32n_data_logic_vector_array[16][17].ENA
WE => reg32n_data_logic_vector_array[16][16].ENA
WE => reg32n_data_logic_vector_array[16][15].ENA
WE => reg32n_data_logic_vector_array[16][14].ENA
WE => reg32n_data_logic_vector_array[16][13].ENA
WE => reg32n_data_logic_vector_array[16][12].ENA
WE => reg32n_data_logic_vector_array[16][11].ENA
WE => reg32n_data_logic_vector_array[16][10].ENA
WE => reg32n_data_logic_vector_array[16][9].ENA
WE => reg32n_data_logic_vector_array[16][8].ENA
WE => reg32n_data_logic_vector_array[16][7].ENA
WE => reg32n_data_logic_vector_array[16][6].ENA
WE => reg32n_data_logic_vector_array[16][5].ENA
WE => reg32n_data_logic_vector_array[16][4].ENA
WE => reg32n_data_logic_vector_array[16][3].ENA
WE => reg32n_data_logic_vector_array[16][2].ENA
WE => reg32n_data_logic_vector_array[16][1].ENA
WE => reg32n_data_logic_vector_array[16][0].ENA
WE => reg32n_data_logic_vector_array[15][31].ENA
WE => reg32n_data_logic_vector_array[15][30].ENA
WE => reg32n_data_logic_vector_array[15][29].ENA
WE => reg32n_data_logic_vector_array[15][28].ENA
WE => reg32n_data_logic_vector_array[15][27].ENA
WE => reg32n_data_logic_vector_array[15][26].ENA
WE => reg32n_data_logic_vector_array[15][25].ENA
WE => reg32n_data_logic_vector_array[15][24].ENA
WE => reg32n_data_logic_vector_array[15][23].ENA
WE => reg32n_data_logic_vector_array[15][22].ENA
WE => reg32n_data_logic_vector_array[15][21].ENA
WE => reg32n_data_logic_vector_array[15][20].ENA
WE => reg32n_data_logic_vector_array[15][19].ENA
WE => reg32n_data_logic_vector_array[15][18].ENA
WE => reg32n_data_logic_vector_array[15][17].ENA
WE => reg32n_data_logic_vector_array[15][16].ENA
WE => reg32n_data_logic_vector_array[15][15].ENA
WE => reg32n_data_logic_vector_array[15][14].ENA
WE => reg32n_data_logic_vector_array[15][13].ENA
WE => reg32n_data_logic_vector_array[15][12].ENA
WE => reg32n_data_logic_vector_array[15][11].ENA
WE => reg32n_data_logic_vector_array[15][10].ENA
WE => reg32n_data_logic_vector_array[15][9].ENA
WE => reg32n_data_logic_vector_array[15][8].ENA
WE => reg32n_data_logic_vector_array[15][7].ENA
WE => reg32n_data_logic_vector_array[15][6].ENA
WE => reg32n_data_logic_vector_array[15][5].ENA
WE => reg32n_data_logic_vector_array[15][4].ENA
WE => reg32n_data_logic_vector_array[15][3].ENA
WE => reg32n_data_logic_vector_array[15][2].ENA
WE => reg32n_data_logic_vector_array[15][1].ENA
WE => reg32n_data_logic_vector_array[15][0].ENA
WE => reg32n_data_logic_vector_array[14][31].ENA
WE => reg32n_data_logic_vector_array[14][30].ENA
WE => reg32n_data_logic_vector_array[14][29].ENA
WE => reg32n_data_logic_vector_array[14][28].ENA
WE => reg32n_data_logic_vector_array[14][27].ENA
WE => reg32n_data_logic_vector_array[14][26].ENA
WE => reg32n_data_logic_vector_array[14][25].ENA
WE => reg32n_data_logic_vector_array[14][24].ENA
WE => reg32n_data_logic_vector_array[14][23].ENA
WE => reg32n_data_logic_vector_array[14][22].ENA
WE => reg32n_data_logic_vector_array[14][21].ENA
WE => reg32n_data_logic_vector_array[14][20].ENA
WE => reg32n_data_logic_vector_array[14][19].ENA
WE => reg32n_data_logic_vector_array[14][18].ENA
WE => reg32n_data_logic_vector_array[14][17].ENA
WE => reg32n_data_logic_vector_array[14][16].ENA
WE => reg32n_data_logic_vector_array[14][15].ENA
WE => reg32n_data_logic_vector_array[14][14].ENA
WE => reg32n_data_logic_vector_array[14][13].ENA
WE => reg32n_data_logic_vector_array[14][12].ENA
WE => reg32n_data_logic_vector_array[14][11].ENA
WE => reg32n_data_logic_vector_array[14][10].ENA
WE => reg32n_data_logic_vector_array[14][9].ENA
WE => reg32n_data_logic_vector_array[14][8].ENA
WE => reg32n_data_logic_vector_array[14][7].ENA
WE => reg32n_data_logic_vector_array[14][6].ENA
WE => reg32n_data_logic_vector_array[14][5].ENA
WE => reg32n_data_logic_vector_array[14][4].ENA
WE => reg32n_data_logic_vector_array[14][3].ENA
WE => reg32n_data_logic_vector_array[14][2].ENA
WE => reg32n_data_logic_vector_array[14][1].ENA
WE => reg32n_data_logic_vector_array[14][0].ENA
WE => reg32n_data_logic_vector_array[13][31].ENA
WE => reg32n_data_logic_vector_array[13][30].ENA
WE => reg32n_data_logic_vector_array[13][29].ENA
WE => reg32n_data_logic_vector_array[13][28].ENA
WE => reg32n_data_logic_vector_array[13][27].ENA
WE => reg32n_data_logic_vector_array[13][26].ENA
WE => reg32n_data_logic_vector_array[13][25].ENA
WE => reg32n_data_logic_vector_array[13][24].ENA
WE => reg32n_data_logic_vector_array[13][23].ENA
WE => reg32n_data_logic_vector_array[13][22].ENA
WE => reg32n_data_logic_vector_array[13][21].ENA
WE => reg32n_data_logic_vector_array[13][20].ENA
WE => reg32n_data_logic_vector_array[13][19].ENA
WE => reg32n_data_logic_vector_array[13][18].ENA
WE => reg32n_data_logic_vector_array[13][17].ENA
WE => reg32n_data_logic_vector_array[13][16].ENA
WE => reg32n_data_logic_vector_array[13][15].ENA
WE => reg32n_data_logic_vector_array[13][14].ENA
WE => reg32n_data_logic_vector_array[13][13].ENA
WE => reg32n_data_logic_vector_array[13][12].ENA
WE => reg32n_data_logic_vector_array[13][11].ENA
WE => reg32n_data_logic_vector_array[13][10].ENA
WE => reg32n_data_logic_vector_array[13][9].ENA
WE => reg32n_data_logic_vector_array[13][8].ENA
WE => reg32n_data_logic_vector_array[13][7].ENA
WE => reg32n_data_logic_vector_array[13][6].ENA
WE => reg32n_data_logic_vector_array[13][5].ENA
WE => reg32n_data_logic_vector_array[13][4].ENA
WE => reg32n_data_logic_vector_array[13][3].ENA
WE => reg32n_data_logic_vector_array[13][2].ENA
WE => reg32n_data_logic_vector_array[13][1].ENA
WE => reg32n_data_logic_vector_array[13][0].ENA
WE => reg32n_data_logic_vector_array[12][31].ENA
WE => reg32n_data_logic_vector_array[12][30].ENA
WE => reg32n_data_logic_vector_array[12][29].ENA
WE => reg32n_data_logic_vector_array[12][28].ENA
WE => reg32n_data_logic_vector_array[12][27].ENA
WE => reg32n_data_logic_vector_array[12][26].ENA
WE => reg32n_data_logic_vector_array[12][25].ENA
WE => reg32n_data_logic_vector_array[12][24].ENA
WE => reg32n_data_logic_vector_array[12][23].ENA
WE => reg32n_data_logic_vector_array[12][22].ENA
WE => reg32n_data_logic_vector_array[12][21].ENA
WE => reg32n_data_logic_vector_array[12][20].ENA
WE => reg32n_data_logic_vector_array[12][19].ENA
WE => reg32n_data_logic_vector_array[12][18].ENA
WE => reg32n_data_logic_vector_array[12][17].ENA
WE => reg32n_data_logic_vector_array[12][16].ENA
WE => reg32n_data_logic_vector_array[12][15].ENA
WE => reg32n_data_logic_vector_array[12][14].ENA
WE => reg32n_data_logic_vector_array[12][13].ENA
WE => reg32n_data_logic_vector_array[12][12].ENA
WE => reg32n_data_logic_vector_array[12][11].ENA
WE => reg32n_data_logic_vector_array[12][10].ENA
WE => reg32n_data_logic_vector_array[12][9].ENA
WE => reg32n_data_logic_vector_array[12][8].ENA
WE => reg32n_data_logic_vector_array[12][7].ENA
WE => reg32n_data_logic_vector_array[12][6].ENA
WE => reg32n_data_logic_vector_array[12][5].ENA
WE => reg32n_data_logic_vector_array[12][4].ENA
WE => reg32n_data_logic_vector_array[12][3].ENA
WE => reg32n_data_logic_vector_array[12][2].ENA
WE => reg32n_data_logic_vector_array[12][1].ENA
WE => reg32n_data_logic_vector_array[12][0].ENA
WE => reg32n_data_logic_vector_array[11][31].ENA
WE => reg32n_data_logic_vector_array[11][30].ENA
WE => reg32n_data_logic_vector_array[11][29].ENA
WE => reg32n_data_logic_vector_array[11][28].ENA
WE => reg32n_data_logic_vector_array[11][27].ENA
WE => reg32n_data_logic_vector_array[11][26].ENA
WE => reg32n_data_logic_vector_array[11][25].ENA
WE => reg32n_data_logic_vector_array[11][24].ENA
WE => reg32n_data_logic_vector_array[11][23].ENA
WE => reg32n_data_logic_vector_array[11][22].ENA
WE => reg32n_data_logic_vector_array[11][21].ENA
WE => reg32n_data_logic_vector_array[11][20].ENA
WE => reg32n_data_logic_vector_array[11][19].ENA
WE => reg32n_data_logic_vector_array[11][18].ENA
WE => reg32n_data_logic_vector_array[11][17].ENA
WE => reg32n_data_logic_vector_array[11][16].ENA
WE => reg32n_data_logic_vector_array[11][15].ENA
WE => reg32n_data_logic_vector_array[11][14].ENA
WE => reg32n_data_logic_vector_array[11][13].ENA
WE => reg32n_data_logic_vector_array[11][12].ENA
WE => reg32n_data_logic_vector_array[11][11].ENA
WE => reg32n_data_logic_vector_array[11][10].ENA
WE => reg32n_data_logic_vector_array[11][9].ENA
WE => reg32n_data_logic_vector_array[11][8].ENA
WE => reg32n_data_logic_vector_array[11][7].ENA
WE => reg32n_data_logic_vector_array[11][6].ENA
WE => reg32n_data_logic_vector_array[11][5].ENA
WE => reg32n_data_logic_vector_array[11][4].ENA
WE => reg32n_data_logic_vector_array[11][3].ENA
WE => reg32n_data_logic_vector_array[11][2].ENA
WE => reg32n_data_logic_vector_array[11][1].ENA
WE => reg32n_data_logic_vector_array[11][0].ENA
WE => reg32n_data_logic_vector_array[10][31].ENA
WE => reg32n_data_logic_vector_array[10][30].ENA
WE => reg32n_data_logic_vector_array[10][29].ENA
WE => reg32n_data_logic_vector_array[10][28].ENA
WE => reg32n_data_logic_vector_array[10][27].ENA
WE => reg32n_data_logic_vector_array[10][26].ENA
WE => reg32n_data_logic_vector_array[10][25].ENA
WE => reg32n_data_logic_vector_array[10][24].ENA
WE => reg32n_data_logic_vector_array[10][23].ENA
WE => reg32n_data_logic_vector_array[10][22].ENA
WE => reg32n_data_logic_vector_array[10][21].ENA
WE => reg32n_data_logic_vector_array[10][20].ENA
WE => reg32n_data_logic_vector_array[10][19].ENA
WE => reg32n_data_logic_vector_array[10][18].ENA
WE => reg32n_data_logic_vector_array[10][17].ENA
WE => reg32n_data_logic_vector_array[10][16].ENA
WE => reg32n_data_logic_vector_array[10][15].ENA
WE => reg32n_data_logic_vector_array[10][14].ENA
WE => reg32n_data_logic_vector_array[10][13].ENA
WE => reg32n_data_logic_vector_array[10][12].ENA
WE => reg32n_data_logic_vector_array[10][11].ENA
WE => reg32n_data_logic_vector_array[10][10].ENA
WE => reg32n_data_logic_vector_array[10][9].ENA
WE => reg32n_data_logic_vector_array[10][8].ENA
WE => reg32n_data_logic_vector_array[10][7].ENA
WE => reg32n_data_logic_vector_array[10][6].ENA
WE => reg32n_data_logic_vector_array[10][5].ENA
WE => reg32n_data_logic_vector_array[10][4].ENA
WE => reg32n_data_logic_vector_array[10][3].ENA
WE => reg32n_data_logic_vector_array[10][2].ENA
WE => reg32n_data_logic_vector_array[10][1].ENA
WE => reg32n_data_logic_vector_array[10][0].ENA
WE => reg32n_data_logic_vector_array[9][31].ENA
WE => reg32n_data_logic_vector_array[9][30].ENA
WE => reg32n_data_logic_vector_array[9][29].ENA
WE => reg32n_data_logic_vector_array[9][28].ENA
WE => reg32n_data_logic_vector_array[9][27].ENA
WE => reg32n_data_logic_vector_array[9][26].ENA
WE => reg32n_data_logic_vector_array[9][25].ENA
WE => reg32n_data_logic_vector_array[9][24].ENA
WE => reg32n_data_logic_vector_array[9][23].ENA
WE => reg32n_data_logic_vector_array[9][22].ENA
WE => reg32n_data_logic_vector_array[9][21].ENA
WE => reg32n_data_logic_vector_array[9][20].ENA
WE => reg32n_data_logic_vector_array[9][19].ENA
WE => reg32n_data_logic_vector_array[9][18].ENA
WE => reg32n_data_logic_vector_array[9][17].ENA
WE => reg32n_data_logic_vector_array[9][16].ENA
WE => reg32n_data_logic_vector_array[9][15].ENA
WE => reg32n_data_logic_vector_array[9][14].ENA
WE => reg32n_data_logic_vector_array[9][13].ENA
WE => reg32n_data_logic_vector_array[9][12].ENA
WE => reg32n_data_logic_vector_array[9][11].ENA
WE => reg32n_data_logic_vector_array[9][10].ENA
WE => reg32n_data_logic_vector_array[9][9].ENA
WE => reg32n_data_logic_vector_array[9][8].ENA
WE => reg32n_data_logic_vector_array[9][7].ENA
WE => reg32n_data_logic_vector_array[9][6].ENA
WE => reg32n_data_logic_vector_array[9][5].ENA
WE => reg32n_data_logic_vector_array[9][4].ENA
WE => reg32n_data_logic_vector_array[9][3].ENA
WE => reg32n_data_logic_vector_array[9][2].ENA
WE => reg32n_data_logic_vector_array[9][1].ENA
WE => reg32n_data_logic_vector_array[9][0].ENA
WE => reg32n_data_logic_vector_array[8][31].ENA
WE => reg32n_data_logic_vector_array[8][30].ENA
WE => reg32n_data_logic_vector_array[8][29].ENA
WE => reg32n_data_logic_vector_array[8][28].ENA
WE => reg32n_data_logic_vector_array[8][27].ENA
WE => reg32n_data_logic_vector_array[8][26].ENA
WE => reg32n_data_logic_vector_array[8][25].ENA
WE => reg32n_data_logic_vector_array[8][24].ENA
WE => reg32n_data_logic_vector_array[8][23].ENA
WE => reg32n_data_logic_vector_array[8][22].ENA
WE => reg32n_data_logic_vector_array[8][21].ENA
WE => reg32n_data_logic_vector_array[8][20].ENA
WE => reg32n_data_logic_vector_array[8][19].ENA
WE => reg32n_data_logic_vector_array[8][18].ENA
WE => reg32n_data_logic_vector_array[8][17].ENA
WE => reg32n_data_logic_vector_array[8][16].ENA
WE => reg32n_data_logic_vector_array[8][15].ENA
WE => reg32n_data_logic_vector_array[8][14].ENA
WE => reg32n_data_logic_vector_array[8][13].ENA
WE => reg32n_data_logic_vector_array[8][12].ENA
WE => reg32n_data_logic_vector_array[8][11].ENA
WE => reg32n_data_logic_vector_array[8][10].ENA
WE => reg32n_data_logic_vector_array[8][9].ENA
WE => reg32n_data_logic_vector_array[8][8].ENA
WE => reg32n_data_logic_vector_array[8][7].ENA
WE => reg32n_data_logic_vector_array[8][6].ENA
WE => reg32n_data_logic_vector_array[8][5].ENA
WE => reg32n_data_logic_vector_array[8][4].ENA
WE => reg32n_data_logic_vector_array[8][3].ENA
WE => reg32n_data_logic_vector_array[8][2].ENA
WE => reg32n_data_logic_vector_array[8][1].ENA
WE => reg32n_data_logic_vector_array[8][0].ENA
WE => reg32n_data_logic_vector_array[7][31].ENA
WE => reg32n_data_logic_vector_array[7][30].ENA
WE => reg32n_data_logic_vector_array[7][29].ENA
WE => reg32n_data_logic_vector_array[7][28].ENA
WE => reg32n_data_logic_vector_array[7][27].ENA
WE => reg32n_data_logic_vector_array[7][26].ENA
WE => reg32n_data_logic_vector_array[7][25].ENA
WE => reg32n_data_logic_vector_array[7][24].ENA
WE => reg32n_data_logic_vector_array[7][23].ENA
WE => reg32n_data_logic_vector_array[7][22].ENA
WE => reg32n_data_logic_vector_array[7][21].ENA
WE => reg32n_data_logic_vector_array[7][20].ENA
WE => reg32n_data_logic_vector_array[7][19].ENA
WE => reg32n_data_logic_vector_array[7][18].ENA
WE => reg32n_data_logic_vector_array[7][17].ENA
WE => reg32n_data_logic_vector_array[7][16].ENA
WE => reg32n_data_logic_vector_array[7][15].ENA
WE => reg32n_data_logic_vector_array[7][14].ENA
WE => reg32n_data_logic_vector_array[7][13].ENA
WE => reg32n_data_logic_vector_array[7][12].ENA
WE => reg32n_data_logic_vector_array[7][11].ENA
WE => reg32n_data_logic_vector_array[7][10].ENA
WE => reg32n_data_logic_vector_array[7][9].ENA
WE => reg32n_data_logic_vector_array[7][8].ENA
WE => reg32n_data_logic_vector_array[7][7].ENA
WE => reg32n_data_logic_vector_array[7][6].ENA
WE => reg32n_data_logic_vector_array[7][5].ENA
WE => reg32n_data_logic_vector_array[7][4].ENA
WE => reg32n_data_logic_vector_array[7][3].ENA
WE => reg32n_data_logic_vector_array[7][2].ENA
WE => reg32n_data_logic_vector_array[7][1].ENA
WE => reg32n_data_logic_vector_array[7][0].ENA
WE => reg32n_data_logic_vector_array[6][31].ENA
WE => reg32n_data_logic_vector_array[6][30].ENA
WE => reg32n_data_logic_vector_array[6][29].ENA
WE => reg32n_data_logic_vector_array[6][28].ENA
WE => reg32n_data_logic_vector_array[6][27].ENA
WE => reg32n_data_logic_vector_array[6][26].ENA
WE => reg32n_data_logic_vector_array[6][25].ENA
WE => reg32n_data_logic_vector_array[6][24].ENA
WE => reg32n_data_logic_vector_array[6][23].ENA
WE => reg32n_data_logic_vector_array[6][22].ENA
WE => reg32n_data_logic_vector_array[6][21].ENA
WE => reg32n_data_logic_vector_array[6][20].ENA
WE => reg32n_data_logic_vector_array[6][19].ENA
WE => reg32n_data_logic_vector_array[6][18].ENA
WE => reg32n_data_logic_vector_array[6][17].ENA
WE => reg32n_data_logic_vector_array[6][16].ENA
WE => reg32n_data_logic_vector_array[6][15].ENA
WE => reg32n_data_logic_vector_array[6][14].ENA
WE => reg32n_data_logic_vector_array[6][13].ENA
WE => reg32n_data_logic_vector_array[6][12].ENA
WE => reg32n_data_logic_vector_array[6][11].ENA
WE => reg32n_data_logic_vector_array[6][10].ENA
WE => reg32n_data_logic_vector_array[6][9].ENA
WE => reg32n_data_logic_vector_array[6][8].ENA
WE => reg32n_data_logic_vector_array[6][7].ENA
WE => reg32n_data_logic_vector_array[6][6].ENA
WE => reg32n_data_logic_vector_array[6][5].ENA
WE => reg32n_data_logic_vector_array[6][4].ENA
WE => reg32n_data_logic_vector_array[6][3].ENA
WE => reg32n_data_logic_vector_array[6][2].ENA
WE => reg32n_data_logic_vector_array[6][1].ENA
WE => reg32n_data_logic_vector_array[6][0].ENA
WE => reg32n_data_logic_vector_array[5][31].ENA
WE => reg32n_data_logic_vector_array[5][30].ENA
WE => reg32n_data_logic_vector_array[5][29].ENA
WE => reg32n_data_logic_vector_array[5][28].ENA
WE => reg32n_data_logic_vector_array[5][27].ENA
WE => reg32n_data_logic_vector_array[5][26].ENA
WE => reg32n_data_logic_vector_array[5][25].ENA
WE => reg32n_data_logic_vector_array[5][24].ENA
WE => reg32n_data_logic_vector_array[5][23].ENA
WE => reg32n_data_logic_vector_array[5][22].ENA
WE => reg32n_data_logic_vector_array[5][21].ENA
WE => reg32n_data_logic_vector_array[5][20].ENA
WE => reg32n_data_logic_vector_array[5][19].ENA
WE => reg32n_data_logic_vector_array[5][18].ENA
WE => reg32n_data_logic_vector_array[5][17].ENA
WE => reg32n_data_logic_vector_array[5][16].ENA
WE => reg32n_data_logic_vector_array[5][15].ENA
WE => reg32n_data_logic_vector_array[5][14].ENA
WE => reg32n_data_logic_vector_array[5][13].ENA
WE => reg32n_data_logic_vector_array[5][12].ENA
WE => reg32n_data_logic_vector_array[5][11].ENA
WE => reg32n_data_logic_vector_array[5][10].ENA
WE => reg32n_data_logic_vector_array[5][9].ENA
WE => reg32n_data_logic_vector_array[5][8].ENA
WE => reg32n_data_logic_vector_array[5][7].ENA
WE => reg32n_data_logic_vector_array[5][6].ENA
WE => reg32n_data_logic_vector_array[5][5].ENA
WE => reg32n_data_logic_vector_array[5][4].ENA
WE => reg32n_data_logic_vector_array[5][3].ENA
WE => reg32n_data_logic_vector_array[5][2].ENA
WE => reg32n_data_logic_vector_array[5][1].ENA
WE => reg32n_data_logic_vector_array[5][0].ENA
WE => reg32n_data_logic_vector_array[4][31].ENA
WE => reg32n_data_logic_vector_array[4][30].ENA
WE => reg32n_data_logic_vector_array[4][29].ENA
WE => reg32n_data_logic_vector_array[4][28].ENA
WE => reg32n_data_logic_vector_array[4][27].ENA
WE => reg32n_data_logic_vector_array[4][26].ENA
WE => reg32n_data_logic_vector_array[4][25].ENA
WE => reg32n_data_logic_vector_array[4][24].ENA
WE => reg32n_data_logic_vector_array[4][23].ENA
WE => reg32n_data_logic_vector_array[4][22].ENA
WE => reg32n_data_logic_vector_array[4][21].ENA
WE => reg32n_data_logic_vector_array[4][20].ENA
WE => reg32n_data_logic_vector_array[4][19].ENA
WE => reg32n_data_logic_vector_array[4][18].ENA
WE => reg32n_data_logic_vector_array[4][17].ENA
WE => reg32n_data_logic_vector_array[4][16].ENA
WE => reg32n_data_logic_vector_array[4][15].ENA
WE => reg32n_data_logic_vector_array[4][14].ENA
WE => reg32n_data_logic_vector_array[4][13].ENA
WE => reg32n_data_logic_vector_array[4][12].ENA
WE => reg32n_data_logic_vector_array[4][11].ENA
WE => reg32n_data_logic_vector_array[4][10].ENA
WE => reg32n_data_logic_vector_array[4][9].ENA
WE => reg32n_data_logic_vector_array[4][8].ENA
WE => reg32n_data_logic_vector_array[4][7].ENA
WE => reg32n_data_logic_vector_array[4][6].ENA
WE => reg32n_data_logic_vector_array[4][5].ENA
WE => reg32n_data_logic_vector_array[4][4].ENA
WE => reg32n_data_logic_vector_array[4][3].ENA
WE => reg32n_data_logic_vector_array[4][2].ENA
WE => reg32n_data_logic_vector_array[4][1].ENA
WE => reg32n_data_logic_vector_array[4][0].ENA
WE => reg32n_data_logic_vector_array[3][31].ENA
WE => reg32n_data_logic_vector_array[3][30].ENA
WE => reg32n_data_logic_vector_array[3][29].ENA
WE => reg32n_data_logic_vector_array[3][28].ENA
WE => reg32n_data_logic_vector_array[3][27].ENA
WE => reg32n_data_logic_vector_array[3][26].ENA
WE => reg32n_data_logic_vector_array[3][25].ENA
WE => reg32n_data_logic_vector_array[3][24].ENA
WE => reg32n_data_logic_vector_array[3][23].ENA
WE => reg32n_data_logic_vector_array[3][22].ENA
WE => reg32n_data_logic_vector_array[3][21].ENA
WE => reg32n_data_logic_vector_array[3][20].ENA
WE => reg32n_data_logic_vector_array[3][19].ENA
WE => reg32n_data_logic_vector_array[3][18].ENA
WE => reg32n_data_logic_vector_array[3][17].ENA
WE => reg32n_data_logic_vector_array[3][16].ENA
WE => reg32n_data_logic_vector_array[3][15].ENA
WE => reg32n_data_logic_vector_array[3][14].ENA
WE => reg32n_data_logic_vector_array[3][13].ENA
WE => reg32n_data_logic_vector_array[3][12].ENA
WE => reg32n_data_logic_vector_array[3][11].ENA
WE => reg32n_data_logic_vector_array[3][10].ENA
WE => reg32n_data_logic_vector_array[3][9].ENA
WE => reg32n_data_logic_vector_array[3][8].ENA
WE => reg32n_data_logic_vector_array[3][7].ENA
WE => reg32n_data_logic_vector_array[3][6].ENA
WE => reg32n_data_logic_vector_array[3][5].ENA
WE => reg32n_data_logic_vector_array[3][4].ENA
WE => reg32n_data_logic_vector_array[3][3].ENA
WE => reg32n_data_logic_vector_array[3][2].ENA
WE => reg32n_data_logic_vector_array[3][1].ENA
WE => reg32n_data_logic_vector_array[3][0].ENA
WE => reg32n_data_logic_vector_array[2][31].ENA
WE => reg32n_data_logic_vector_array[2][30].ENA
WE => reg32n_data_logic_vector_array[2][29].ENA
WE => reg32n_data_logic_vector_array[2][28].ENA
WE => reg32n_data_logic_vector_array[2][27].ENA
WE => reg32n_data_logic_vector_array[2][26].ENA
WE => reg32n_data_logic_vector_array[2][25].ENA
WE => reg32n_data_logic_vector_array[2][24].ENA
WE => reg32n_data_logic_vector_array[2][23].ENA
WE => reg32n_data_logic_vector_array[2][22].ENA
WE => reg32n_data_logic_vector_array[2][21].ENA
WE => reg32n_data_logic_vector_array[2][20].ENA
WE => reg32n_data_logic_vector_array[2][19].ENA
WE => reg32n_data_logic_vector_array[2][18].ENA
WE => reg32n_data_logic_vector_array[2][17].ENA
WE => reg32n_data_logic_vector_array[2][16].ENA
WE => reg32n_data_logic_vector_array[2][15].ENA
WE => reg32n_data_logic_vector_array[2][14].ENA
WE => reg32n_data_logic_vector_array[2][13].ENA
WE => reg32n_data_logic_vector_array[2][12].ENA
WE => reg32n_data_logic_vector_array[2][11].ENA
WE => reg32n_data_logic_vector_array[2][10].ENA
WE => reg32n_data_logic_vector_array[2][9].ENA
WE => reg32n_data_logic_vector_array[2][8].ENA
WE => reg32n_data_logic_vector_array[2][7].ENA
WE => reg32n_data_logic_vector_array[2][6].ENA
WE => reg32n_data_logic_vector_array[2][5].ENA
WE => reg32n_data_logic_vector_array[2][4].ENA
WE => reg32n_data_logic_vector_array[2][3].ENA
WE => reg32n_data_logic_vector_array[2][2].ENA
WE => reg32n_data_logic_vector_array[2][1].ENA
WE => reg32n_data_logic_vector_array[2][0].ENA
WE => reg32n_data_logic_vector_array[1][31].ENA
WE => reg32n_data_logic_vector_array[1][30].ENA
WE => reg32n_data_logic_vector_array[1][29].ENA
WE => reg32n_data_logic_vector_array[1][28].ENA
WE => reg32n_data_logic_vector_array[1][27].ENA
WE => reg32n_data_logic_vector_array[1][26].ENA
WE => reg32n_data_logic_vector_array[1][25].ENA
WE => reg32n_data_logic_vector_array[1][24].ENA
WE => reg32n_data_logic_vector_array[1][23].ENA
WE => reg32n_data_logic_vector_array[1][22].ENA
WE => reg32n_data_logic_vector_array[1][21].ENA
WE => reg32n_data_logic_vector_array[1][20].ENA
WE => reg32n_data_logic_vector_array[1][19].ENA
WE => reg32n_data_logic_vector_array[1][18].ENA
WE => reg32n_data_logic_vector_array[1][17].ENA
WE => reg32n_data_logic_vector_array[1][16].ENA
WE => reg32n_data_logic_vector_array[1][15].ENA
WE => reg32n_data_logic_vector_array[1][14].ENA
WE => reg32n_data_logic_vector_array[1][13].ENA
WE => reg32n_data_logic_vector_array[1][12].ENA
WE => reg32n_data_logic_vector_array[1][11].ENA
WE => reg32n_data_logic_vector_array[1][10].ENA
WE => reg32n_data_logic_vector_array[1][9].ENA
WE => reg32n_data_logic_vector_array[1][8].ENA
WE => reg32n_data_logic_vector_array[1][7].ENA
WE => reg32n_data_logic_vector_array[1][6].ENA
WE => reg32n_data_logic_vector_array[1][5].ENA
WE => reg32n_data_logic_vector_array[1][4].ENA
WE => reg32n_data_logic_vector_array[1][3].ENA
WE => reg32n_data_logic_vector_array[1][2].ENA
WE => reg32n_data_logic_vector_array[1][1].ENA
WE => reg32n_data_logic_vector_array[1][0].ENA
WE => reg32n_data_logic_vector_array[0][31].ENA
WE => reg32n_data_logic_vector_array[0][30].ENA
WE => reg32n_data_logic_vector_array[0][29].ENA
WE => reg32n_data_logic_vector_array[0][28].ENA
WE => reg32n_data_logic_vector_array[0][27].ENA
WE => reg32n_data_logic_vector_array[0][26].ENA
WE => reg32n_data_logic_vector_array[0][25].ENA
WE => reg32n_data_logic_vector_array[0][24].ENA
WE => reg32n_data_logic_vector_array[0][23].ENA
WE => reg32n_data_logic_vector_array[0][22].ENA
WE => reg32n_data_logic_vector_array[0][21].ENA
WE => reg32n_data_logic_vector_array[0][20].ENA
WE => reg32n_data_logic_vector_array[0][19].ENA
WE => reg32n_data_logic_vector_array[0][18].ENA
WE => reg32n_data_logic_vector_array[0][17].ENA
WE => reg32n_data_logic_vector_array[0][16].ENA
WE => reg32n_data_logic_vector_array[0][15].ENA
WE => reg32n_data_logic_vector_array[0][14].ENA
WE => reg32n_data_logic_vector_array[0][13].ENA
WE => reg32n_data_logic_vector_array[0][12].ENA
WE => reg32n_data_logic_vector_array[0][11].ENA
WE => reg32n_data_logic_vector_array[0][10].ENA
WE => reg32n_data_logic_vector_array[0][9].ENA
WE => reg32n_data_logic_vector_array[0][8].ENA
WE => reg32n_data_logic_vector_array[0][7].ENA
WE => reg32n_data_logic_vector_array[0][6].ENA
WE => reg32n_data_logic_vector_array[0][5].ENA
WE => reg32n_data_logic_vector_array[0][4].ENA
WE => reg32n_data_logic_vector_array[0][3].ENA
WE => reg32n_data_logic_vector_array[0][2].ENA
WE => reg32n_data_logic_vector_array[0][1].ENA
Q_A[0] <= Q_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[1] <= Q_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[2] <= Q_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[3] <= Q_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[4] <= Q_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[5] <= Q_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[6] <= Q_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[7] <= Q_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[8] <= Q_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[9] <= Q_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[10] <= Q_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[11] <= Q_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[12] <= Q_A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[13] <= Q_A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[14] <= Q_A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[15] <= Q_A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[16] <= Q_A[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[17] <= Q_A[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[18] <= Q_A[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[19] <= Q_A[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[20] <= Q_A[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[21] <= Q_A[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[22] <= Q_A[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[23] <= Q_A[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[24] <= Q_A[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[25] <= Q_A[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[26] <= Q_A[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[27] <= Q_A[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[28] <= Q_A[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[29] <= Q_A[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[30] <= Q_A[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_A[31] <= Q_A[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[0] <= Q_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[1] <= Q_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[2] <= Q_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[3] <= Q_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[4] <= Q_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[5] <= Q_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[6] <= Q_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[7] <= Q_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[8] <= Q_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[9] <= Q_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[10] <= Q_B[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[11] <= Q_B[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[12] <= Q_B[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[13] <= Q_B[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[14] <= Q_B[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[15] <= Q_B[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[16] <= Q_B[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[17] <= Q_B[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[18] <= Q_B[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[19] <= Q_B[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[20] <= Q_B[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[21] <= Q_B[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[22] <= Q_B[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[23] <= Q_B[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[24] <= Q_B[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[25] <= Q_B[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[26] <= Q_B[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[27] <= Q_B[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[28] <= Q_B[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[29] <= Q_B[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[30] <= Q_B[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_B[31] <= Q_B[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:31:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:30:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:29:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:28:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:27:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:26:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:25:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:24:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:23:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:22:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:21:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:20:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:19:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:18:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:17:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:16:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:15:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:14:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:13:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:12:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:11:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:10:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:9:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:8:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:7:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:6:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:5:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:4:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:3:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:2:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:1:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|reg32n:reg32n_vhd|reg32:\reg32n_bank:0:reg32_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => Q[0]~reg0.DATAIN
DATA[1] => Q[1]~reg0.DATAIN
DATA[2] => Q[2]~reg0.DATAIN
DATA[3] => Q[3]~reg0.DATAIN
DATA[4] => Q[4]~reg0.DATAIN
DATA[5] => Q[5]~reg0.DATAIN
DATA[6] => Q[6]~reg0.DATAIN
DATA[7] => Q[7]~reg0.DATAIN
DATA[8] => Q[8]~reg0.DATAIN
DATA[9] => Q[9]~reg0.DATAIN
DATA[10] => Q[10]~reg0.DATAIN
DATA[11] => Q[11]~reg0.DATAIN
DATA[12] => Q[12]~reg0.DATAIN
DATA[13] => Q[13]~reg0.DATAIN
DATA[14] => Q[14]~reg0.DATAIN
DATA[15] => Q[15]~reg0.DATAIN
DATA[16] => Q[16]~reg0.DATAIN
DATA[17] => Q[17]~reg0.DATAIN
DATA[18] => Q[18]~reg0.DATAIN
DATA[19] => Q[19]~reg0.DATAIN
DATA[20] => Q[20]~reg0.DATAIN
DATA[21] => Q[21]~reg0.DATAIN
DATA[22] => Q[22]~reg0.DATAIN
DATA[23] => Q[23]~reg0.DATAIN
DATA[24] => Q[24]~reg0.DATAIN
DATA[25] => Q[25]~reg0.DATAIN
DATA[26] => Q[26]~reg0.DATAIN
DATA[27] => Q[27]~reg0.DATAIN
DATA[28] => Q[28]~reg0.DATAIN
DATA[29] => Q[29]~reg0.DATAIN
DATA[30] => Q[30]~reg0.DATAIN
DATA[31] => Q[31]~reg0.DATAIN
ENABLE => Q[0]~reg0.ENA
ENABLE => Q[31]~reg0.ENA
ENABLE => Q[30]~reg0.ENA
ENABLE => Q[29]~reg0.ENA
ENABLE => Q[28]~reg0.ENA
ENABLE => Q[27]~reg0.ENA
ENABLE => Q[26]~reg0.ENA
ENABLE => Q[25]~reg0.ENA
ENABLE => Q[24]~reg0.ENA
ENABLE => Q[23]~reg0.ENA
ENABLE => Q[22]~reg0.ENA
ENABLE => Q[21]~reg0.ENA
ENABLE => Q[20]~reg0.ENA
ENABLE => Q[19]~reg0.ENA
ENABLE => Q[18]~reg0.ENA
ENABLE => Q[17]~reg0.ENA
ENABLE => Q[16]~reg0.ENA
ENABLE => Q[15]~reg0.ENA
ENABLE => Q[14]~reg0.ENA
ENABLE => Q[13]~reg0.ENA
ENABLE => Q[12]~reg0.ENA
ENABLE => Q[11]~reg0.ENA
ENABLE => Q[10]~reg0.ENA
ENABLE => Q[9]~reg0.ENA
ENABLE => Q[8]~reg0.ENA
ENABLE => Q[7]~reg0.ENA
ENABLE => Q[6]~reg0.ENA
ENABLE => Q[5]~reg0.ENA
ENABLE => Q[4]~reg0.ENA
ENABLE => Q[3]~reg0.ENA
ENABLE => Q[2]~reg0.ENA
ENABLE => Q[1]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|rom3232:rom3232_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
ADDRESS[0] => rom3232_rom_core.RADDR
ADDRESS[1] => rom3232_rom_core.RADDR1
ADDRESS[2] => rom3232_rom_core.RADDR2
ADDRESS[3] => rom3232_rom_core.RADDR3
ADDRESS[4] => rom3232_rom_core.RADDR4
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|sync_rom:sync_rom_vhd
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
address[0] => Mux0.IN263
address[0] => Mux1.IN263
address[0] => Mux2.IN263
address[0] => Mux4.IN263
address[1] => Mux0.IN262
address[1] => Mux1.IN262
address[1] => Mux2.IN262
address[1] => Mux3.IN134
address[1] => Mux4.IN262
address[2] => Mux0.IN261
address[2] => Mux1.IN261
address[2] => Mux2.IN261
address[2] => Mux3.IN133
address[2] => Mux4.IN261
address[3] => Mux0.IN260
address[3] => Mux1.IN260
address[3] => Mux2.IN260
address[3] => Mux3.IN132
address[3] => Mux4.IN260
address[4] => Mux0.IN259
address[4] => Mux1.IN259
address[4] => Mux2.IN259
address[4] => Mux3.IN131
address[4] => Mux4.IN259
address[5] => Mux0.IN258
address[5] => Mux1.IN258
address[5] => Mux2.IN258
address[5] => Mux3.IN130
address[5] => Mux4.IN258
address[6] => Mux0.IN257
address[6] => Mux1.IN257
address[6] => Mux2.IN257
address[6] => Mux3.IN129
address[6] => Mux4.IN257
address[7] => Mux0.IN256
address[7] => Mux1.IN256
address[7] => Mux2.IN256
address[7] => Mux3.IN128
address[7] => Mux4.IN256
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|sram3232:sram3232_vhd
CLOCK => sram3232_ram_core~37.CLK
CLOCK => sram3232_ram_core~0.CLK
CLOCK => sram3232_ram_core~1.CLK
CLOCK => sram3232_ram_core~2.CLK
CLOCK => sram3232_ram_core~3.CLK
CLOCK => sram3232_ram_core~4.CLK
CLOCK => sram3232_ram_core~5.CLK
CLOCK => sram3232_ram_core~6.CLK
CLOCK => sram3232_ram_core~7.CLK
CLOCK => sram3232_ram_core~8.CLK
CLOCK => sram3232_ram_core~9.CLK
CLOCK => sram3232_ram_core~10.CLK
CLOCK => sram3232_ram_core~11.CLK
CLOCK => sram3232_ram_core~12.CLK
CLOCK => sram3232_ram_core~13.CLK
CLOCK => sram3232_ram_core~14.CLK
CLOCK => sram3232_ram_core~15.CLK
CLOCK => sram3232_ram_core~16.CLK
CLOCK => sram3232_ram_core~17.CLK
CLOCK => sram3232_ram_core~18.CLK
CLOCK => sram3232_ram_core~19.CLK
CLOCK => sram3232_ram_core~20.CLK
CLOCK => sram3232_ram_core~21.CLK
CLOCK => sram3232_ram_core~22.CLK
CLOCK => sram3232_ram_core~23.CLK
CLOCK => sram3232_ram_core~24.CLK
CLOCK => sram3232_ram_core~25.CLK
CLOCK => sram3232_ram_core~26.CLK
CLOCK => sram3232_ram_core~27.CLK
CLOCK => sram3232_ram_core~28.CLK
CLOCK => sram3232_ram_core~29.CLK
CLOCK => sram3232_ram_core~30.CLK
CLOCK => sram3232_ram_core~31.CLK
CLOCK => sram3232_ram_core~32.CLK
CLOCK => sram3232_ram_core~33.CLK
CLOCK => sram3232_ram_core~34.CLK
CLOCK => sram3232_ram_core~35.CLK
CLOCK => sram3232_ram_core~36.CLK
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
CLOCK => sram3232_ram_core.CLK0
DATA[0] => sram3232_ram_core~36.DATAIN
DATA[0] => sram3232_ram_core.DATAIN
DATA[1] => sram3232_ram_core~35.DATAIN
DATA[1] => sram3232_ram_core.DATAIN1
DATA[2] => sram3232_ram_core~34.DATAIN
DATA[2] => sram3232_ram_core.DATAIN2
DATA[3] => sram3232_ram_core~33.DATAIN
DATA[3] => sram3232_ram_core.DATAIN3
DATA[4] => sram3232_ram_core~32.DATAIN
DATA[4] => sram3232_ram_core.DATAIN4
DATA[5] => sram3232_ram_core~31.DATAIN
DATA[5] => sram3232_ram_core.DATAIN5
DATA[6] => sram3232_ram_core~30.DATAIN
DATA[6] => sram3232_ram_core.DATAIN6
DATA[7] => sram3232_ram_core~29.DATAIN
DATA[7] => sram3232_ram_core.DATAIN7
DATA[8] => sram3232_ram_core~28.DATAIN
DATA[8] => sram3232_ram_core.DATAIN8
DATA[9] => sram3232_ram_core~27.DATAIN
DATA[9] => sram3232_ram_core.DATAIN9
DATA[10] => sram3232_ram_core~26.DATAIN
DATA[10] => sram3232_ram_core.DATAIN10
DATA[11] => sram3232_ram_core~25.DATAIN
DATA[11] => sram3232_ram_core.DATAIN11
DATA[12] => sram3232_ram_core~24.DATAIN
DATA[12] => sram3232_ram_core.DATAIN12
DATA[13] => sram3232_ram_core~23.DATAIN
DATA[13] => sram3232_ram_core.DATAIN13
DATA[14] => sram3232_ram_core~22.DATAIN
DATA[14] => sram3232_ram_core.DATAIN14
DATA[15] => sram3232_ram_core~21.DATAIN
DATA[15] => sram3232_ram_core.DATAIN15
DATA[16] => sram3232_ram_core~20.DATAIN
DATA[16] => sram3232_ram_core.DATAIN16
DATA[17] => sram3232_ram_core~19.DATAIN
DATA[17] => sram3232_ram_core.DATAIN17
DATA[18] => sram3232_ram_core~18.DATAIN
DATA[18] => sram3232_ram_core.DATAIN18
DATA[19] => sram3232_ram_core~17.DATAIN
DATA[19] => sram3232_ram_core.DATAIN19
DATA[20] => sram3232_ram_core~16.DATAIN
DATA[20] => sram3232_ram_core.DATAIN20
DATA[21] => sram3232_ram_core~15.DATAIN
DATA[21] => sram3232_ram_core.DATAIN21
DATA[22] => sram3232_ram_core~14.DATAIN
DATA[22] => sram3232_ram_core.DATAIN22
DATA[23] => sram3232_ram_core~13.DATAIN
DATA[23] => sram3232_ram_core.DATAIN23
DATA[24] => sram3232_ram_core~12.DATAIN
DATA[24] => sram3232_ram_core.DATAIN24
DATA[25] => sram3232_ram_core~11.DATAIN
DATA[25] => sram3232_ram_core.DATAIN25
DATA[26] => sram3232_ram_core~10.DATAIN
DATA[26] => sram3232_ram_core.DATAIN26
DATA[27] => sram3232_ram_core~9.DATAIN
DATA[27] => sram3232_ram_core.DATAIN27
DATA[28] => sram3232_ram_core~8.DATAIN
DATA[28] => sram3232_ram_core.DATAIN28
DATA[29] => sram3232_ram_core~7.DATAIN
DATA[29] => sram3232_ram_core.DATAIN29
DATA[30] => sram3232_ram_core~6.DATAIN
DATA[30] => sram3232_ram_core.DATAIN30
DATA[31] => sram3232_ram_core~5.DATAIN
DATA[31] => sram3232_ram_core.DATAIN31
WRITE_ADDRESS[0] => sram3232_ram_core~4.DATAIN
WRITE_ADDRESS[0] => sram3232_ram_core.WADDR
WRITE_ADDRESS[1] => sram3232_ram_core~3.DATAIN
WRITE_ADDRESS[1] => sram3232_ram_core.WADDR1
WRITE_ADDRESS[2] => sram3232_ram_core~2.DATAIN
WRITE_ADDRESS[2] => sram3232_ram_core.WADDR2
WRITE_ADDRESS[3] => sram3232_ram_core~1.DATAIN
WRITE_ADDRESS[3] => sram3232_ram_core.WADDR3
WRITE_ADDRESS[4] => sram3232_ram_core~0.DATAIN
WRITE_ADDRESS[4] => sram3232_ram_core.WADDR4
READ_ADDRESS[0] => sram3232_ram_core.RADDR
READ_ADDRESS[1] => sram3232_ram_core.RADDR1
READ_ADDRESS[2] => sram3232_ram_core.RADDR2
READ_ADDRESS[3] => sram3232_ram_core.RADDR3
READ_ADDRESS[4] => sram3232_ram_core.RADDR4
WE => sram3232_ram_core~37.DATAIN
WE => Q[0]~reg0.ENA
WE => Q[1]~reg0.ENA
WE => Q[2]~reg0.ENA
WE => Q[3]~reg0.ENA
WE => Q[4]~reg0.ENA
WE => Q[5]~reg0.ENA
WE => Q[6]~reg0.ENA
WE => Q[7]~reg0.ENA
WE => Q[8]~reg0.ENA
WE => Q[9]~reg0.ENA
WE => Q[10]~reg0.ENA
WE => Q[11]~reg0.ENA
WE => Q[12]~reg0.ENA
WE => Q[13]~reg0.ENA
WE => Q[14]~reg0.ENA
WE => Q[15]~reg0.ENA
WE => Q[16]~reg0.ENA
WE => Q[17]~reg0.ENA
WE => Q[18]~reg0.ENA
WE => Q[19]~reg0.ENA
WE => Q[20]~reg0.ENA
WE => Q[21]~reg0.ENA
WE => Q[22]~reg0.ENA
WE => Q[23]~reg0.ENA
WE => Q[24]~reg0.ENA
WE => Q[25]~reg0.ENA
WE => Q[26]~reg0.ENA
WE => Q[27]~reg0.ENA
WE => Q[28]~reg0.ENA
WE => Q[29]~reg0.ENA
WE => Q[30]~reg0.ENA
WE => Q[31]~reg0.ENA
WE => sram3232_ram_core.WE
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|sram32n:sram32n_vhd
CLOCK => sram32n_ram_core~37.CLK
CLOCK => sram32n_ram_core~0.CLK
CLOCK => sram32n_ram_core~1.CLK
CLOCK => sram32n_ram_core~2.CLK
CLOCK => sram32n_ram_core~3.CLK
CLOCK => sram32n_ram_core~4.CLK
CLOCK => sram32n_ram_core~5.CLK
CLOCK => sram32n_ram_core~6.CLK
CLOCK => sram32n_ram_core~7.CLK
CLOCK => sram32n_ram_core~8.CLK
CLOCK => sram32n_ram_core~9.CLK
CLOCK => sram32n_ram_core~10.CLK
CLOCK => sram32n_ram_core~11.CLK
CLOCK => sram32n_ram_core~12.CLK
CLOCK => sram32n_ram_core~13.CLK
CLOCK => sram32n_ram_core~14.CLK
CLOCK => sram32n_ram_core~15.CLK
CLOCK => sram32n_ram_core~16.CLK
CLOCK => sram32n_ram_core~17.CLK
CLOCK => sram32n_ram_core~18.CLK
CLOCK => sram32n_ram_core~19.CLK
CLOCK => sram32n_ram_core~20.CLK
CLOCK => sram32n_ram_core~21.CLK
CLOCK => sram32n_ram_core~22.CLK
CLOCK => sram32n_ram_core~23.CLK
CLOCK => sram32n_ram_core~24.CLK
CLOCK => sram32n_ram_core~25.CLK
CLOCK => sram32n_ram_core~26.CLK
CLOCK => sram32n_ram_core~27.CLK
CLOCK => sram32n_ram_core~28.CLK
CLOCK => sram32n_ram_core~29.CLK
CLOCK => sram32n_ram_core~30.CLK
CLOCK => sram32n_ram_core~31.CLK
CLOCK => sram32n_ram_core~32.CLK
CLOCK => sram32n_ram_core~33.CLK
CLOCK => sram32n_ram_core~34.CLK
CLOCK => sram32n_ram_core~35.CLK
CLOCK => sram32n_ram_core~36.CLK
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
CLOCK => sram32n_ram_core.CLK0
DATA[0] => sram32n_ram_core~36.DATAIN
DATA[0] => sram32n_ram_core.DATAIN
DATA[1] => sram32n_ram_core~35.DATAIN
DATA[1] => sram32n_ram_core.DATAIN1
DATA[2] => sram32n_ram_core~34.DATAIN
DATA[2] => sram32n_ram_core.DATAIN2
DATA[3] => sram32n_ram_core~33.DATAIN
DATA[3] => sram32n_ram_core.DATAIN3
DATA[4] => sram32n_ram_core~32.DATAIN
DATA[4] => sram32n_ram_core.DATAIN4
DATA[5] => sram32n_ram_core~31.DATAIN
DATA[5] => sram32n_ram_core.DATAIN5
DATA[6] => sram32n_ram_core~30.DATAIN
DATA[6] => sram32n_ram_core.DATAIN6
DATA[7] => sram32n_ram_core~29.DATAIN
DATA[7] => sram32n_ram_core.DATAIN7
DATA[8] => sram32n_ram_core~28.DATAIN
DATA[8] => sram32n_ram_core.DATAIN8
DATA[9] => sram32n_ram_core~27.DATAIN
DATA[9] => sram32n_ram_core.DATAIN9
DATA[10] => sram32n_ram_core~26.DATAIN
DATA[10] => sram32n_ram_core.DATAIN10
DATA[11] => sram32n_ram_core~25.DATAIN
DATA[11] => sram32n_ram_core.DATAIN11
DATA[12] => sram32n_ram_core~24.DATAIN
DATA[12] => sram32n_ram_core.DATAIN12
DATA[13] => sram32n_ram_core~23.DATAIN
DATA[13] => sram32n_ram_core.DATAIN13
DATA[14] => sram32n_ram_core~22.DATAIN
DATA[14] => sram32n_ram_core.DATAIN14
DATA[15] => sram32n_ram_core~21.DATAIN
DATA[15] => sram32n_ram_core.DATAIN15
DATA[16] => sram32n_ram_core~20.DATAIN
DATA[16] => sram32n_ram_core.DATAIN16
DATA[17] => sram32n_ram_core~19.DATAIN
DATA[17] => sram32n_ram_core.DATAIN17
DATA[18] => sram32n_ram_core~18.DATAIN
DATA[18] => sram32n_ram_core.DATAIN18
DATA[19] => sram32n_ram_core~17.DATAIN
DATA[19] => sram32n_ram_core.DATAIN19
DATA[20] => sram32n_ram_core~16.DATAIN
DATA[20] => sram32n_ram_core.DATAIN20
DATA[21] => sram32n_ram_core~15.DATAIN
DATA[21] => sram32n_ram_core.DATAIN21
DATA[22] => sram32n_ram_core~14.DATAIN
DATA[22] => sram32n_ram_core.DATAIN22
DATA[23] => sram32n_ram_core~13.DATAIN
DATA[23] => sram32n_ram_core.DATAIN23
DATA[24] => sram32n_ram_core~12.DATAIN
DATA[24] => sram32n_ram_core.DATAIN24
DATA[25] => sram32n_ram_core~11.DATAIN
DATA[25] => sram32n_ram_core.DATAIN25
DATA[26] => sram32n_ram_core~10.DATAIN
DATA[26] => sram32n_ram_core.DATAIN26
DATA[27] => sram32n_ram_core~9.DATAIN
DATA[27] => sram32n_ram_core.DATAIN27
DATA[28] => sram32n_ram_core~8.DATAIN
DATA[28] => sram32n_ram_core.DATAIN28
DATA[29] => sram32n_ram_core~7.DATAIN
DATA[29] => sram32n_ram_core.DATAIN29
DATA[30] => sram32n_ram_core~6.DATAIN
DATA[30] => sram32n_ram_core.DATAIN30
DATA[31] => sram32n_ram_core~5.DATAIN
DATA[31] => sram32n_ram_core.DATAIN31
WRITE_ADDRESS[0] => sram32n_ram_core~4.DATAIN
WRITE_ADDRESS[0] => sram32n_ram_core.WADDR
WRITE_ADDRESS[1] => sram32n_ram_core~3.DATAIN
WRITE_ADDRESS[1] => sram32n_ram_core.WADDR1
WRITE_ADDRESS[2] => sram32n_ram_core~2.DATAIN
WRITE_ADDRESS[2] => sram32n_ram_core.WADDR2
WRITE_ADDRESS[3] => sram32n_ram_core~1.DATAIN
WRITE_ADDRESS[3] => sram32n_ram_core.WADDR3
WRITE_ADDRESS[4] => sram32n_ram_core~0.DATAIN
WRITE_ADDRESS[4] => sram32n_ram_core.WADDR4
READ_ADDRESS[0] => sram32n_ram_core.RADDR
READ_ADDRESS[1] => sram32n_ram_core.RADDR1
READ_ADDRESS[2] => sram32n_ram_core.RADDR2
READ_ADDRESS[3] => sram32n_ram_core.RADDR3
READ_ADDRESS[4] => sram32n_ram_core.RADDR4
WE => sram32n_ram_core~37.DATAIN
WE => Q[0]~reg0.ENA
WE => Q[31]~reg0.ENA
WE => Q[30]~reg0.ENA
WE => Q[29]~reg0.ENA
WE => Q[28]~reg0.ENA
WE => Q[27]~reg0.ENA
WE => Q[26]~reg0.ENA
WE => Q[25]~reg0.ENA
WE => Q[24]~reg0.ENA
WE => Q[23]~reg0.ENA
WE => Q[22]~reg0.ENA
WE => Q[21]~reg0.ENA
WE => Q[20]~reg0.ENA
WE => Q[19]~reg0.ENA
WE => Q[18]~reg0.ENA
WE => Q[17]~reg0.ENA
WE => Q[16]~reg0.ENA
WE => Q[15]~reg0.ENA
WE => Q[14]~reg0.ENA
WE => Q[13]~reg0.ENA
WE => Q[12]~reg0.ENA
WE => Q[11]~reg0.ENA
WE => Q[10]~reg0.ENA
WE => Q[9]~reg0.ENA
WE => Q[8]~reg0.ENA
WE => Q[7]~reg0.ENA
WE => Q[6]~reg0.ENA
WE => Q[5]~reg0.ENA
WE => Q[4]~reg0.ENA
WE => Q[3]~reg0.ENA
WE => Q[2]~reg0.ENA
WE => Q[1]~reg0.ENA
WE => sram32n_ram_core.WE
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|romSevenSeg:\hex_display_array:5:romSevenSeg_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => romSevenSeg_rom_core.RADDR
DATA[1] => romSevenSeg_rom_core.RADDR1
DATA[2] => romSevenSeg_rom_core.RADDR2
DATA[3] => romSevenSeg_rom_core.RADDR3
DATA[4] => romSevenSeg_rom_core.RADDR4
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|romSevenSeg:\hex_display_array:4:romSevenSeg_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => romSevenSeg_rom_core.RADDR
DATA[1] => romSevenSeg_rom_core.RADDR1
DATA[2] => romSevenSeg_rom_core.RADDR2
DATA[3] => romSevenSeg_rom_core.RADDR3
DATA[4] => romSevenSeg_rom_core.RADDR4
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|romSevenSeg:\hex_display_array:3:romSevenSeg_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => romSevenSeg_rom_core.RADDR
DATA[1] => romSevenSeg_rom_core.RADDR1
DATA[2] => romSevenSeg_rom_core.RADDR2
DATA[3] => romSevenSeg_rom_core.RADDR3
DATA[4] => romSevenSeg_rom_core.RADDR4
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|romSevenSeg:\hex_display_array:2:romSevenSeg_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => romSevenSeg_rom_core.RADDR
DATA[1] => romSevenSeg_rom_core.RADDR1
DATA[2] => romSevenSeg_rom_core.RADDR2
DATA[3] => romSevenSeg_rom_core.RADDR3
DATA[4] => romSevenSeg_rom_core.RADDR4
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|romSevenSeg:\hex_display_array:1:romSevenSeg_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => romSevenSeg_rom_core.RADDR
DATA[1] => romSevenSeg_rom_core.RADDR1
DATA[2] => romSevenSeg_rom_core.RADDR2
DATA[3] => romSevenSeg_rom_core.RADDR3
DATA[4] => romSevenSeg_rom_core.RADDR4
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|romSevenSeg:\hex_display_array:0:romSevenSeg_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
DATA[0] => romSevenSeg_rom_core.RADDR
DATA[1] => romSevenSeg_rom_core.RADDR1
DATA[2] => romSevenSeg_rom_core.RADDR2
DATA[3] => romSevenSeg_rom_core.RADDR3
DATA[4] => romSevenSeg_rom_core.RADDR4
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
notQ[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mixerN2:mixerN2_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
CLOCK => Q[10]~reg0.CLK
CLOCK => Q[11]~reg0.CLK
CLOCK => Q[12]~reg0.CLK
CLOCK => Q[13]~reg0.CLK
CLOCK => Q[14]~reg0.CLK
CLOCK => Q[15]~reg0.CLK
CLOCK => Q[16]~reg0.CLK
CLOCK => Q[17]~reg0.CLK
CLOCK => Q[18]~reg0.CLK
CLOCK => Q[19]~reg0.CLK
CLOCK => Q[20]~reg0.CLK
CLOCK => Q[21]~reg0.CLK
CLOCK => Q[22]~reg0.CLK
CLOCK => Q[23]~reg0.CLK
CLOCK => Q[24]~reg0.CLK
CLOCK => Q[25]~reg0.CLK
CLOCK => Q[26]~reg0.CLK
CLOCK => Q[27]~reg0.CLK
CLOCK => Q[28]~reg0.CLK
CLOCK => Q[29]~reg0.CLK
CLOCK => Q[30]~reg0.CLK
CLOCK => Q[31]~reg0.CLK
INPUT_0[0] => Q.IN0
INPUT_0[1] => Q.IN0
INPUT_0[2] => Q.IN0
INPUT_0[3] => Q.IN0
INPUT_0[4] => Q.IN0
INPUT_0[5] => Q.IN0
INPUT_0[6] => Q.IN0
INPUT_0[7] => Q.IN0
INPUT_0[8] => Q.IN0
INPUT_0[9] => Q.IN0
INPUT_0[10] => Q.IN0
INPUT_0[11] => Q.IN0
INPUT_0[12] => Q.IN0
INPUT_0[13] => Q.IN0
INPUT_0[14] => Q.IN0
INPUT_0[15] => Q.IN0
INPUT_0[16] => Q.IN0
INPUT_0[17] => Q.IN0
INPUT_0[18] => Q.IN0
INPUT_0[19] => Q.IN0
INPUT_0[20] => Q.IN0
INPUT_0[21] => Q.IN0
INPUT_0[22] => Q.IN0
INPUT_0[23] => Q.IN0
INPUT_0[24] => Q.IN0
INPUT_0[25] => Q.IN0
INPUT_0[26] => Q.IN0
INPUT_0[27] => Q.IN0
INPUT_0[28] => Q.IN0
INPUT_0[29] => Q.IN0
INPUT_0[30] => Q.IN0
INPUT_0[31] => Q.IN0
INPUT_1[0] => Q.IN1
INPUT_1[1] => Q.IN1
INPUT_1[2] => Q.IN1
INPUT_1[3] => Q.IN1
INPUT_1[4] => Q.IN1
INPUT_1[5] => Q.IN1
INPUT_1[6] => Q.IN1
INPUT_1[7] => Q.IN1
INPUT_1[8] => Q.IN1
INPUT_1[9] => Q.IN1
INPUT_1[10] => Q.IN1
INPUT_1[11] => Q.IN1
INPUT_1[12] => Q.IN1
INPUT_1[13] => Q.IN1
INPUT_1[14] => Q.IN1
INPUT_1[15] => Q.IN1
INPUT_1[16] => Q.IN1
INPUT_1[17] => Q.IN1
INPUT_1[18] => Q.IN1
INPUT_1[19] => Q.IN1
INPUT_1[20] => Q.IN1
INPUT_1[21] => Q.IN1
INPUT_1[22] => Q.IN1
INPUT_1[23] => Q.IN1
INPUT_1[24] => Q.IN1
INPUT_1[25] => Q.IN1
INPUT_1[26] => Q.IN1
INPUT_1[27] => Q.IN1
INPUT_1[28] => Q.IN1
INPUT_1[29] => Q.IN1
INPUT_1[30] => Q.IN1
INPUT_1[31] => Q.IN1
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mixerN3:mixerN3_vhd
CLOCK => Q[0]~reg0.CLK
CLOCK => Q[1]~reg0.CLK
CLOCK => Q[2]~reg0.CLK
CLOCK => Q[3]~reg0.CLK
CLOCK => Q[4]~reg0.CLK
CLOCK => Q[5]~reg0.CLK
CLOCK => Q[6]~reg0.CLK
CLOCK => Q[7]~reg0.CLK
CLOCK => Q[8]~reg0.CLK
CLOCK => Q[9]~reg0.CLK
INPUT_0[0] => Q.IN0
INPUT_0[1] => Q.IN0
INPUT_0[2] => Q.IN0
INPUT_0[3] => Q.IN0
INPUT_0[4] => Q.IN0
INPUT_0[5] => Q.IN0
INPUT_0[6] => Q.IN0
INPUT_0[7] => Q.IN0
INPUT_0[8] => Q.IN0
INPUT_0[9] => Q.IN0
INPUT_1[0] => Q.IN1
INPUT_1[1] => Q.IN1
INPUT_1[2] => Q.IN1
INPUT_1[3] => Q.IN1
INPUT_1[4] => Q.IN1
INPUT_1[5] => Q.IN1
INPUT_1[6] => Q.IN1
INPUT_1[7] => Q.IN1
INPUT_1[8] => Q.IN1
INPUT_1[9] => Q.IN1
INPUT_2[0] => Q.IN1
INPUT_2[1] => Q.IN1
INPUT_2[2] => Q.IN1
INPUT_2[3] => Q.IN1
INPUT_2[4] => Q.IN1
INPUT_2[5] => Q.IN1
INPUT_2[6] => Q.IN1
INPUT_2[7] => Q.IN1
INPUT_2[8] => Q.IN1
INPUT_2[9] => Q.IN1
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


