version 3
/home/Vdragon/workspace/Programming/Verilog/My_project/Vdragons_VHDL_modules_collection/multiplexer4to1/Xilinx_ISE_environment/multiplexer4to1/Source_code/multiplexer4to1.v
multiplexer4to1
VERILOG
VERILOG
/home/Vdragon/workspace/Programming/Verilog/My_project/Vdragons_VHDL_modules_collection/multiplexer4to1/Xilinx_ISE_environment/multiplexer4to1/Source_code//test_bench01.xwv
Comb
50000000
50000000
1000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
out_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
