
ArduinoToSTM32_12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001c14  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08001d20  08001d20  00011d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001d44  08001d44  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001d44  08001d44  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001d44  08001d44  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001d44  08001d44  00011d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001d48  08001d48  00011d48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001d4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000060  2000000c  08001d58  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000006c  08001d58  0002006c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bb9f  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000018af  00000000  00000000  0002bbd4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000880  00000000  00000000  0002d488  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000007d8  00000000  00000000  0002dd08  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014ba5  00000000  00000000  0002e4e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006c37  00000000  00000000  00043085  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006f821  00000000  00000000  00049cbc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b94dd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000022a4  00000000  00000000  000b9558  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001d08 	.word	0x08001d08

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001d08 	.word	0x08001d08

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f907 	bl	8000370 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f001 fca0 	bl	8001aac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f911 	bl	80003be <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80001b4:	f000 f8e7 	bl	8000386 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000008 	.word	0x20000008
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	20000028 	.word	0x20000028

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000028 	.word	0x20000028

08000210 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000210:	b480      	push	{r7}
 8000212:	b085      	sub	sp, #20
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	f003 0307 	and.w	r3, r3, #7
 800021e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000220:	4b0c      	ldr	r3, [pc, #48]	; (8000254 <NVIC_SetPriorityGrouping+0x44>)
 8000222:	68db      	ldr	r3, [r3, #12]
 8000224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000226:	68ba      	ldr	r2, [r7, #8]
 8000228:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800022c:	4013      	ands	r3, r2
 800022e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000234:	68bb      	ldr	r3, [r7, #8]
 8000236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000238:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800023c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000242:	4a04      	ldr	r2, [pc, #16]	; (8000254 <NVIC_SetPriorityGrouping+0x44>)
 8000244:	68bb      	ldr	r3, [r7, #8]
 8000246:	60d3      	str	r3, [r2, #12]
}
 8000248:	bf00      	nop
 800024a:	3714      	adds	r7, #20
 800024c:	46bd      	mov	sp, r7
 800024e:	bc80      	pop	{r7}
 8000250:	4770      	bx	lr
 8000252:	bf00      	nop
 8000254:	e000ed00 	.word	0xe000ed00

08000258 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800025c:	4b04      	ldr	r3, [pc, #16]	; (8000270 <NVIC_GetPriorityGrouping+0x18>)
 800025e:	68db      	ldr	r3, [r3, #12]
 8000260:	0a1b      	lsrs	r3, r3, #8
 8000262:	f003 0307 	and.w	r3, r3, #7
}
 8000266:	4618      	mov	r0, r3
 8000268:	46bd      	mov	sp, r7
 800026a:	bc80      	pop	{r7}
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	e000ed00 	.word	0xe000ed00

08000274 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000274:	b480      	push	{r7}
 8000276:	b083      	sub	sp, #12
 8000278:	af00      	add	r7, sp, #0
 800027a:	4603      	mov	r3, r0
 800027c:	6039      	str	r1, [r7, #0]
 800027e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000284:	2b00      	cmp	r3, #0
 8000286:	da0b      	bge.n	80002a0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000288:	683b      	ldr	r3, [r7, #0]
 800028a:	b2da      	uxtb	r2, r3
 800028c:	490c      	ldr	r1, [pc, #48]	; (80002c0 <NVIC_SetPriority+0x4c>)
 800028e:	79fb      	ldrb	r3, [r7, #7]
 8000290:	f003 030f 	and.w	r3, r3, #15
 8000294:	3b04      	subs	r3, #4
 8000296:	0112      	lsls	r2, r2, #4
 8000298:	b2d2      	uxtb	r2, r2
 800029a:	440b      	add	r3, r1
 800029c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800029e:	e009      	b.n	80002b4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002a0:	683b      	ldr	r3, [r7, #0]
 80002a2:	b2da      	uxtb	r2, r3
 80002a4:	4907      	ldr	r1, [pc, #28]	; (80002c4 <NVIC_SetPriority+0x50>)
 80002a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002aa:	0112      	lsls	r2, r2, #4
 80002ac:	b2d2      	uxtb	r2, r2
 80002ae:	440b      	add	r3, r1
 80002b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80002b4:	bf00      	nop
 80002b6:	370c      	adds	r7, #12
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bc80      	pop	{r7}
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop
 80002c0:	e000ed00 	.word	0xe000ed00
 80002c4:	e000e100 	.word	0xe000e100

080002c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002c8:	b480      	push	{r7}
 80002ca:	b089      	sub	sp, #36	; 0x24
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	60f8      	str	r0, [r7, #12]
 80002d0:	60b9      	str	r1, [r7, #8]
 80002d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	f003 0307 	and.w	r3, r3, #7
 80002da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002dc:	69fb      	ldr	r3, [r7, #28]
 80002de:	f1c3 0307 	rsb	r3, r3, #7
 80002e2:	2b04      	cmp	r3, #4
 80002e4:	bf28      	it	cs
 80002e6:	2304      	movcs	r3, #4
 80002e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002ea:	69fb      	ldr	r3, [r7, #28]
 80002ec:	3304      	adds	r3, #4
 80002ee:	2b06      	cmp	r3, #6
 80002f0:	d902      	bls.n	80002f8 <NVIC_EncodePriority+0x30>
 80002f2:	69fb      	ldr	r3, [r7, #28]
 80002f4:	3b03      	subs	r3, #3
 80002f6:	e000      	b.n	80002fa <NVIC_EncodePriority+0x32>
 80002f8:	2300      	movs	r3, #0
 80002fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000300:	69bb      	ldr	r3, [r7, #24]
 8000302:	fa02 f303 	lsl.w	r3, r2, r3
 8000306:	43da      	mvns	r2, r3
 8000308:	68bb      	ldr	r3, [r7, #8]
 800030a:	401a      	ands	r2, r3
 800030c:	697b      	ldr	r3, [r7, #20]
 800030e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000310:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000314:	697b      	ldr	r3, [r7, #20]
 8000316:	fa01 f303 	lsl.w	r3, r1, r3
 800031a:	43d9      	mvns	r1, r3
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000320:	4313      	orrs	r3, r2
         );
}
 8000322:	4618      	mov	r0, r3
 8000324:	3724      	adds	r7, #36	; 0x24
 8000326:	46bd      	mov	sp, r7
 8000328:	bc80      	pop	{r7}
 800032a:	4770      	bx	lr

0800032c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	3b01      	subs	r3, #1
 8000338:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800033c:	d301      	bcc.n	8000342 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800033e:	2301      	movs	r3, #1
 8000340:	e00f      	b.n	8000362 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000342:	4a0a      	ldr	r2, [pc, #40]	; (800036c <SysTick_Config+0x40>)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	3b01      	subs	r3, #1
 8000348:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800034a:	210f      	movs	r1, #15
 800034c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000350:	f7ff ff90 	bl	8000274 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000354:	4b05      	ldr	r3, [pc, #20]	; (800036c <SysTick_Config+0x40>)
 8000356:	2200      	movs	r2, #0
 8000358:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800035a:	4b04      	ldr	r3, [pc, #16]	; (800036c <SysTick_Config+0x40>)
 800035c:	2207      	movs	r2, #7
 800035e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000360:	2300      	movs	r3, #0
}
 8000362:	4618      	mov	r0, r3
 8000364:	3708      	adds	r7, #8
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	e000e010 	.word	0xe000e010

08000370 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b082      	sub	sp, #8
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000378:	6878      	ldr	r0, [r7, #4]
 800037a:	f7ff ff49 	bl	8000210 <NVIC_SetPriorityGrouping>
}
 800037e:	bf00      	nop
 8000380:	3708      	adds	r7, #8
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}

08000386 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000386:	b580      	push	{r7, lr}
 8000388:	b086      	sub	sp, #24
 800038a:	af00      	add	r7, sp, #0
 800038c:	4603      	mov	r3, r0
 800038e:	60b9      	str	r1, [r7, #8]
 8000390:	607a      	str	r2, [r7, #4]
 8000392:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000394:	2300      	movs	r3, #0
 8000396:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000398:	f7ff ff5e 	bl	8000258 <NVIC_GetPriorityGrouping>
 800039c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800039e:	687a      	ldr	r2, [r7, #4]
 80003a0:	68b9      	ldr	r1, [r7, #8]
 80003a2:	6978      	ldr	r0, [r7, #20]
 80003a4:	f7ff ff90 	bl	80002c8 <NVIC_EncodePriority>
 80003a8:	4602      	mov	r2, r0
 80003aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003ae:	4611      	mov	r1, r2
 80003b0:	4618      	mov	r0, r3
 80003b2:	f7ff ff5f 	bl	8000274 <NVIC_SetPriority>
}
 80003b6:	bf00      	nop
 80003b8:	3718      	adds	r7, #24
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}

080003be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80003be:	b580      	push	{r7, lr}
 80003c0:	b082      	sub	sp, #8
 80003c2:	af00      	add	r7, sp, #0
 80003c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80003c6:	6878      	ldr	r0, [r7, #4]
 80003c8:	f7ff ffb0 	bl	800032c <SysTick_Config>
 80003cc:	4603      	mov	r3, r0
}
 80003ce:	4618      	mov	r0, r3
 80003d0:	3708      	adds	r7, #8
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bd80      	pop	{r7, pc}
	...

080003d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80003d8:	b480      	push	{r7}
 80003da:	b08b      	sub	sp, #44	; 0x2c
 80003dc:	af00      	add	r7, sp, #0
 80003de:	6078      	str	r0, [r7, #4]
 80003e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80003e2:	2300      	movs	r3, #0
 80003e4:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 80003e6:	2300      	movs	r3, #0
 80003e8:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 80003ea:	2300      	movs	r3, #0
 80003ec:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 80003ee:	2300      	movs	r3, #0
 80003f0:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 80003f2:	2300      	movs	r3, #0
 80003f4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80003f6:	2300      	movs	r3, #0
 80003f8:	627b      	str	r3, [r7, #36]	; 0x24
 80003fa:	e127      	b.n	800064c <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 80003fc:	2201      	movs	r2, #1
 80003fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000400:	fa02 f303 	lsl.w	r3, r2, r3
 8000404:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000406:	683b      	ldr	r3, [r7, #0]
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	69fa      	ldr	r2, [r7, #28]
 800040c:	4013      	ands	r3, r2
 800040e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000410:	69ba      	ldr	r2, [r7, #24]
 8000412:	69fb      	ldr	r3, [r7, #28]
 8000414:	429a      	cmp	r2, r3
 8000416:	f040 8116 	bne.w	8000646 <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800041a:	683b      	ldr	r3, [r7, #0]
 800041c:	685b      	ldr	r3, [r3, #4]
 800041e:	2b12      	cmp	r3, #18
 8000420:	d034      	beq.n	800048c <HAL_GPIO_Init+0xb4>
 8000422:	2b12      	cmp	r3, #18
 8000424:	d80d      	bhi.n	8000442 <HAL_GPIO_Init+0x6a>
 8000426:	2b02      	cmp	r3, #2
 8000428:	d02b      	beq.n	8000482 <HAL_GPIO_Init+0xaa>
 800042a:	2b02      	cmp	r3, #2
 800042c:	d804      	bhi.n	8000438 <HAL_GPIO_Init+0x60>
 800042e:	2b00      	cmp	r3, #0
 8000430:	d031      	beq.n	8000496 <HAL_GPIO_Init+0xbe>
 8000432:	2b01      	cmp	r3, #1
 8000434:	d01c      	beq.n	8000470 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000436:	e048      	b.n	80004ca <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000438:	2b03      	cmp	r3, #3
 800043a:	d043      	beq.n	80004c4 <HAL_GPIO_Init+0xec>
 800043c:	2b11      	cmp	r3, #17
 800043e:	d01b      	beq.n	8000478 <HAL_GPIO_Init+0xa0>
          break;
 8000440:	e043      	b.n	80004ca <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000442:	4a87      	ldr	r2, [pc, #540]	; (8000660 <HAL_GPIO_Init+0x288>)
 8000444:	4293      	cmp	r3, r2
 8000446:	d026      	beq.n	8000496 <HAL_GPIO_Init+0xbe>
 8000448:	4a85      	ldr	r2, [pc, #532]	; (8000660 <HAL_GPIO_Init+0x288>)
 800044a:	4293      	cmp	r3, r2
 800044c:	d806      	bhi.n	800045c <HAL_GPIO_Init+0x84>
 800044e:	4a85      	ldr	r2, [pc, #532]	; (8000664 <HAL_GPIO_Init+0x28c>)
 8000450:	4293      	cmp	r3, r2
 8000452:	d020      	beq.n	8000496 <HAL_GPIO_Init+0xbe>
 8000454:	4a84      	ldr	r2, [pc, #528]	; (8000668 <HAL_GPIO_Init+0x290>)
 8000456:	4293      	cmp	r3, r2
 8000458:	d01d      	beq.n	8000496 <HAL_GPIO_Init+0xbe>
          break;
 800045a:	e036      	b.n	80004ca <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800045c:	4a83      	ldr	r2, [pc, #524]	; (800066c <HAL_GPIO_Init+0x294>)
 800045e:	4293      	cmp	r3, r2
 8000460:	d019      	beq.n	8000496 <HAL_GPIO_Init+0xbe>
 8000462:	4a83      	ldr	r2, [pc, #524]	; (8000670 <HAL_GPIO_Init+0x298>)
 8000464:	4293      	cmp	r3, r2
 8000466:	d016      	beq.n	8000496 <HAL_GPIO_Init+0xbe>
 8000468:	4a82      	ldr	r2, [pc, #520]	; (8000674 <HAL_GPIO_Init+0x29c>)
 800046a:	4293      	cmp	r3, r2
 800046c:	d013      	beq.n	8000496 <HAL_GPIO_Init+0xbe>
          break;
 800046e:	e02c      	b.n	80004ca <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000470:	683b      	ldr	r3, [r7, #0]
 8000472:	68db      	ldr	r3, [r3, #12]
 8000474:	623b      	str	r3, [r7, #32]
          break;
 8000476:	e028      	b.n	80004ca <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000478:	683b      	ldr	r3, [r7, #0]
 800047a:	68db      	ldr	r3, [r3, #12]
 800047c:	3304      	adds	r3, #4
 800047e:	623b      	str	r3, [r7, #32]
          break;
 8000480:	e023      	b.n	80004ca <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000482:	683b      	ldr	r3, [r7, #0]
 8000484:	68db      	ldr	r3, [r3, #12]
 8000486:	3308      	adds	r3, #8
 8000488:	623b      	str	r3, [r7, #32]
          break;
 800048a:	e01e      	b.n	80004ca <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800048c:	683b      	ldr	r3, [r7, #0]
 800048e:	68db      	ldr	r3, [r3, #12]
 8000490:	330c      	adds	r3, #12
 8000492:	623b      	str	r3, [r7, #32]
          break;
 8000494:	e019      	b.n	80004ca <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000496:	683b      	ldr	r3, [r7, #0]
 8000498:	689b      	ldr	r3, [r3, #8]
 800049a:	2b00      	cmp	r3, #0
 800049c:	d102      	bne.n	80004a4 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800049e:	2304      	movs	r3, #4
 80004a0:	623b      	str	r3, [r7, #32]
          break;
 80004a2:	e012      	b.n	80004ca <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80004a4:	683b      	ldr	r3, [r7, #0]
 80004a6:	689b      	ldr	r3, [r3, #8]
 80004a8:	2b01      	cmp	r3, #1
 80004aa:	d105      	bne.n	80004b8 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004ac:	2308      	movs	r3, #8
 80004ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	69fa      	ldr	r2, [r7, #28]
 80004b4:	611a      	str	r2, [r3, #16]
          break;
 80004b6:	e008      	b.n	80004ca <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004b8:	2308      	movs	r3, #8
 80004ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	69fa      	ldr	r2, [r7, #28]
 80004c0:	615a      	str	r2, [r3, #20]
          break;
 80004c2:	e002      	b.n	80004ca <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80004c4:	2300      	movs	r3, #0
 80004c6:	623b      	str	r3, [r7, #32]
          break;
 80004c8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80004ca:	69bb      	ldr	r3, [r7, #24]
 80004cc:	2bff      	cmp	r3, #255	; 0xff
 80004ce:	d801      	bhi.n	80004d4 <HAL_GPIO_Init+0xfc>
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	e001      	b.n	80004d8 <HAL_GPIO_Init+0x100>
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	3304      	adds	r3, #4
 80004d8:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80004da:	69bb      	ldr	r3, [r7, #24]
 80004dc:	2bff      	cmp	r3, #255	; 0xff
 80004de:	d802      	bhi.n	80004e6 <HAL_GPIO_Init+0x10e>
 80004e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004e2:	009b      	lsls	r3, r3, #2
 80004e4:	e002      	b.n	80004ec <HAL_GPIO_Init+0x114>
 80004e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004e8:	3b08      	subs	r3, #8
 80004ea:	009b      	lsls	r3, r3, #2
 80004ec:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80004ee:	68fb      	ldr	r3, [r7, #12]
 80004f0:	681a      	ldr	r2, [r3, #0]
 80004f2:	210f      	movs	r1, #15
 80004f4:	693b      	ldr	r3, [r7, #16]
 80004f6:	fa01 f303 	lsl.w	r3, r1, r3
 80004fa:	43db      	mvns	r3, r3
 80004fc:	401a      	ands	r2, r3
 80004fe:	6a39      	ldr	r1, [r7, #32]
 8000500:	693b      	ldr	r3, [r7, #16]
 8000502:	fa01 f303 	lsl.w	r3, r1, r3
 8000506:	431a      	orrs	r2, r3
 8000508:	68fb      	ldr	r3, [r7, #12]
 800050a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800050c:	683b      	ldr	r3, [r7, #0]
 800050e:	685b      	ldr	r3, [r3, #4]
 8000510:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000514:	2b00      	cmp	r3, #0
 8000516:	f000 8096 	beq.w	8000646 <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800051a:	4b57      	ldr	r3, [pc, #348]	; (8000678 <HAL_GPIO_Init+0x2a0>)
 800051c:	699b      	ldr	r3, [r3, #24]
 800051e:	4a56      	ldr	r2, [pc, #344]	; (8000678 <HAL_GPIO_Init+0x2a0>)
 8000520:	f043 0301 	orr.w	r3, r3, #1
 8000524:	6193      	str	r3, [r2, #24]
 8000526:	4b54      	ldr	r3, [pc, #336]	; (8000678 <HAL_GPIO_Init+0x2a0>)
 8000528:	699b      	ldr	r3, [r3, #24]
 800052a:	f003 0301 	and.w	r3, r3, #1
 800052e:	60bb      	str	r3, [r7, #8]
 8000530:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8000532:	4a52      	ldr	r2, [pc, #328]	; (800067c <HAL_GPIO_Init+0x2a4>)
 8000534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000536:	089b      	lsrs	r3, r3, #2
 8000538:	3302      	adds	r3, #2
 800053a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800053e:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000542:	f003 0303 	and.w	r3, r3, #3
 8000546:	009b      	lsls	r3, r3, #2
 8000548:	220f      	movs	r2, #15
 800054a:	fa02 f303 	lsl.w	r3, r2, r3
 800054e:	43db      	mvns	r3, r3
 8000550:	697a      	ldr	r2, [r7, #20]
 8000552:	4013      	ands	r3, r2
 8000554:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	4a49      	ldr	r2, [pc, #292]	; (8000680 <HAL_GPIO_Init+0x2a8>)
 800055a:	4293      	cmp	r3, r2
 800055c:	d013      	beq.n	8000586 <HAL_GPIO_Init+0x1ae>
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	4a48      	ldr	r2, [pc, #288]	; (8000684 <HAL_GPIO_Init+0x2ac>)
 8000562:	4293      	cmp	r3, r2
 8000564:	d00d      	beq.n	8000582 <HAL_GPIO_Init+0x1aa>
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	4a47      	ldr	r2, [pc, #284]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 800056a:	4293      	cmp	r3, r2
 800056c:	d007      	beq.n	800057e <HAL_GPIO_Init+0x1a6>
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4a46      	ldr	r2, [pc, #280]	; (800068c <HAL_GPIO_Init+0x2b4>)
 8000572:	4293      	cmp	r3, r2
 8000574:	d101      	bne.n	800057a <HAL_GPIO_Init+0x1a2>
 8000576:	2303      	movs	r3, #3
 8000578:	e006      	b.n	8000588 <HAL_GPIO_Init+0x1b0>
 800057a:	2304      	movs	r3, #4
 800057c:	e004      	b.n	8000588 <HAL_GPIO_Init+0x1b0>
 800057e:	2302      	movs	r3, #2
 8000580:	e002      	b.n	8000588 <HAL_GPIO_Init+0x1b0>
 8000582:	2301      	movs	r3, #1
 8000584:	e000      	b.n	8000588 <HAL_GPIO_Init+0x1b0>
 8000586:	2300      	movs	r3, #0
 8000588:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800058a:	f002 0203 	and.w	r2, r2, #3
 800058e:	0092      	lsls	r2, r2, #2
 8000590:	4093      	lsls	r3, r2
 8000592:	697a      	ldr	r2, [r7, #20]
 8000594:	4313      	orrs	r3, r2
 8000596:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8000598:	4938      	ldr	r1, [pc, #224]	; (800067c <HAL_GPIO_Init+0x2a4>)
 800059a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800059c:	089b      	lsrs	r3, r3, #2
 800059e:	3302      	adds	r3, #2
 80005a0:	697a      	ldr	r2, [r7, #20]
 80005a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80005a6:	683b      	ldr	r3, [r7, #0]
 80005a8:	685b      	ldr	r3, [r3, #4]
 80005aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d006      	beq.n	80005c0 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80005b2:	4b37      	ldr	r3, [pc, #220]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 80005b4:	681a      	ldr	r2, [r3, #0]
 80005b6:	4936      	ldr	r1, [pc, #216]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 80005b8:	69bb      	ldr	r3, [r7, #24]
 80005ba:	4313      	orrs	r3, r2
 80005bc:	600b      	str	r3, [r1, #0]
 80005be:	e006      	b.n	80005ce <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80005c0:	4b33      	ldr	r3, [pc, #204]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 80005c2:	681a      	ldr	r2, [r3, #0]
 80005c4:	69bb      	ldr	r3, [r7, #24]
 80005c6:	43db      	mvns	r3, r3
 80005c8:	4931      	ldr	r1, [pc, #196]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 80005ca:	4013      	ands	r3, r2
 80005cc:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80005ce:	683b      	ldr	r3, [r7, #0]
 80005d0:	685b      	ldr	r3, [r3, #4]
 80005d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d006      	beq.n	80005e8 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80005da:	4b2d      	ldr	r3, [pc, #180]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 80005dc:	685a      	ldr	r2, [r3, #4]
 80005de:	492c      	ldr	r1, [pc, #176]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 80005e0:	69bb      	ldr	r3, [r7, #24]
 80005e2:	4313      	orrs	r3, r2
 80005e4:	604b      	str	r3, [r1, #4]
 80005e6:	e006      	b.n	80005f6 <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80005e8:	4b29      	ldr	r3, [pc, #164]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 80005ea:	685a      	ldr	r2, [r3, #4]
 80005ec:	69bb      	ldr	r3, [r7, #24]
 80005ee:	43db      	mvns	r3, r3
 80005f0:	4927      	ldr	r1, [pc, #156]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 80005f2:	4013      	ands	r3, r2
 80005f4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	685b      	ldr	r3, [r3, #4]
 80005fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d006      	beq.n	8000610 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000602:	4b23      	ldr	r3, [pc, #140]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 8000604:	689a      	ldr	r2, [r3, #8]
 8000606:	4922      	ldr	r1, [pc, #136]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 8000608:	69bb      	ldr	r3, [r7, #24]
 800060a:	4313      	orrs	r3, r2
 800060c:	608b      	str	r3, [r1, #8]
 800060e:	e006      	b.n	800061e <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000610:	4b1f      	ldr	r3, [pc, #124]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 8000612:	689a      	ldr	r2, [r3, #8]
 8000614:	69bb      	ldr	r3, [r7, #24]
 8000616:	43db      	mvns	r3, r3
 8000618:	491d      	ldr	r1, [pc, #116]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 800061a:	4013      	ands	r3, r2
 800061c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800061e:	683b      	ldr	r3, [r7, #0]
 8000620:	685b      	ldr	r3, [r3, #4]
 8000622:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000626:	2b00      	cmp	r3, #0
 8000628:	d006      	beq.n	8000638 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800062a:	4b19      	ldr	r3, [pc, #100]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 800062c:	68da      	ldr	r2, [r3, #12]
 800062e:	4918      	ldr	r1, [pc, #96]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 8000630:	69bb      	ldr	r3, [r7, #24]
 8000632:	4313      	orrs	r3, r2
 8000634:	60cb      	str	r3, [r1, #12]
 8000636:	e006      	b.n	8000646 <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000638:	4b15      	ldr	r3, [pc, #84]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 800063a:	68da      	ldr	r2, [r3, #12]
 800063c:	69bb      	ldr	r3, [r7, #24]
 800063e:	43db      	mvns	r3, r3
 8000640:	4913      	ldr	r1, [pc, #76]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 8000642:	4013      	ands	r3, r2
 8000644:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000648:	3301      	adds	r3, #1
 800064a:	627b      	str	r3, [r7, #36]	; 0x24
 800064c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800064e:	2b0f      	cmp	r3, #15
 8000650:	f67f aed4 	bls.w	80003fc <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8000654:	bf00      	nop
 8000656:	372c      	adds	r7, #44	; 0x2c
 8000658:	46bd      	mov	sp, r7
 800065a:	bc80      	pop	{r7}
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	10210000 	.word	0x10210000
 8000664:	10110000 	.word	0x10110000
 8000668:	10120000 	.word	0x10120000
 800066c:	10310000 	.word	0x10310000
 8000670:	10320000 	.word	0x10320000
 8000674:	10220000 	.word	0x10220000
 8000678:	40021000 	.word	0x40021000
 800067c:	40010000 	.word	0x40010000
 8000680:	40010800 	.word	0x40010800
 8000684:	40010c00 	.word	0x40010c00
 8000688:	40011000 	.word	0x40011000
 800068c:	40011400 	.word	0x40011400
 8000690:	40010400 	.word	0x40010400

08000694 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b086      	sub	sp, #24
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 800069c:	2300      	movs	r3, #0
 800069e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f003 0301 	and.w	r3, r3, #1
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	f000 8087 	beq.w	80007bc <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80006ae:	4b92      	ldr	r3, [pc, #584]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 80006b0:	685b      	ldr	r3, [r3, #4]
 80006b2:	f003 030c 	and.w	r3, r3, #12
 80006b6:	2b04      	cmp	r3, #4
 80006b8:	d00c      	beq.n	80006d4 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80006ba:	4b8f      	ldr	r3, [pc, #572]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 80006bc:	685b      	ldr	r3, [r3, #4]
 80006be:	f003 030c 	and.w	r3, r3, #12
 80006c2:	2b08      	cmp	r3, #8
 80006c4:	d112      	bne.n	80006ec <HAL_RCC_OscConfig+0x58>
 80006c6:	4b8c      	ldr	r3, [pc, #560]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 80006c8:	685b      	ldr	r3, [r3, #4]
 80006ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80006d2:	d10b      	bne.n	80006ec <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80006d4:	4b88      	ldr	r3, [pc, #544]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d06c      	beq.n	80007ba <HAL_RCC_OscConfig+0x126>
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	685b      	ldr	r3, [r3, #4]
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d168      	bne.n	80007ba <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 80006e8:	2301      	movs	r3, #1
 80006ea:	e22d      	b.n	8000b48 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	685b      	ldr	r3, [r3, #4]
 80006f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80006f4:	d106      	bne.n	8000704 <HAL_RCC_OscConfig+0x70>
 80006f6:	4b80      	ldr	r3, [pc, #512]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4a7f      	ldr	r2, [pc, #508]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 80006fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000700:	6013      	str	r3, [r2, #0]
 8000702:	e02e      	b.n	8000762 <HAL_RCC_OscConfig+0xce>
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	685b      	ldr	r3, [r3, #4]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d10c      	bne.n	8000726 <HAL_RCC_OscConfig+0x92>
 800070c:	4b7a      	ldr	r3, [pc, #488]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4a79      	ldr	r2, [pc, #484]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 8000712:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000716:	6013      	str	r3, [r2, #0]
 8000718:	4b77      	ldr	r3, [pc, #476]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a76      	ldr	r2, [pc, #472]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 800071e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000722:	6013      	str	r3, [r2, #0]
 8000724:	e01d      	b.n	8000762 <HAL_RCC_OscConfig+0xce>
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	685b      	ldr	r3, [r3, #4]
 800072a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800072e:	d10c      	bne.n	800074a <HAL_RCC_OscConfig+0xb6>
 8000730:	4b71      	ldr	r3, [pc, #452]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a70      	ldr	r2, [pc, #448]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 8000736:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800073a:	6013      	str	r3, [r2, #0]
 800073c:	4b6e      	ldr	r3, [pc, #440]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a6d      	ldr	r2, [pc, #436]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 8000742:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000746:	6013      	str	r3, [r2, #0]
 8000748:	e00b      	b.n	8000762 <HAL_RCC_OscConfig+0xce>
 800074a:	4b6b      	ldr	r3, [pc, #428]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4a6a      	ldr	r2, [pc, #424]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 8000750:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000754:	6013      	str	r3, [r2, #0]
 8000756:	4b68      	ldr	r3, [pc, #416]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	4a67      	ldr	r2, [pc, #412]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 800075c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000760:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	685b      	ldr	r3, [r3, #4]
 8000766:	2b00      	cmp	r3, #0
 8000768:	d013      	beq.n	8000792 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800076a:	f7ff fd47 	bl	80001fc <HAL_GetTick>
 800076e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000770:	e008      	b.n	8000784 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000772:	f7ff fd43 	bl	80001fc <HAL_GetTick>
 8000776:	4602      	mov	r2, r0
 8000778:	693b      	ldr	r3, [r7, #16]
 800077a:	1ad3      	subs	r3, r2, r3
 800077c:	2b64      	cmp	r3, #100	; 0x64
 800077e:	d901      	bls.n	8000784 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8000780:	2303      	movs	r3, #3
 8000782:	e1e1      	b.n	8000b48 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000784:	4b5c      	ldr	r3, [pc, #368]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800078c:	2b00      	cmp	r3, #0
 800078e:	d0f0      	beq.n	8000772 <HAL_RCC_OscConfig+0xde>
 8000790:	e014      	b.n	80007bc <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000792:	f7ff fd33 	bl	80001fc <HAL_GetTick>
 8000796:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000798:	e008      	b.n	80007ac <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800079a:	f7ff fd2f 	bl	80001fc <HAL_GetTick>
 800079e:	4602      	mov	r2, r0
 80007a0:	693b      	ldr	r3, [r7, #16]
 80007a2:	1ad3      	subs	r3, r2, r3
 80007a4:	2b64      	cmp	r3, #100	; 0x64
 80007a6:	d901      	bls.n	80007ac <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 80007a8:	2303      	movs	r3, #3
 80007aa:	e1cd      	b.n	8000b48 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007ac:	4b52      	ldr	r3, [pc, #328]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d1f0      	bne.n	800079a <HAL_RCC_OscConfig+0x106>
 80007b8:	e000      	b.n	80007bc <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007ba:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	f003 0302 	and.w	r3, r3, #2
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d063      	beq.n	8000890 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80007c8:	4b4b      	ldr	r3, [pc, #300]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	f003 030c 	and.w	r3, r3, #12
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d00b      	beq.n	80007ec <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80007d4:	4b48      	ldr	r3, [pc, #288]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 80007d6:	685b      	ldr	r3, [r3, #4]
 80007d8:	f003 030c 	and.w	r3, r3, #12
 80007dc:	2b08      	cmp	r3, #8
 80007de:	d11c      	bne.n	800081a <HAL_RCC_OscConfig+0x186>
 80007e0:	4b45      	ldr	r3, [pc, #276]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 80007e2:	685b      	ldr	r3, [r3, #4]
 80007e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d116      	bne.n	800081a <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80007ec:	4b42      	ldr	r3, [pc, #264]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	f003 0302 	and.w	r3, r3, #2
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d005      	beq.n	8000804 <HAL_RCC_OscConfig+0x170>
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	691b      	ldr	r3, [r3, #16]
 80007fc:	2b01      	cmp	r3, #1
 80007fe:	d001      	beq.n	8000804 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8000800:	2301      	movs	r3, #1
 8000802:	e1a1      	b.n	8000b48 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000804:	4b3c      	ldr	r3, [pc, #240]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	695b      	ldr	r3, [r3, #20]
 8000810:	00db      	lsls	r3, r3, #3
 8000812:	4939      	ldr	r1, [pc, #228]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 8000814:	4313      	orrs	r3, r2
 8000816:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000818:	e03a      	b.n	8000890 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	691b      	ldr	r3, [r3, #16]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d020      	beq.n	8000864 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000822:	4b36      	ldr	r3, [pc, #216]	; (80008fc <HAL_RCC_OscConfig+0x268>)
 8000824:	2201      	movs	r2, #1
 8000826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000828:	f7ff fce8 	bl	80001fc <HAL_GetTick>
 800082c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800082e:	e008      	b.n	8000842 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000830:	f7ff fce4 	bl	80001fc <HAL_GetTick>
 8000834:	4602      	mov	r2, r0
 8000836:	693b      	ldr	r3, [r7, #16]
 8000838:	1ad3      	subs	r3, r2, r3
 800083a:	2b02      	cmp	r3, #2
 800083c:	d901      	bls.n	8000842 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 800083e:	2303      	movs	r3, #3
 8000840:	e182      	b.n	8000b48 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000842:	4b2d      	ldr	r3, [pc, #180]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	f003 0302 	and.w	r3, r3, #2
 800084a:	2b00      	cmp	r3, #0
 800084c:	d0f0      	beq.n	8000830 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800084e:	4b2a      	ldr	r3, [pc, #168]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	695b      	ldr	r3, [r3, #20]
 800085a:	00db      	lsls	r3, r3, #3
 800085c:	4926      	ldr	r1, [pc, #152]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 800085e:	4313      	orrs	r3, r2
 8000860:	600b      	str	r3, [r1, #0]
 8000862:	e015      	b.n	8000890 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000864:	4b25      	ldr	r3, [pc, #148]	; (80008fc <HAL_RCC_OscConfig+0x268>)
 8000866:	2200      	movs	r2, #0
 8000868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800086a:	f7ff fcc7 	bl	80001fc <HAL_GetTick>
 800086e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000870:	e008      	b.n	8000884 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000872:	f7ff fcc3 	bl	80001fc <HAL_GetTick>
 8000876:	4602      	mov	r2, r0
 8000878:	693b      	ldr	r3, [r7, #16]
 800087a:	1ad3      	subs	r3, r2, r3
 800087c:	2b02      	cmp	r3, #2
 800087e:	d901      	bls.n	8000884 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8000880:	2303      	movs	r3, #3
 8000882:	e161      	b.n	8000b48 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000884:	4b1c      	ldr	r3, [pc, #112]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	f003 0302 	and.w	r3, r3, #2
 800088c:	2b00      	cmp	r3, #0
 800088e:	d1f0      	bne.n	8000872 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	f003 0308 	and.w	r3, r3, #8
 8000898:	2b00      	cmp	r3, #0
 800089a:	d039      	beq.n	8000910 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	699b      	ldr	r3, [r3, #24]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d019      	beq.n	80008d8 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80008a4:	4b16      	ldr	r3, [pc, #88]	; (8000900 <HAL_RCC_OscConfig+0x26c>)
 80008a6:	2201      	movs	r2, #1
 80008a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80008aa:	f7ff fca7 	bl	80001fc <HAL_GetTick>
 80008ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008b0:	e008      	b.n	80008c4 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80008b2:	f7ff fca3 	bl	80001fc <HAL_GetTick>
 80008b6:	4602      	mov	r2, r0
 80008b8:	693b      	ldr	r3, [r7, #16]
 80008ba:	1ad3      	subs	r3, r2, r3
 80008bc:	2b02      	cmp	r3, #2
 80008be:	d901      	bls.n	80008c4 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 80008c0:	2303      	movs	r3, #3
 80008c2:	e141      	b.n	8000b48 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008c4:	4b0c      	ldr	r3, [pc, #48]	; (80008f8 <HAL_RCC_OscConfig+0x264>)
 80008c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008c8:	f003 0302 	and.w	r3, r3, #2
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d0f0      	beq.n	80008b2 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 80008d0:	2001      	movs	r0, #1
 80008d2:	f000 fab1 	bl	8000e38 <RCC_Delay>
 80008d6:	e01b      	b.n	8000910 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80008d8:	4b09      	ldr	r3, [pc, #36]	; (8000900 <HAL_RCC_OscConfig+0x26c>)
 80008da:	2200      	movs	r2, #0
 80008dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80008de:	f7ff fc8d 	bl	80001fc <HAL_GetTick>
 80008e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008e4:	e00e      	b.n	8000904 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80008e6:	f7ff fc89 	bl	80001fc <HAL_GetTick>
 80008ea:	4602      	mov	r2, r0
 80008ec:	693b      	ldr	r3, [r7, #16]
 80008ee:	1ad3      	subs	r3, r2, r3
 80008f0:	2b02      	cmp	r3, #2
 80008f2:	d907      	bls.n	8000904 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 80008f4:	2303      	movs	r3, #3
 80008f6:	e127      	b.n	8000b48 <HAL_RCC_OscConfig+0x4b4>
 80008f8:	40021000 	.word	0x40021000
 80008fc:	42420000 	.word	0x42420000
 8000900:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000904:	4b92      	ldr	r3, [pc, #584]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 8000906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000908:	f003 0302 	and.w	r3, r3, #2
 800090c:	2b00      	cmp	r3, #0
 800090e:	d1ea      	bne.n	80008e6 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f003 0304 	and.w	r3, r3, #4
 8000918:	2b00      	cmp	r3, #0
 800091a:	f000 80a6 	beq.w	8000a6a <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 800091e:	2300      	movs	r3, #0
 8000920:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000922:	4b8b      	ldr	r3, [pc, #556]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 8000924:	69db      	ldr	r3, [r3, #28]
 8000926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800092a:	2b00      	cmp	r3, #0
 800092c:	d10d      	bne.n	800094a <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800092e:	4b88      	ldr	r3, [pc, #544]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 8000930:	69db      	ldr	r3, [r3, #28]
 8000932:	4a87      	ldr	r2, [pc, #540]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 8000934:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000938:	61d3      	str	r3, [r2, #28]
 800093a:	4b85      	ldr	r3, [pc, #532]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 800093c:	69db      	ldr	r3, [r3, #28]
 800093e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000946:	2301      	movs	r3, #1
 8000948:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800094a:	4b82      	ldr	r3, [pc, #520]	; (8000b54 <HAL_RCC_OscConfig+0x4c0>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000952:	2b00      	cmp	r3, #0
 8000954:	d118      	bne.n	8000988 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000956:	4b7f      	ldr	r3, [pc, #508]	; (8000b54 <HAL_RCC_OscConfig+0x4c0>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	4a7e      	ldr	r2, [pc, #504]	; (8000b54 <HAL_RCC_OscConfig+0x4c0>)
 800095c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000960:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000962:	f7ff fc4b 	bl	80001fc <HAL_GetTick>
 8000966:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000968:	e008      	b.n	800097c <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800096a:	f7ff fc47 	bl	80001fc <HAL_GetTick>
 800096e:	4602      	mov	r2, r0
 8000970:	693b      	ldr	r3, [r7, #16]
 8000972:	1ad3      	subs	r3, r2, r3
 8000974:	2b64      	cmp	r3, #100	; 0x64
 8000976:	d901      	bls.n	800097c <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8000978:	2303      	movs	r3, #3
 800097a:	e0e5      	b.n	8000b48 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800097c:	4b75      	ldr	r3, [pc, #468]	; (8000b54 <HAL_RCC_OscConfig+0x4c0>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000984:	2b00      	cmp	r3, #0
 8000986:	d0f0      	beq.n	800096a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	68db      	ldr	r3, [r3, #12]
 800098c:	2b01      	cmp	r3, #1
 800098e:	d106      	bne.n	800099e <HAL_RCC_OscConfig+0x30a>
 8000990:	4b6f      	ldr	r3, [pc, #444]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 8000992:	6a1b      	ldr	r3, [r3, #32]
 8000994:	4a6e      	ldr	r2, [pc, #440]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 8000996:	f043 0301 	orr.w	r3, r3, #1
 800099a:	6213      	str	r3, [r2, #32]
 800099c:	e02d      	b.n	80009fa <HAL_RCC_OscConfig+0x366>
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	68db      	ldr	r3, [r3, #12]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d10c      	bne.n	80009c0 <HAL_RCC_OscConfig+0x32c>
 80009a6:	4b6a      	ldr	r3, [pc, #424]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 80009a8:	6a1b      	ldr	r3, [r3, #32]
 80009aa:	4a69      	ldr	r2, [pc, #420]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 80009ac:	f023 0301 	bic.w	r3, r3, #1
 80009b0:	6213      	str	r3, [r2, #32]
 80009b2:	4b67      	ldr	r3, [pc, #412]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 80009b4:	6a1b      	ldr	r3, [r3, #32]
 80009b6:	4a66      	ldr	r2, [pc, #408]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 80009b8:	f023 0304 	bic.w	r3, r3, #4
 80009bc:	6213      	str	r3, [r2, #32]
 80009be:	e01c      	b.n	80009fa <HAL_RCC_OscConfig+0x366>
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	68db      	ldr	r3, [r3, #12]
 80009c4:	2b05      	cmp	r3, #5
 80009c6:	d10c      	bne.n	80009e2 <HAL_RCC_OscConfig+0x34e>
 80009c8:	4b61      	ldr	r3, [pc, #388]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 80009ca:	6a1b      	ldr	r3, [r3, #32]
 80009cc:	4a60      	ldr	r2, [pc, #384]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 80009ce:	f043 0304 	orr.w	r3, r3, #4
 80009d2:	6213      	str	r3, [r2, #32]
 80009d4:	4b5e      	ldr	r3, [pc, #376]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 80009d6:	6a1b      	ldr	r3, [r3, #32]
 80009d8:	4a5d      	ldr	r2, [pc, #372]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 80009da:	f043 0301 	orr.w	r3, r3, #1
 80009de:	6213      	str	r3, [r2, #32]
 80009e0:	e00b      	b.n	80009fa <HAL_RCC_OscConfig+0x366>
 80009e2:	4b5b      	ldr	r3, [pc, #364]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 80009e4:	6a1b      	ldr	r3, [r3, #32]
 80009e6:	4a5a      	ldr	r2, [pc, #360]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 80009e8:	f023 0301 	bic.w	r3, r3, #1
 80009ec:	6213      	str	r3, [r2, #32]
 80009ee:	4b58      	ldr	r3, [pc, #352]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 80009f0:	6a1b      	ldr	r3, [r3, #32]
 80009f2:	4a57      	ldr	r2, [pc, #348]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 80009f4:	f023 0304 	bic.w	r3, r3, #4
 80009f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	68db      	ldr	r3, [r3, #12]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d015      	beq.n	8000a2e <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a02:	f7ff fbfb 	bl	80001fc <HAL_GetTick>
 8000a06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a08:	e00a      	b.n	8000a20 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a0a:	f7ff fbf7 	bl	80001fc <HAL_GetTick>
 8000a0e:	4602      	mov	r2, r0
 8000a10:	693b      	ldr	r3, [r7, #16]
 8000a12:	1ad3      	subs	r3, r2, r3
 8000a14:	f241 3288 	movw	r2, #5000	; 0x1388
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	d901      	bls.n	8000a20 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8000a1c:	2303      	movs	r3, #3
 8000a1e:	e093      	b.n	8000b48 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a20:	4b4b      	ldr	r3, [pc, #300]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 8000a22:	6a1b      	ldr	r3, [r3, #32]
 8000a24:	f003 0302 	and.w	r3, r3, #2
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d0ee      	beq.n	8000a0a <HAL_RCC_OscConfig+0x376>
 8000a2c:	e014      	b.n	8000a58 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a2e:	f7ff fbe5 	bl	80001fc <HAL_GetTick>
 8000a32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a34:	e00a      	b.n	8000a4c <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a36:	f7ff fbe1 	bl	80001fc <HAL_GetTick>
 8000a3a:	4602      	mov	r2, r0
 8000a3c:	693b      	ldr	r3, [r7, #16]
 8000a3e:	1ad3      	subs	r3, r2, r3
 8000a40:	f241 3288 	movw	r2, #5000	; 0x1388
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d901      	bls.n	8000a4c <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8000a48:	2303      	movs	r3, #3
 8000a4a:	e07d      	b.n	8000b48 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a4c:	4b40      	ldr	r3, [pc, #256]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 8000a4e:	6a1b      	ldr	r3, [r3, #32]
 8000a50:	f003 0302 	and.w	r3, r3, #2
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d1ee      	bne.n	8000a36 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000a58:	7dfb      	ldrb	r3, [r7, #23]
 8000a5a:	2b01      	cmp	r3, #1
 8000a5c:	d105      	bne.n	8000a6a <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000a5e:	4b3c      	ldr	r3, [pc, #240]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 8000a60:	69db      	ldr	r3, [r3, #28]
 8000a62:	4a3b      	ldr	r2, [pc, #236]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 8000a64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000a68:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	69db      	ldr	r3, [r3, #28]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d069      	beq.n	8000b46 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a72:	4b37      	ldr	r3, [pc, #220]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 8000a74:	685b      	ldr	r3, [r3, #4]
 8000a76:	f003 030c 	and.w	r3, r3, #12
 8000a7a:	2b08      	cmp	r3, #8
 8000a7c:	d061      	beq.n	8000b42 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	69db      	ldr	r3, [r3, #28]
 8000a82:	2b02      	cmp	r3, #2
 8000a84:	d146      	bne.n	8000b14 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000a86:	4b34      	ldr	r3, [pc, #208]	; (8000b58 <HAL_RCC_OscConfig+0x4c4>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a8c:	f7ff fbb6 	bl	80001fc <HAL_GetTick>
 8000a90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a92:	e008      	b.n	8000aa6 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a94:	f7ff fbb2 	bl	80001fc <HAL_GetTick>
 8000a98:	4602      	mov	r2, r0
 8000a9a:	693b      	ldr	r3, [r7, #16]
 8000a9c:	1ad3      	subs	r3, r2, r3
 8000a9e:	2b02      	cmp	r3, #2
 8000aa0:	d901      	bls.n	8000aa6 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8000aa2:	2303      	movs	r3, #3
 8000aa4:	e050      	b.n	8000b48 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000aa6:	4b2a      	ldr	r3, [pc, #168]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d1f0      	bne.n	8000a94 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	6a1b      	ldr	r3, [r3, #32]
 8000ab6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000aba:	d108      	bne.n	8000ace <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000abc:	4b24      	ldr	r3, [pc, #144]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 8000abe:	685b      	ldr	r3, [r3, #4]
 8000ac0:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	689b      	ldr	r3, [r3, #8]
 8000ac8:	4921      	ldr	r1, [pc, #132]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 8000aca:	4313      	orrs	r3, r2
 8000acc:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ace:	4b20      	ldr	r3, [pc, #128]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 8000ad0:	685b      	ldr	r3, [r3, #4]
 8000ad2:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	6a19      	ldr	r1, [r3, #32]
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ade:	430b      	orrs	r3, r1
 8000ae0:	491b      	ldr	r1, [pc, #108]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 8000ae2:	4313      	orrs	r3, r2
 8000ae4:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ae6:	4b1c      	ldr	r3, [pc, #112]	; (8000b58 <HAL_RCC_OscConfig+0x4c4>)
 8000ae8:	2201      	movs	r2, #1
 8000aea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000aec:	f7ff fb86 	bl	80001fc <HAL_GetTick>
 8000af0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000af2:	e008      	b.n	8000b06 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000af4:	f7ff fb82 	bl	80001fc <HAL_GetTick>
 8000af8:	4602      	mov	r2, r0
 8000afa:	693b      	ldr	r3, [r7, #16]
 8000afc:	1ad3      	subs	r3, r2, r3
 8000afe:	2b02      	cmp	r3, #2
 8000b00:	d901      	bls.n	8000b06 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8000b02:	2303      	movs	r3, #3
 8000b04:	e020      	b.n	8000b48 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b06:	4b12      	ldr	r3, [pc, #72]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d0f0      	beq.n	8000af4 <HAL_RCC_OscConfig+0x460>
 8000b12:	e018      	b.n	8000b46 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b14:	4b10      	ldr	r3, [pc, #64]	; (8000b58 <HAL_RCC_OscConfig+0x4c4>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b1a:	f7ff fb6f 	bl	80001fc <HAL_GetTick>
 8000b1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b20:	e008      	b.n	8000b34 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b22:	f7ff fb6b 	bl	80001fc <HAL_GetTick>
 8000b26:	4602      	mov	r2, r0
 8000b28:	693b      	ldr	r3, [r7, #16]
 8000b2a:	1ad3      	subs	r3, r2, r3
 8000b2c:	2b02      	cmp	r3, #2
 8000b2e:	d901      	bls.n	8000b34 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8000b30:	2303      	movs	r3, #3
 8000b32:	e009      	b.n	8000b48 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b34:	4b06      	ldr	r3, [pc, #24]	; (8000b50 <HAL_RCC_OscConfig+0x4bc>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d1f0      	bne.n	8000b22 <HAL_RCC_OscConfig+0x48e>
 8000b40:	e001      	b.n	8000b46 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000b42:	2301      	movs	r3, #1
 8000b44:	e000      	b.n	8000b48 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8000b46:	2300      	movs	r3, #0
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3718      	adds	r7, #24
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	40021000 	.word	0x40021000
 8000b54:	40007000 	.word	0x40007000
 8000b58:	42420060 	.word	0x42420060

08000b5c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b084      	sub	sp, #16
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
 8000b64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000b66:	2300      	movs	r3, #0
 8000b68:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b6a:	4b7e      	ldr	r3, [pc, #504]	; (8000d64 <HAL_RCC_ClockConfig+0x208>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f003 0307 	and.w	r3, r3, #7
 8000b72:	683a      	ldr	r2, [r7, #0]
 8000b74:	429a      	cmp	r2, r3
 8000b76:	d910      	bls.n	8000b9a <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b78:	4b7a      	ldr	r3, [pc, #488]	; (8000d64 <HAL_RCC_ClockConfig+0x208>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	f023 0207 	bic.w	r2, r3, #7
 8000b80:	4978      	ldr	r1, [pc, #480]	; (8000d64 <HAL_RCC_ClockConfig+0x208>)
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b88:	4b76      	ldr	r3, [pc, #472]	; (8000d64 <HAL_RCC_ClockConfig+0x208>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	f003 0307 	and.w	r3, r3, #7
 8000b90:	683a      	ldr	r2, [r7, #0]
 8000b92:	429a      	cmp	r2, r3
 8000b94:	d001      	beq.n	8000b9a <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8000b96:	2301      	movs	r3, #1
 8000b98:	e0e0      	b.n	8000d5c <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f003 0302 	and.w	r3, r3, #2
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d020      	beq.n	8000be8 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	f003 0304 	and.w	r3, r3, #4
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d005      	beq.n	8000bbe <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000bb2:	4b6d      	ldr	r3, [pc, #436]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000bb4:	685b      	ldr	r3, [r3, #4]
 8000bb6:	4a6c      	ldr	r2, [pc, #432]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000bb8:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000bbc:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	f003 0308 	and.w	r3, r3, #8
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d005      	beq.n	8000bd6 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000bca:	4b67      	ldr	r3, [pc, #412]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	4a66      	ldr	r2, [pc, #408]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000bd0:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000bd4:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000bd6:	4b64      	ldr	r3, [pc, #400]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	689b      	ldr	r3, [r3, #8]
 8000be2:	4961      	ldr	r1, [pc, #388]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000be4:	4313      	orrs	r3, r2
 8000be6:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f003 0301 	and.w	r3, r3, #1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d06a      	beq.n	8000cca <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	2b01      	cmp	r3, #1
 8000bfa:	d107      	bne.n	8000c0c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bfc:	4b5a      	ldr	r3, [pc, #360]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d115      	bne.n	8000c34 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	e0a7      	b.n	8000d5c <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	2b02      	cmp	r3, #2
 8000c12:	d107      	bne.n	8000c24 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c14:	4b54      	ldr	r3, [pc, #336]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d109      	bne.n	8000c34 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000c20:	2301      	movs	r3, #1
 8000c22:	e09b      	b.n	8000d5c <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c24:	4b50      	ldr	r3, [pc, #320]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f003 0302 	and.w	r3, r3, #2
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d101      	bne.n	8000c34 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000c30:	2301      	movs	r3, #1
 8000c32:	e093      	b.n	8000d5c <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000c34:	4b4c      	ldr	r3, [pc, #304]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	f023 0203 	bic.w	r2, r3, #3
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	4949      	ldr	r1, [pc, #292]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000c42:	4313      	orrs	r3, r2
 8000c44:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000c46:	f7ff fad9 	bl	80001fc <HAL_GetTick>
 8000c4a:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d112      	bne.n	8000c7a <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c54:	e00a      	b.n	8000c6c <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c56:	f7ff fad1 	bl	80001fc <HAL_GetTick>
 8000c5a:	4602      	mov	r2, r0
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	1ad3      	subs	r3, r2, r3
 8000c60:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d901      	bls.n	8000c6c <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8000c68:	2303      	movs	r3, #3
 8000c6a:	e077      	b.n	8000d5c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c6c:	4b3e      	ldr	r3, [pc, #248]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	f003 030c 	and.w	r3, r3, #12
 8000c74:	2b04      	cmp	r3, #4
 8000c76:	d1ee      	bne.n	8000c56 <HAL_RCC_ClockConfig+0xfa>
 8000c78:	e027      	b.n	8000cca <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	685b      	ldr	r3, [r3, #4]
 8000c7e:	2b02      	cmp	r3, #2
 8000c80:	d11d      	bne.n	8000cbe <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c82:	e00a      	b.n	8000c9a <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c84:	f7ff faba 	bl	80001fc <HAL_GetTick>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c92:	4293      	cmp	r3, r2
 8000c94:	d901      	bls.n	8000c9a <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8000c96:	2303      	movs	r3, #3
 8000c98:	e060      	b.n	8000d5c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c9a:	4b33      	ldr	r3, [pc, #204]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	f003 030c 	and.w	r3, r3, #12
 8000ca2:	2b08      	cmp	r3, #8
 8000ca4:	d1ee      	bne.n	8000c84 <HAL_RCC_ClockConfig+0x128>
 8000ca6:	e010      	b.n	8000cca <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ca8:	f7ff faa8 	bl	80001fc <HAL_GetTick>
 8000cac:	4602      	mov	r2, r0
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	1ad3      	subs	r3, r2, r3
 8000cb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d901      	bls.n	8000cbe <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8000cba:	2303      	movs	r3, #3
 8000cbc:	e04e      	b.n	8000d5c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000cbe:	4b2a      	ldr	r3, [pc, #168]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000cc0:	685b      	ldr	r3, [r3, #4]
 8000cc2:	f003 030c 	and.w	r3, r3, #12
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d1ee      	bne.n	8000ca8 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000cca:	4b26      	ldr	r3, [pc, #152]	; (8000d64 <HAL_RCC_ClockConfig+0x208>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f003 0307 	and.w	r3, r3, #7
 8000cd2:	683a      	ldr	r2, [r7, #0]
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	d210      	bcs.n	8000cfa <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cd8:	4b22      	ldr	r3, [pc, #136]	; (8000d64 <HAL_RCC_ClockConfig+0x208>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f023 0207 	bic.w	r2, r3, #7
 8000ce0:	4920      	ldr	r1, [pc, #128]	; (8000d64 <HAL_RCC_ClockConfig+0x208>)
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	4313      	orrs	r3, r2
 8000ce6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000ce8:	4b1e      	ldr	r3, [pc, #120]	; (8000d64 <HAL_RCC_ClockConfig+0x208>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	f003 0307 	and.w	r3, r3, #7
 8000cf0:	683a      	ldr	r2, [r7, #0]
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d001      	beq.n	8000cfa <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	e030      	b.n	8000d5c <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f003 0304 	and.w	r3, r3, #4
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d008      	beq.n	8000d18 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d06:	4b18      	ldr	r3, [pc, #96]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	68db      	ldr	r3, [r3, #12]
 8000d12:	4915      	ldr	r1, [pc, #84]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000d14:	4313      	orrs	r3, r2
 8000d16:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f003 0308 	and.w	r3, r3, #8
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d009      	beq.n	8000d38 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000d24:	4b10      	ldr	r3, [pc, #64]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	691b      	ldr	r3, [r3, #16]
 8000d30:	00db      	lsls	r3, r3, #3
 8000d32:	490d      	ldr	r1, [pc, #52]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000d34:	4313      	orrs	r3, r2
 8000d36:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000d38:	f000 f81c 	bl	8000d74 <HAL_RCC_GetSysClockFreq>
 8000d3c:	4601      	mov	r1, r0
 8000d3e:	4b0a      	ldr	r3, [pc, #40]	; (8000d68 <HAL_RCC_ClockConfig+0x20c>)
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	091b      	lsrs	r3, r3, #4
 8000d44:	f003 030f 	and.w	r3, r3, #15
 8000d48:	4a08      	ldr	r2, [pc, #32]	; (8000d6c <HAL_RCC_ClockConfig+0x210>)
 8000d4a:	5cd3      	ldrb	r3, [r2, r3]
 8000d4c:	fa21 f303 	lsr.w	r3, r1, r3
 8000d50:	4a07      	ldr	r2, [pc, #28]	; (8000d70 <HAL_RCC_ClockConfig+0x214>)
 8000d52:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000d54:	2000      	movs	r0, #0
 8000d56:	f7ff fa0f 	bl	8000178 <HAL_InitTick>
  
  return HAL_OK;
 8000d5a:	2300      	movs	r3, #0
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	3710      	adds	r7, #16
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40022000 	.word	0x40022000
 8000d68:	40021000 	.word	0x40021000
 8000d6c:	08001d34 	.word	0x08001d34
 8000d70:	20000008 	.word	0x20000008

08000d74 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000d74:	b490      	push	{r4, r7}
 8000d76:	b08a      	sub	sp, #40	; 0x28
 8000d78:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000d7a:	4b2a      	ldr	r3, [pc, #168]	; (8000e24 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000d7c:	1d3c      	adds	r4, r7, #4
 8000d7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000d84:	4b28      	ldr	r3, [pc, #160]	; (8000e28 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000d86:	881b      	ldrh	r3, [r3, #0]
 8000d88:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	61fb      	str	r3, [r7, #28]
 8000d8e:	2300      	movs	r3, #0
 8000d90:	61bb      	str	r3, [r7, #24]
 8000d92:	2300      	movs	r3, #0
 8000d94:	627b      	str	r3, [r7, #36]	; 0x24
 8000d96:	2300      	movs	r3, #0
 8000d98:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000d9e:	4b23      	ldr	r3, [pc, #140]	; (8000e2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000da4:	69fb      	ldr	r3, [r7, #28]
 8000da6:	f003 030c 	and.w	r3, r3, #12
 8000daa:	2b04      	cmp	r3, #4
 8000dac:	d002      	beq.n	8000db4 <HAL_RCC_GetSysClockFreq+0x40>
 8000dae:	2b08      	cmp	r3, #8
 8000db0:	d003      	beq.n	8000dba <HAL_RCC_GetSysClockFreq+0x46>
 8000db2:	e02d      	b.n	8000e10 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000db4:	4b1e      	ldr	r3, [pc, #120]	; (8000e30 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000db6:	623b      	str	r3, [r7, #32]
      break;
 8000db8:	e02d      	b.n	8000e16 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	0c9b      	lsrs	r3, r3, #18
 8000dbe:	f003 030f 	and.w	r3, r3, #15
 8000dc2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000dc6:	4413      	add	r3, r2
 8000dc8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000dcc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d013      	beq.n	8000e00 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000dd8:	4b14      	ldr	r3, [pc, #80]	; (8000e2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	0c5b      	lsrs	r3, r3, #17
 8000dde:	f003 0301 	and.w	r3, r3, #1
 8000de2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000de6:	4413      	add	r3, r2
 8000de8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000dec:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000dee:	697b      	ldr	r3, [r7, #20]
 8000df0:	4a0f      	ldr	r2, [pc, #60]	; (8000e30 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000df2:	fb02 f203 	mul.w	r2, r2, r3
 8000df6:	69bb      	ldr	r3, [r7, #24]
 8000df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dfc:	627b      	str	r3, [r7, #36]	; 0x24
 8000dfe:	e004      	b.n	8000e0a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	4a0c      	ldr	r2, [pc, #48]	; (8000e34 <HAL_RCC_GetSysClockFreq+0xc0>)
 8000e04:	fb02 f303 	mul.w	r3, r2, r3
 8000e08:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e0c:	623b      	str	r3, [r7, #32]
      break;
 8000e0e:	e002      	b.n	8000e16 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000e10:	4b07      	ldr	r3, [pc, #28]	; (8000e30 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000e12:	623b      	str	r3, [r7, #32]
      break;
 8000e14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000e16:	6a3b      	ldr	r3, [r7, #32]
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3728      	adds	r7, #40	; 0x28
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bc90      	pop	{r4, r7}
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	08001d20 	.word	0x08001d20
 8000e28:	08001d30 	.word	0x08001d30
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	007a1200 	.word	0x007a1200
 8000e34:	003d0900 	.word	0x003d0900

08000e38 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b085      	sub	sp, #20
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000e40:	4b0a      	ldr	r3, [pc, #40]	; (8000e6c <RCC_Delay+0x34>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a0a      	ldr	r2, [pc, #40]	; (8000e70 <RCC_Delay+0x38>)
 8000e46:	fba2 2303 	umull	r2, r3, r2, r3
 8000e4a:	0a5b      	lsrs	r3, r3, #9
 8000e4c:	687a      	ldr	r2, [r7, #4]
 8000e4e:	fb02 f303 	mul.w	r3, r2, r3
 8000e52:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000e54:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	1e5a      	subs	r2, r3, #1
 8000e5a:	60fa      	str	r2, [r7, #12]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d1f9      	bne.n	8000e54 <RCC_Delay+0x1c>
}
 8000e60:	bf00      	nop
 8000e62:	3714      	adds	r7, #20
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bc80      	pop	{r7}
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	20000008 	.word	0x20000008
 8000e70:	10624dd3 	.word	0x10624dd3

08000e74 <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d101      	bne.n	8000e86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8000e82:	2301      	movs	r3, #1
 8000e84:	e01d      	b.n	8000ec2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d106      	bne.n	8000ea0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2200      	movs	r2, #0
 8000e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f000 fe38 	bl	8001b10 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2202      	movs	r2, #2
 8000ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	3304      	adds	r3, #4
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4610      	mov	r0, r2
 8000eb4:	f000 fa08 	bl	80012c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2201      	movs	r2, #1
 8000ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8000ec0:	2300      	movs	r3, #0
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}

08000eca <HAL_TIM_PWM_Init>:
  *       Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8000eca:	b580      	push	{r7, lr}
 8000ecc:	b082      	sub	sp, #8
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d101      	bne.n	8000edc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	e01d      	b.n	8000f18 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d106      	bne.n	8000ef6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2200      	movs	r2, #0
 8000eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8000ef0:	6878      	ldr	r0, [r7, #4]
 8000ef2:	f000 f815 	bl	8000f20 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2202      	movs	r2, #2
 8000efa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	3304      	adds	r3, #4
 8000f06:	4619      	mov	r1, r3
 8000f08:	4610      	mov	r0, r2
 8000f0a:	f000 f9dd 	bl	80012c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	2201      	movs	r2, #1
 8000f12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8000f16:	2300      	movs	r3, #0
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8000f28:	bf00      	nop
 8000f2a:	370c      	adds	r7, #12
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bc80      	pop	{r7}
 8000f30:	4770      	bx	lr
	...

08000f34 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	2201      	movs	r2, #1
 8000f44:	6839      	ldr	r1, [r7, #0]
 8000f46:	4618      	mov	r0, r3
 8000f48:	f000 fc69 	bl	800181e <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a0b      	ldr	r2, [pc, #44]	; (8000f80 <HAL_TIM_PWM_Start+0x4c>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d107      	bne.n	8000f66 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000f64:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f042 0201 	orr.w	r2, r2, #1
 8000f74:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8000f76:	2300      	movs	r3, #0
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40012c00 	.word	0x40012c00

08000f84 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000f96:	2b01      	cmp	r3, #1
 8000f98:	d101      	bne.n	8000f9e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	e0b4      	b.n	8001108 <HAL_TIM_PWM_ConfigChannel+0x184>
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	2202      	movs	r2, #2
 8000faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2b0c      	cmp	r3, #12
 8000fb2:	f200 809f 	bhi.w	80010f4 <HAL_TIM_PWM_ConfigChannel+0x170>
 8000fb6:	a201      	add	r2, pc, #4	; (adr r2, 8000fbc <HAL_TIM_PWM_ConfigChannel+0x38>)
 8000fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fbc:	08000ff1 	.word	0x08000ff1
 8000fc0:	080010f5 	.word	0x080010f5
 8000fc4:	080010f5 	.word	0x080010f5
 8000fc8:	080010f5 	.word	0x080010f5
 8000fcc:	08001031 	.word	0x08001031
 8000fd0:	080010f5 	.word	0x080010f5
 8000fd4:	080010f5 	.word	0x080010f5
 8000fd8:	080010f5 	.word	0x080010f5
 8000fdc:	08001073 	.word	0x08001073
 8000fe0:	080010f5 	.word	0x080010f5
 8000fe4:	080010f5 	.word	0x080010f5
 8000fe8:	080010f5 	.word	0x080010f5
 8000fec:	080010b3 	.word	0x080010b3
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	68b9      	ldr	r1, [r7, #8]
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f000 f9cc 	bl	8001394 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	699a      	ldr	r2, [r3, #24]
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f042 0208 	orr.w	r2, r2, #8
 800100a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	699a      	ldr	r2, [r3, #24]
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f022 0204 	bic.w	r2, r2, #4
 800101a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	6999      	ldr	r1, [r3, #24]
 8001022:	68bb      	ldr	r3, [r7, #8]
 8001024:	691a      	ldr	r2, [r3, #16]
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	430a      	orrs	r2, r1
 800102c:	619a      	str	r2, [r3, #24]
    }
    break;
 800102e:	e062      	b.n	80010f6 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	68b9      	ldr	r1, [r7, #8]
 8001036:	4618      	mov	r0, r3
 8001038:	f000 fa18 	bl	800146c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	699a      	ldr	r2, [r3, #24]
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800104a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	699a      	ldr	r2, [r3, #24]
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800105a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	6999      	ldr	r1, [r3, #24]
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	691b      	ldr	r3, [r3, #16]
 8001066:	021a      	lsls	r2, r3, #8
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	430a      	orrs	r2, r1
 800106e:	619a      	str	r2, [r3, #24]
    }
    break;
 8001070:	e041      	b.n	80010f6 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	68b9      	ldr	r1, [r7, #8]
 8001078:	4618      	mov	r0, r3
 800107a:	f000 fa67 	bl	800154c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	69da      	ldr	r2, [r3, #28]
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f042 0208 	orr.w	r2, r2, #8
 800108c:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	69da      	ldr	r2, [r3, #28]
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f022 0204 	bic.w	r2, r2, #4
 800109c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	69d9      	ldr	r1, [r3, #28]
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	691a      	ldr	r2, [r3, #16]
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	430a      	orrs	r2, r1
 80010ae:	61da      	str	r2, [r3, #28]
    }
    break;
 80010b0:	e021      	b.n	80010f6 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	68b9      	ldr	r1, [r7, #8]
 80010b8:	4618      	mov	r0, r3
 80010ba:	f000 fab7 	bl	800162c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	69da      	ldr	r2, [r3, #28]
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80010cc:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	69da      	ldr	r2, [r3, #28]
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80010dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	69d9      	ldr	r1, [r3, #28]
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	691b      	ldr	r3, [r3, #16]
 80010e8:	021a      	lsls	r2, r3, #8
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	430a      	orrs	r2, r1
 80010f0:	61da      	str	r2, [r3, #28]
    }
    break;
 80010f2:	e000      	b.n	80010f6 <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 80010f4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	2201      	movs	r2, #1
 80010fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	2200      	movs	r2, #0
 8001102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001106:	2300      	movs	r3, #0
}
 8001108:	4618      	mov	r0, r3
 800110a:	3710      	adds	r7, #16
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800111a:	2300      	movs	r3, #0
 800111c:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001124:	2b01      	cmp	r3, #1
 8001126:	d101      	bne.n	800112c <HAL_TIM_ConfigClockSource+0x1c>
 8001128:	2302      	movs	r3, #2
 800112a:	e0c8      	b.n	80012be <HAL_TIM_ConfigClockSource+0x1ae>
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2201      	movs	r2, #1
 8001130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2202      	movs	r2, #2
 8001138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	689b      	ldr	r3, [r3, #8]
 8001142:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800114a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001152:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	68fa      	ldr	r2, [r7, #12]
 800115a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2b40      	cmp	r3, #64	; 0x40
 8001162:	d077      	beq.n	8001254 <HAL_TIM_ConfigClockSource+0x144>
 8001164:	2b40      	cmp	r3, #64	; 0x40
 8001166:	d80e      	bhi.n	8001186 <HAL_TIM_ConfigClockSource+0x76>
 8001168:	2b10      	cmp	r3, #16
 800116a:	f000 808a 	beq.w	8001282 <HAL_TIM_ConfigClockSource+0x172>
 800116e:	2b10      	cmp	r3, #16
 8001170:	d802      	bhi.n	8001178 <HAL_TIM_ConfigClockSource+0x68>
 8001172:	2b00      	cmp	r3, #0
 8001174:	d07e      	beq.n	8001274 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 8001176:	e099      	b.n	80012ac <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8001178:	2b20      	cmp	r3, #32
 800117a:	f000 8089 	beq.w	8001290 <HAL_TIM_ConfigClockSource+0x180>
 800117e:	2b30      	cmp	r3, #48	; 0x30
 8001180:	f000 808d 	beq.w	800129e <HAL_TIM_ConfigClockSource+0x18e>
    break;
 8001184:	e092      	b.n	80012ac <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8001186:	2b70      	cmp	r3, #112	; 0x70
 8001188:	d016      	beq.n	80011b8 <HAL_TIM_ConfigClockSource+0xa8>
 800118a:	2b70      	cmp	r3, #112	; 0x70
 800118c:	d804      	bhi.n	8001198 <HAL_TIM_ConfigClockSource+0x88>
 800118e:	2b50      	cmp	r3, #80	; 0x50
 8001190:	d040      	beq.n	8001214 <HAL_TIM_ConfigClockSource+0x104>
 8001192:	2b60      	cmp	r3, #96	; 0x60
 8001194:	d04e      	beq.n	8001234 <HAL_TIM_ConfigClockSource+0x124>
    break;
 8001196:	e089      	b.n	80012ac <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8001198:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800119c:	d003      	beq.n	80011a6 <HAL_TIM_ConfigClockSource+0x96>
 800119e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80011a2:	d024      	beq.n	80011ee <HAL_TIM_ConfigClockSource+0xde>
    break;
 80011a4:	e082      	b.n	80012ac <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	689a      	ldr	r2, [r3, #8]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f022 0207 	bic.w	r2, r2, #7
 80011b4:	609a      	str	r2, [r3, #8]
    break;
 80011b6:	e079      	b.n	80012ac <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6818      	ldr	r0, [r3, #0]
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	6899      	ldr	r1, [r3, #8]
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685a      	ldr	r2, [r3, #4]
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	f000 fb08 	bl	80017dc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80011da:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80011e2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	68fa      	ldr	r2, [r7, #12]
 80011ea:	609a      	str	r2, [r3, #8]
    break;
 80011ec:	e05e      	b.n	80012ac <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6818      	ldr	r0, [r3, #0]
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	6899      	ldr	r1, [r3, #8]
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	685a      	ldr	r2, [r3, #4]
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	68db      	ldr	r3, [r3, #12]
 80011fe:	f000 faed 	bl	80017dc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	689a      	ldr	r2, [r3, #8]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001210:	609a      	str	r2, [r3, #8]
    break;
 8001212:	e04b      	b.n	80012ac <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6818      	ldr	r0, [r3, #0]
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	6859      	ldr	r1, [r3, #4]
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	461a      	mov	r2, r3
 8001222:	f000 fa57 	bl	80016d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	2150      	movs	r1, #80	; 0x50
 800122c:	4618      	mov	r0, r3
 800122e:	f000 fab6 	bl	800179e <TIM_ITRx_SetConfig>
    break;
 8001232:	e03b      	b.n	80012ac <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6818      	ldr	r0, [r3, #0]
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	6859      	ldr	r1, [r3, #4]
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	68db      	ldr	r3, [r3, #12]
 8001240:	461a      	mov	r2, r3
 8001242:	f000 fa79 	bl	8001738 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	2160      	movs	r1, #96	; 0x60
 800124c:	4618      	mov	r0, r3
 800124e:	f000 faa6 	bl	800179e <TIM_ITRx_SetConfig>
    break;
 8001252:	e02b      	b.n	80012ac <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6818      	ldr	r0, [r3, #0]
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	6859      	ldr	r1, [r3, #4]
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	461a      	mov	r2, r3
 8001262:	f000 fa37 	bl	80016d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2140      	movs	r1, #64	; 0x40
 800126c:	4618      	mov	r0, r3
 800126e:	f000 fa96 	bl	800179e <TIM_ITRx_SetConfig>
    break;
 8001272:	e01b      	b.n	80012ac <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2100      	movs	r1, #0
 800127a:	4618      	mov	r0, r3
 800127c:	f000 fa8f 	bl	800179e <TIM_ITRx_SetConfig>
    break;
 8001280:	e014      	b.n	80012ac <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2110      	movs	r1, #16
 8001288:	4618      	mov	r0, r3
 800128a:	f000 fa88 	bl	800179e <TIM_ITRx_SetConfig>
    break;
 800128e:	e00d      	b.n	80012ac <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2120      	movs	r1, #32
 8001296:	4618      	mov	r0, r3
 8001298:	f000 fa81 	bl	800179e <TIM_ITRx_SetConfig>
    break;
 800129c:	e006      	b.n	80012ac <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2130      	movs	r1, #48	; 0x30
 80012a4:	4618      	mov	r0, r3
 80012a6:	f000 fa7a 	bl	800179e <TIM_ITRx_SetConfig>
    break;
 80012aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2201      	movs	r2, #1
 80012b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2200      	movs	r2, #0
 80012b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80012bc:	2300      	movs	r3, #0
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
	...

080012c8 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b085      	sub	sp, #20
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80012d2:	2300      	movs	r3, #0
 80012d4:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	4a2a      	ldr	r2, [pc, #168]	; (8001388 <TIM_Base_SetConfig+0xc0>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d00b      	beq.n	80012fc <TIM_Base_SetConfig+0x34>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012ea:	d007      	beq.n	80012fc <TIM_Base_SetConfig+0x34>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	4a27      	ldr	r2, [pc, #156]	; (800138c <TIM_Base_SetConfig+0xc4>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d003      	beq.n	80012fc <TIM_Base_SetConfig+0x34>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	4a26      	ldr	r2, [pc, #152]	; (8001390 <TIM_Base_SetConfig+0xc8>)
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d108      	bne.n	800130e <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001302:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	68fa      	ldr	r2, [r7, #12]
 800130a:	4313      	orrs	r3, r2
 800130c:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a1d      	ldr	r2, [pc, #116]	; (8001388 <TIM_Base_SetConfig+0xc0>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d00b      	beq.n	800132e <TIM_Base_SetConfig+0x66>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800131c:	d007      	beq.n	800132e <TIM_Base_SetConfig+0x66>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4a1a      	ldr	r2, [pc, #104]	; (800138c <TIM_Base_SetConfig+0xc4>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d003      	beq.n	800132e <TIM_Base_SetConfig+0x66>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a19      	ldr	r2, [pc, #100]	; (8001390 <TIM_Base_SetConfig+0xc8>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d108      	bne.n	8001340 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001334:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	68db      	ldr	r3, [r3, #12]
 800133a:	68fa      	ldr	r2, [r7, #12]
 800133c:	4313      	orrs	r3, r2
 800133e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001346:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	695b      	ldr	r3, [r3, #20]
 800134c:	68fa      	ldr	r2, [r7, #12]
 800134e:	4313      	orrs	r3, r2
 8001350:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	68fa      	ldr	r2, [r7, #12]
 8001356:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	689a      	ldr	r2, [r3, #8]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	4a07      	ldr	r2, [pc, #28]	; (8001388 <TIM_Base_SetConfig+0xc0>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d103      	bne.n	8001378 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	691a      	ldr	r2, [r3, #16]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2201      	movs	r2, #1
 800137c:	615a      	str	r2, [r3, #20]
}
 800137e:	bf00      	nop
 8001380:	3714      	adds	r7, #20
 8001382:	46bd      	mov	sp, r7
 8001384:	bc80      	pop	{r7}
 8001386:	4770      	bx	lr
 8001388:	40012c00 	.word	0x40012c00
 800138c:	40000400 	.word	0x40000400
 8001390:	40000800 	.word	0x40000800

08001394 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001394:	b480      	push	{r7}
 8001396:	b087      	sub	sp, #28
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800139e:	2300      	movs	r3, #0
 80013a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80013a2:	2300      	movs	r3, #0
 80013a4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80013a6:	2300      	movs	r3, #0
 80013a8:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6a1b      	ldr	r3, [r3, #32]
 80013ae:	f023 0201 	bic.w	r2, r3, #1
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6a1b      	ldr	r3, [r3, #32]
 80013ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	699b      	ldr	r3, [r3, #24]
 80013c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80013ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	f023 0303 	bic.w	r3, r3, #3
 80013d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	68fa      	ldr	r2, [r7, #12]
 80013de:	4313      	orrs	r3, r2
 80013e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	f023 0302 	bic.w	r3, r3, #2
 80013e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	697a      	ldr	r2, [r7, #20]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	4a1c      	ldr	r2, [pc, #112]	; (8001468 <TIM_OC1_SetConfig+0xd4>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d10c      	bne.n	8001416 <TIM_OC1_SetConfig+0x82>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	f023 0308 	bic.w	r3, r3, #8
 8001402:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	697a      	ldr	r2, [r7, #20]
 800140a:	4313      	orrs	r3, r2
 800140c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	f023 0304 	bic.w	r3, r3, #4
 8001414:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4a13      	ldr	r2, [pc, #76]	; (8001468 <TIM_OC1_SetConfig+0xd4>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d111      	bne.n	8001442 <TIM_OC1_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001424:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800142c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	695b      	ldr	r3, [r3, #20]
 8001432:	693a      	ldr	r2, [r7, #16]
 8001434:	4313      	orrs	r3, r2
 8001436:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	4313      	orrs	r3, r2
 8001440:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	693a      	ldr	r2, [r7, #16]
 8001446:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	685a      	ldr	r2, [r3, #4]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	697a      	ldr	r2, [r7, #20]
 800145a:	621a      	str	r2, [r3, #32]
}
 800145c:	bf00      	nop
 800145e:	371c      	adds	r7, #28
 8001460:	46bd      	mov	sp, r7
 8001462:	bc80      	pop	{r7}
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	40012c00 	.word	0x40012c00

0800146c <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800146c:	b480      	push	{r7}
 800146e:	b087      	sub	sp, #28
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8001476:	2300      	movs	r3, #0
 8001478:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800147a:	2300      	movs	r3, #0
 800147c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800147e:	2300      	movs	r3, #0
 8001480:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6a1b      	ldr	r3, [r3, #32]
 8001486:	f023 0210 	bic.w	r2, r3, #16
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6a1b      	ldr	r3, [r3, #32]
 8001492:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	699b      	ldr	r3, [r3, #24]
 800149e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80014a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80014ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	021b      	lsls	r3, r3, #8
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	f023 0320 	bic.w	r3, r3, #32
 80014c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	689b      	ldr	r3, [r3, #8]
 80014c8:	011b      	lsls	r3, r3, #4
 80014ca:	697a      	ldr	r2, [r7, #20]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	4a1d      	ldr	r2, [pc, #116]	; (8001548 <TIM_OC2_SetConfig+0xdc>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d10d      	bne.n	80014f4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80014de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	011b      	lsls	r3, r3, #4
 80014e6:	697a      	ldr	r2, [r7, #20]
 80014e8:	4313      	orrs	r3, r2
 80014ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80014f2:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	4a14      	ldr	r2, [pc, #80]	; (8001548 <TIM_OC2_SetConfig+0xdc>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d113      	bne.n	8001524 <TIM_OC2_SetConfig+0xb8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001502:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800150a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	695b      	ldr	r3, [r3, #20]
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	693a      	ldr	r2, [r7, #16]
 8001514:	4313      	orrs	r3, r2
 8001516:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	699b      	ldr	r3, [r3, #24]
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	693a      	ldr	r2, [r7, #16]
 8001520:	4313      	orrs	r3, r2
 8001522:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	693a      	ldr	r2, [r7, #16]
 8001528:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	68fa      	ldr	r2, [r7, #12]
 800152e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	685a      	ldr	r2, [r3, #4]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	697a      	ldr	r2, [r7, #20]
 800153c:	621a      	str	r2, [r3, #32]
}
 800153e:	bf00      	nop
 8001540:	371c      	adds	r7, #28
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr
 8001548:	40012c00 	.word	0x40012c00

0800154c <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800154c:	b480      	push	{r7}
 800154e:	b087      	sub	sp, #28
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8001556:	2300      	movs	r3, #0
 8001558:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800155a:	2300      	movs	r3, #0
 800155c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800155e:	2300      	movs	r3, #0
 8001560:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6a1b      	ldr	r3, [r3, #32]
 8001566:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6a1b      	ldr	r3, [r3, #32]
 8001572:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	69db      	ldr	r3, [r3, #28]
 800157e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001586:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	f023 0303 	bic.w	r3, r3, #3
 800158e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	68fa      	ldr	r2, [r7, #12]
 8001596:	4313      	orrs	r3, r2
 8001598:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80015a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	021b      	lsls	r3, r3, #8
 80015a8:	697a      	ldr	r2, [r7, #20]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4a1d      	ldr	r2, [pc, #116]	; (8001628 <TIM_OC3_SetConfig+0xdc>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d10d      	bne.n	80015d2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80015bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	68db      	ldr	r3, [r3, #12]
 80015c2:	021b      	lsls	r3, r3, #8
 80015c4:	697a      	ldr	r2, [r7, #20]
 80015c6:	4313      	orrs	r3, r2
 80015c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80015d0:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a14      	ldr	r2, [pc, #80]	; (8001628 <TIM_OC3_SetConfig+0xdc>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d113      	bne.n	8001602 <TIM_OC3_SetConfig+0xb6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80015e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80015e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	695b      	ldr	r3, [r3, #20]
 80015ee:	011b      	lsls	r3, r3, #4
 80015f0:	693a      	ldr	r2, [r7, #16]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	699b      	ldr	r3, [r3, #24]
 80015fa:	011b      	lsls	r3, r3, #4
 80015fc:	693a      	ldr	r2, [r7, #16]
 80015fe:	4313      	orrs	r3, r2
 8001600:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	693a      	ldr	r2, [r7, #16]
 8001606:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	68fa      	ldr	r2, [r7, #12]
 800160c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	685a      	ldr	r2, [r3, #4]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	697a      	ldr	r2, [r7, #20]
 800161a:	621a      	str	r2, [r3, #32]
}
 800161c:	bf00      	nop
 800161e:	371c      	adds	r7, #28
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	40012c00 	.word	0x40012c00

0800162c <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800162c:	b480      	push	{r7}
 800162e:	b087      	sub	sp, #28
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8001636:	2300      	movs	r3, #0
 8001638:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800163a:	2300      	movs	r3, #0
 800163c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 800163e:	2300      	movs	r3, #0
 8001640:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6a1b      	ldr	r3, [r3, #32]
 8001646:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6a1b      	ldr	r3, [r3, #32]
 8001652:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	69db      	ldr	r3, [r3, #28]
 800165e:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001666:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800166e:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	021b      	lsls	r3, r3, #8
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	4313      	orrs	r3, r2
 800167a:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001682:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	031b      	lsls	r3, r3, #12
 800168a:	68fa      	ldr	r2, [r7, #12]
 800168c:	4313      	orrs	r3, r2
 800168e:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4a0f      	ldr	r2, [pc, #60]	; (80016d0 <TIM_OC4_SetConfig+0xa4>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d109      	bne.n	80016ac <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800169e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	695b      	ldr	r3, [r3, #20]
 80016a4:	019b      	lsls	r3, r3, #6
 80016a6:	697a      	ldr	r2, [r7, #20]
 80016a8:	4313      	orrs	r3, r2
 80016aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	697a      	ldr	r2, [r7, #20]
 80016b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	693a      	ldr	r2, [r7, #16]
 80016b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	685a      	ldr	r2, [r3, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	68fa      	ldr	r2, [r7, #12]
 80016c4:	621a      	str	r2, [r3, #32]
}
 80016c6:	bf00      	nop
 80016c8:	371c      	adds	r7, #28
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr
 80016d0:	40012c00 	.word	0x40012c00

080016d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b087      	sub	sp, #28
 80016d8:	af00      	add	r7, sp, #0
 80016da:	60f8      	str	r0, [r7, #12]
 80016dc:	60b9      	str	r1, [r7, #8]
 80016de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80016e0:	2300      	movs	r3, #0
 80016e2:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80016e4:	2300      	movs	r3, #0
 80016e6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	6a1b      	ldr	r3, [r3, #32]
 80016ec:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	6a1b      	ldr	r3, [r3, #32]
 80016f2:	f023 0201 	bic.w	r2, r3, #1
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	699b      	ldr	r3, [r3, #24]
 80016fe:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001706:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	011b      	lsls	r3, r3, #4
 800170c:	697a      	ldr	r2, [r7, #20]
 800170e:	4313      	orrs	r3, r2
 8001710:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	f023 030a 	bic.w	r3, r3, #10
 8001718:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	4313      	orrs	r3, r2
 8001720:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	697a      	ldr	r2, [r7, #20]
 8001726:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	621a      	str	r2, [r3, #32]
}
 800172e:	bf00      	nop
 8001730:	371c      	adds	r7, #28
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr

08001738 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001738:	b480      	push	{r7}
 800173a:	b087      	sub	sp, #28
 800173c:	af00      	add	r7, sp, #0
 800173e:	60f8      	str	r0, [r7, #12]
 8001740:	60b9      	str	r1, [r7, #8]
 8001742:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8001744:	2300      	movs	r3, #0
 8001746:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8001748:	2300      	movs	r3, #0
 800174a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	6a1b      	ldr	r3, [r3, #32]
 8001750:	f023 0210 	bic.w	r2, r3, #16
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	699b      	ldr	r3, [r3, #24]
 800175c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	6a1b      	ldr	r3, [r3, #32]
 8001762:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800176a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	031b      	lsls	r3, r3, #12
 8001770:	697a      	ldr	r2, [r7, #20]
 8001772:	4313      	orrs	r3, r2
 8001774:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800177c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	011b      	lsls	r3, r3, #4
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	4313      	orrs	r3, r2
 8001786:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	697a      	ldr	r2, [r7, #20]
 800178c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	621a      	str	r2, [r3, #32]
}
 8001794:	bf00      	nop
 8001796:	371c      	adds	r7, #28
 8001798:	46bd      	mov	sp, r7
 800179a:	bc80      	pop	{r7}
 800179c:	4770      	bx	lr

0800179e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 800179e:	b480      	push	{r7}
 80017a0:	b085      	sub	sp, #20
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
 80017a6:	460b      	mov	r3, r1
 80017a8:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 80017aa:	2300      	movs	r3, #0
 80017ac:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017ba:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80017bc:	887b      	ldrh	r3, [r7, #2]
 80017be:	f043 0307 	orr.w	r3, r3, #7
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	461a      	mov	r2, r3
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	68fa      	ldr	r2, [r7, #12]
 80017d0:	609a      	str	r2, [r3, #8]
}
 80017d2:	bf00      	nop
 80017d4:	3714      	adds	r7, #20
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bc80      	pop	{r7}
 80017da:	4770      	bx	lr

080017dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80017dc:	b480      	push	{r7}
 80017de:	b087      	sub	sp, #28
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	607a      	str	r2, [r7, #4]
 80017e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80017ea:	2300      	movs	r3, #0
 80017ec:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80017fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	021a      	lsls	r2, r3, #8
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	431a      	orrs	r2, r3
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	4313      	orrs	r3, r2
 8001808:	697a      	ldr	r2, [r7, #20]
 800180a:	4313      	orrs	r3, r2
 800180c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	697a      	ldr	r2, [r7, #20]
 8001812:	609a      	str	r2, [r3, #8]
}
 8001814:	bf00      	nop
 8001816:	371c      	adds	r7, #28
 8001818:	46bd      	mov	sp, r7
 800181a:	bc80      	pop	{r7}
 800181c:	4770      	bx	lr

0800181e <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800181e:	b480      	push	{r7}
 8001820:	b087      	sub	sp, #28
 8001822:	af00      	add	r7, sp, #0
 8001824:	60f8      	str	r0, [r7, #12]
 8001826:	60b9      	str	r1, [r7, #8]
 8001828:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800182e:	2201      	movs	r2, #1
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	fa02 f303 	lsl.w	r3, r2, r3
 8001836:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	6a1a      	ldr	r2, [r3, #32]
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	43db      	mvns	r3, r3
 8001840:	401a      	ands	r2, r3
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	6a1a      	ldr	r2, [r3, #32]
 800184a:	6879      	ldr	r1, [r7, #4]
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	fa01 f303 	lsl.w	r3, r1, r3
 8001852:	431a      	orrs	r2, r3
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	621a      	str	r2, [r3, #32]
}
 8001858:	bf00      	nop
 800185a:	371c      	adds	r7, #28
 800185c:	46bd      	mov	sp, r7
 800185e:	bc80      	pop	{r7}
 8001860:	4770      	bx	lr

08001862 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8001862:	b480      	push	{r7}
 8001864:	b083      	sub	sp, #12
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001872:	2b01      	cmp	r3, #1
 8001874:	d101      	bne.n	800187a <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001876:	2302      	movs	r3, #2
 8001878:	e032      	b.n	80018e0 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2201      	movs	r2, #1
 800187e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2202      	movs	r2, #2
 8001886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	685a      	ldr	r2, [r3, #4]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001898:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	6859      	ldr	r1, [r3, #4]
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	430a      	orrs	r2, r1
 80018aa:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	689a      	ldr	r2, [r3, #8]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80018ba:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	6899      	ldr	r1, [r3, #8]
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	685a      	ldr	r2, [r3, #4]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	430a      	orrs	r2, r1
 80018cc:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2201      	movs	r2, #1
 80018d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2200      	movs	r2, #0
 80018da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80018de:	2300      	movs	r3, #0
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bc80      	pop	{r7}
 80018e8:	4770      	bx	lr
	...

080018ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018f0:	f7fe fc2c 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018f4:	f000 f80c 	bl	8001910 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018f8:	f000 f8bc 	bl	8001a74 <MX_GPIO_Init>
  MX_TIM2_Init();
 80018fc:	f000 f844 	bl	8001988 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001900:	2100      	movs	r1, #0
 8001902:	4802      	ldr	r0, [pc, #8]	; (800190c <main+0x20>)
 8001904:	f7ff fb16 	bl	8000f34 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	//__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 20);
  while (1)
 8001908:	e7fe      	b.n	8001908 <main+0x1c>
 800190a:	bf00      	nop
 800190c:	2000002c 	.word	0x2000002c

08001910 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b090      	sub	sp, #64	; 0x40
 8001914:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001916:	f107 0318 	add.w	r3, r7, #24
 800191a:	2228      	movs	r2, #40	; 0x28
 800191c:	2100      	movs	r1, #0
 800191e:	4618      	mov	r0, r3
 8001920:	f000 f9ea 	bl	8001cf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001924:	1d3b      	adds	r3, r7, #4
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
 800192a:	605a      	str	r2, [r3, #4]
 800192c:	609a      	str	r2, [r3, #8]
 800192e:	60da      	str	r2, [r3, #12]
 8001930:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001932:	2302      	movs	r3, #2
 8001934:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001936:	2301      	movs	r3, #1
 8001938:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800193a:	2310      	movs	r3, #16
 800193c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800193e:	2300      	movs	r3, #0
 8001940:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001942:	f107 0318 	add.w	r3, r7, #24
 8001946:	4618      	mov	r0, r3
 8001948:	f7fe fea4 	bl	8000694 <HAL_RCC_OscConfig>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001952:	f000 f8a5 	bl	8001aa0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001956:	230f      	movs	r3, #15
 8001958:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800195a:	2300      	movs	r3, #0
 800195c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800195e:	2300      	movs	r3, #0
 8001960:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8001962:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001966:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001968:	2300      	movs	r3, #0
 800196a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800196c:	1d3b      	adds	r3, r7, #4
 800196e:	2100      	movs	r1, #0
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff f8f3 	bl	8000b5c <HAL_RCC_ClockConfig>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d001      	beq.n	8001980 <SystemClock_Config+0x70>
  {
    Error_Handler();
 800197c:	f000 f890 	bl	8001aa0 <Error_Handler>
  }
}
 8001980:	bf00      	nop
 8001982:	3740      	adds	r7, #64	; 0x40
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}

08001988 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08e      	sub	sp, #56	; 0x38
 800198c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800198e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	605a      	str	r2, [r3, #4]
 8001998:	609a      	str	r2, [r3, #8]
 800199a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800199c:	f107 0320 	add.w	r3, r7, #32
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019a6:	1d3b      	adds	r3, r7, #4
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	60da      	str	r2, [r3, #12]
 80019b2:	611a      	str	r2, [r3, #16]
 80019b4:	615a      	str	r2, [r3, #20]
 80019b6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019b8:	4b2d      	ldr	r3, [pc, #180]	; (8001a70 <MX_TIM2_Init+0xe8>)
 80019ba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019be:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50000;
 80019c0:	4b2b      	ldr	r3, [pc, #172]	; (8001a70 <MX_TIM2_Init+0xe8>)
 80019c2:	f24c 3250 	movw	r2, #50000	; 0xc350
 80019c6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019c8:	4b29      	ldr	r3, [pc, #164]	; (8001a70 <MX_TIM2_Init+0xe8>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 80019ce:	4b28      	ldr	r3, [pc, #160]	; (8001a70 <MX_TIM2_Init+0xe8>)
 80019d0:	2264      	movs	r2, #100	; 0x64
 80019d2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019d4:	4b26      	ldr	r3, [pc, #152]	; (8001a70 <MX_TIM2_Init+0xe8>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019da:	4b25      	ldr	r3, [pc, #148]	; (8001a70 <MX_TIM2_Init+0xe8>)
 80019dc:	2280      	movs	r2, #128	; 0x80
 80019de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019e0:	4823      	ldr	r0, [pc, #140]	; (8001a70 <MX_TIM2_Init+0xe8>)
 80019e2:	f7ff fa47 	bl	8000e74 <HAL_TIM_Base_Init>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80019ec:	f000 f858 	bl	8001aa0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019f4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019fa:	4619      	mov	r1, r3
 80019fc:	481c      	ldr	r0, [pc, #112]	; (8001a70 <MX_TIM2_Init+0xe8>)
 80019fe:	f7ff fb87 	bl	8001110 <HAL_TIM_ConfigClockSource>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001a08:	f000 f84a 	bl	8001aa0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a0c:	4818      	ldr	r0, [pc, #96]	; (8001a70 <MX_TIM2_Init+0xe8>)
 8001a0e:	f7ff fa5c 	bl	8000eca <HAL_TIM_PWM_Init>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001a18:	f000 f842 	bl	8001aa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a20:	2300      	movs	r3, #0
 8001a22:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a24:	f107 0320 	add.w	r3, r7, #32
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4811      	ldr	r0, [pc, #68]	; (8001a70 <MX_TIM2_Init+0xe8>)
 8001a2c:	f7ff ff19 	bl	8001862 <HAL_TIMEx_MasterConfigSynchronization>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001a36:	f000 f833 	bl	8001aa0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a3a:	2360      	movs	r3, #96	; 0x60
 8001a3c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10;
 8001a3e:	230a      	movs	r3, #10
 8001a40:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a46:	2300      	movs	r3, #0
 8001a48:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a4a:	1d3b      	adds	r3, r7, #4
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4807      	ldr	r0, [pc, #28]	; (8001a70 <MX_TIM2_Init+0xe8>)
 8001a52:	f7ff fa97 	bl	8000f84 <HAL_TIM_PWM_ConfigChannel>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001a5c:	f000 f820 	bl	8001aa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a60:	4803      	ldr	r0, [pc, #12]	; (8001a70 <MX_TIM2_Init+0xe8>)
 8001a62:	f000 f871 	bl	8001b48 <HAL_TIM_MspPostInit>

}
 8001a66:	bf00      	nop
 8001a68:	3738      	adds	r7, #56	; 0x38
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	2000002c 	.word	0x2000002c

08001a74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7a:	4b08      	ldr	r3, [pc, #32]	; (8001a9c <MX_GPIO_Init+0x28>)
 8001a7c:	699b      	ldr	r3, [r3, #24]
 8001a7e:	4a07      	ldr	r2, [pc, #28]	; (8001a9c <MX_GPIO_Init+0x28>)
 8001a80:	f043 0304 	orr.w	r3, r3, #4
 8001a84:	6193      	str	r3, [r2, #24]
 8001a86:	4b05      	ldr	r3, [pc, #20]	; (8001a9c <MX_GPIO_Init+0x28>)
 8001a88:	699b      	ldr	r3, [r3, #24]
 8001a8a:	f003 0304 	and.w	r3, r3, #4
 8001a8e:	607b      	str	r3, [r7, #4]
 8001a90:	687b      	ldr	r3, [r7, #4]

}
 8001a92:	bf00      	nop
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bc80      	pop	{r7}
 8001a9a:	4770      	bx	lr
 8001a9c:	40021000 	.word	0x40021000

08001aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001aa4:	bf00      	nop
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bc80      	pop	{r7}
 8001aaa:	4770      	bx	lr

08001aac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b085      	sub	sp, #20
 8001ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ab2:	4b15      	ldr	r3, [pc, #84]	; (8001b08 <HAL_MspInit+0x5c>)
 8001ab4:	699b      	ldr	r3, [r3, #24]
 8001ab6:	4a14      	ldr	r2, [pc, #80]	; (8001b08 <HAL_MspInit+0x5c>)
 8001ab8:	f043 0301 	orr.w	r3, r3, #1
 8001abc:	6193      	str	r3, [r2, #24]
 8001abe:	4b12      	ldr	r3, [pc, #72]	; (8001b08 <HAL_MspInit+0x5c>)
 8001ac0:	699b      	ldr	r3, [r3, #24]
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	60bb      	str	r3, [r7, #8]
 8001ac8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aca:	4b0f      	ldr	r3, [pc, #60]	; (8001b08 <HAL_MspInit+0x5c>)
 8001acc:	69db      	ldr	r3, [r3, #28]
 8001ace:	4a0e      	ldr	r2, [pc, #56]	; (8001b08 <HAL_MspInit+0x5c>)
 8001ad0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ad4:	61d3      	str	r3, [r2, #28]
 8001ad6:	4b0c      	ldr	r3, [pc, #48]	; (8001b08 <HAL_MspInit+0x5c>)
 8001ad8:	69db      	ldr	r3, [r3, #28]
 8001ada:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ade:	607b      	str	r3, [r7, #4]
 8001ae0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ae2:	4b0a      	ldr	r3, [pc, #40]	; (8001b0c <HAL_MspInit+0x60>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001aee:	60fb      	str	r3, [r7, #12]
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	4a04      	ldr	r2, [pc, #16]	; (8001b0c <HAL_MspInit+0x60>)
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001afe:	bf00      	nop
 8001b00:	3714      	adds	r7, #20
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bc80      	pop	{r7}
 8001b06:	4770      	bx	lr
 8001b08:	40021000 	.word	0x40021000
 8001b0c:	40010000 	.word	0x40010000

08001b10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b20:	d10b      	bne.n	8001b3a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b22:	4b08      	ldr	r3, [pc, #32]	; (8001b44 <HAL_TIM_Base_MspInit+0x34>)
 8001b24:	69db      	ldr	r3, [r3, #28]
 8001b26:	4a07      	ldr	r2, [pc, #28]	; (8001b44 <HAL_TIM_Base_MspInit+0x34>)
 8001b28:	f043 0301 	orr.w	r3, r3, #1
 8001b2c:	61d3      	str	r3, [r2, #28]
 8001b2e:	4b05      	ldr	r3, [pc, #20]	; (8001b44 <HAL_TIM_Base_MspInit+0x34>)
 8001b30:	69db      	ldr	r3, [r3, #28]
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	60fb      	str	r3, [r7, #12]
 8001b38:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001b3a:	bf00      	nop
 8001b3c:	3714      	adds	r7, #20
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bc80      	pop	{r7}
 8001b42:	4770      	bx	lr
 8001b44:	40021000 	.word	0x40021000

08001b48 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b088      	sub	sp, #32
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b50:	f107 0310 	add.w	r3, r7, #16
 8001b54:	2200      	movs	r2, #0
 8001b56:	601a      	str	r2, [r3, #0]
 8001b58:	605a      	str	r2, [r3, #4]
 8001b5a:	609a      	str	r2, [r3, #8]
 8001b5c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b66:	d117      	bne.n	8001b98 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b68:	4b0d      	ldr	r3, [pc, #52]	; (8001ba0 <HAL_TIM_MspPostInit+0x58>)
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	4a0c      	ldr	r2, [pc, #48]	; (8001ba0 <HAL_TIM_MspPostInit+0x58>)
 8001b6e:	f043 0304 	orr.w	r3, r3, #4
 8001b72:	6193      	str	r3, [r2, #24]
 8001b74:	4b0a      	ldr	r3, [pc, #40]	; (8001ba0 <HAL_TIM_MspPostInit+0x58>)
 8001b76:	699b      	ldr	r3, [r3, #24]
 8001b78:	f003 0304 	and.w	r3, r3, #4
 8001b7c:	60fb      	str	r3, [r7, #12]
 8001b7e:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA0-WKUP     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b80:	2301      	movs	r3, #1
 8001b82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b84:	2302      	movs	r3, #2
 8001b86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b88:	2302      	movs	r3, #2
 8001b8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b8c:	f107 0310 	add.w	r3, r7, #16
 8001b90:	4619      	mov	r1, r3
 8001b92:	4804      	ldr	r0, [pc, #16]	; (8001ba4 <HAL_TIM_MspPostInit+0x5c>)
 8001b94:	f7fe fc20 	bl	80003d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001b98:	bf00      	nop
 8001b9a:	3720      	adds	r7, #32
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	40021000 	.word	0x40021000
 8001ba4:	40010800 	.word	0x40010800

08001ba8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001bac:	bf00      	nop
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bc80      	pop	{r7}
 8001bb2:	4770      	bx	lr

08001bb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bb8:	e7fe      	b.n	8001bb8 <HardFault_Handler+0x4>

08001bba <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bba:	b480      	push	{r7}
 8001bbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bbe:	e7fe      	b.n	8001bbe <MemManage_Handler+0x4>

08001bc0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bc4:	e7fe      	b.n	8001bc4 <BusFault_Handler+0x4>

08001bc6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bca:	e7fe      	b.n	8001bca <UsageFault_Handler+0x4>

08001bcc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bd0:	bf00      	nop
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bc80      	pop	{r7}
 8001bd6:	4770      	bx	lr

08001bd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bc80      	pop	{r7}
 8001be2:	4770      	bx	lr

08001be4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001be8:	bf00      	nop
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bc80      	pop	{r7}
 8001bee:	4770      	bx	lr

08001bf0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bf4:	f7fe faf0 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bf8:	bf00      	nop
 8001bfa:	bd80      	pop	{r7, pc}

08001bfc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001c00:	4b15      	ldr	r3, [pc, #84]	; (8001c58 <SystemInit+0x5c>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a14      	ldr	r2, [pc, #80]	; (8001c58 <SystemInit+0x5c>)
 8001c06:	f043 0301 	orr.w	r3, r3, #1
 8001c0a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001c0c:	4b12      	ldr	r3, [pc, #72]	; (8001c58 <SystemInit+0x5c>)
 8001c0e:	685a      	ldr	r2, [r3, #4]
 8001c10:	4911      	ldr	r1, [pc, #68]	; (8001c58 <SystemInit+0x5c>)
 8001c12:	4b12      	ldr	r3, [pc, #72]	; (8001c5c <SystemInit+0x60>)
 8001c14:	4013      	ands	r3, r2
 8001c16:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001c18:	4b0f      	ldr	r3, [pc, #60]	; (8001c58 <SystemInit+0x5c>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a0e      	ldr	r2, [pc, #56]	; (8001c58 <SystemInit+0x5c>)
 8001c1e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001c22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c26:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001c28:	4b0b      	ldr	r3, [pc, #44]	; (8001c58 <SystemInit+0x5c>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a0a      	ldr	r2, [pc, #40]	; (8001c58 <SystemInit+0x5c>)
 8001c2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c32:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001c34:	4b08      	ldr	r3, [pc, #32]	; (8001c58 <SystemInit+0x5c>)
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	4a07      	ldr	r2, [pc, #28]	; (8001c58 <SystemInit+0x5c>)
 8001c3a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001c3e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001c40:	4b05      	ldr	r3, [pc, #20]	; (8001c58 <SystemInit+0x5c>)
 8001c42:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001c46:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001c48:	4b05      	ldr	r3, [pc, #20]	; (8001c60 <SystemInit+0x64>)
 8001c4a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c4e:	609a      	str	r2, [r3, #8]
#endif 
}
 8001c50:	bf00      	nop
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bc80      	pop	{r7}
 8001c56:	4770      	bx	lr
 8001c58:	40021000 	.word	0x40021000
 8001c5c:	f8ff0000 	.word	0xf8ff0000
 8001c60:	e000ed00 	.word	0xe000ed00

08001c64 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001c64:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001c66:	e003      	b.n	8001c70 <LoopCopyDataInit>

08001c68 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001c68:	4b0b      	ldr	r3, [pc, #44]	; (8001c98 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001c6a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001c6c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001c6e:	3104      	adds	r1, #4

08001c70 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001c70:	480a      	ldr	r0, [pc, #40]	; (8001c9c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001c72:	4b0b      	ldr	r3, [pc, #44]	; (8001ca0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001c74:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001c76:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001c78:	d3f6      	bcc.n	8001c68 <CopyDataInit>
  ldr r2, =_sbss
 8001c7a:	4a0a      	ldr	r2, [pc, #40]	; (8001ca4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001c7c:	e002      	b.n	8001c84 <LoopFillZerobss>

08001c7e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001c7e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001c80:	f842 3b04 	str.w	r3, [r2], #4

08001c84 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001c84:	4b08      	ldr	r3, [pc, #32]	; (8001ca8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001c86:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001c88:	d3f9      	bcc.n	8001c7e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c8a:	f7ff ffb7 	bl	8001bfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c8e:	f000 f80f 	bl	8001cb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c92:	f7ff fe2b 	bl	80018ec <main>
  bx lr
 8001c96:	4770      	bx	lr
  ldr r3, =_sidata
 8001c98:	08001d4c 	.word	0x08001d4c
  ldr r0, =_sdata
 8001c9c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001ca0:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8001ca4:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8001ca8:	2000006c 	.word	0x2000006c

08001cac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cac:	e7fe      	b.n	8001cac <ADC1_2_IRQHandler>
	...

08001cb0 <__libc_init_array>:
 8001cb0:	b570      	push	{r4, r5, r6, lr}
 8001cb2:	2500      	movs	r5, #0
 8001cb4:	4e0c      	ldr	r6, [pc, #48]	; (8001ce8 <__libc_init_array+0x38>)
 8001cb6:	4c0d      	ldr	r4, [pc, #52]	; (8001cec <__libc_init_array+0x3c>)
 8001cb8:	1ba4      	subs	r4, r4, r6
 8001cba:	10a4      	asrs	r4, r4, #2
 8001cbc:	42a5      	cmp	r5, r4
 8001cbe:	d109      	bne.n	8001cd4 <__libc_init_array+0x24>
 8001cc0:	f000 f822 	bl	8001d08 <_init>
 8001cc4:	2500      	movs	r5, #0
 8001cc6:	4e0a      	ldr	r6, [pc, #40]	; (8001cf0 <__libc_init_array+0x40>)
 8001cc8:	4c0a      	ldr	r4, [pc, #40]	; (8001cf4 <__libc_init_array+0x44>)
 8001cca:	1ba4      	subs	r4, r4, r6
 8001ccc:	10a4      	asrs	r4, r4, #2
 8001cce:	42a5      	cmp	r5, r4
 8001cd0:	d105      	bne.n	8001cde <__libc_init_array+0x2e>
 8001cd2:	bd70      	pop	{r4, r5, r6, pc}
 8001cd4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001cd8:	4798      	blx	r3
 8001cda:	3501      	adds	r5, #1
 8001cdc:	e7ee      	b.n	8001cbc <__libc_init_array+0xc>
 8001cde:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ce2:	4798      	blx	r3
 8001ce4:	3501      	adds	r5, #1
 8001ce6:	e7f2      	b.n	8001cce <__libc_init_array+0x1e>
 8001ce8:	08001d44 	.word	0x08001d44
 8001cec:	08001d44 	.word	0x08001d44
 8001cf0:	08001d44 	.word	0x08001d44
 8001cf4:	08001d48 	.word	0x08001d48

08001cf8 <memset>:
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	4402      	add	r2, r0
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d100      	bne.n	8001d02 <memset+0xa>
 8001d00:	4770      	bx	lr
 8001d02:	f803 1b01 	strb.w	r1, [r3], #1
 8001d06:	e7f9      	b.n	8001cfc <memset+0x4>

08001d08 <_init>:
 8001d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d0a:	bf00      	nop
 8001d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d0e:	bc08      	pop	{r3}
 8001d10:	469e      	mov	lr, r3
 8001d12:	4770      	bx	lr

08001d14 <_fini>:
 8001d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d16:	bf00      	nop
 8001d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d1a:	bc08      	pop	{r3}
 8001d1c:	469e      	mov	lr, r3
 8001d1e:	4770      	bx	lr
