Warning: Design 'SYS_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep  9 07:03:59 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: ALU/VALID_REG_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/VALID_REG_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/VALID_REG_reg[0]/CK (SDFFRQX1M)      0.00       0.00 r
  ALU/VALID_REG_reg[0]/Q (SDFFRQX1M)       0.41       0.41 f
  ALU/VALID_REG_reg[1]/D (DFFRQX1M)        0.00       0.41 f
  data arrival time                                   0.41

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/VALID_REG_reg[1]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: UART_RX_DATA_SYNC/synchronizer_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_RX_DATA_SYNC/synchronizer_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_DATA_SYNC/synchronizer_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  UART_RX_DATA_SYNC/synchronizer_reg[0]/Q (SDFFRQX1M)     0.35       0.35 r
  UART_RX_DATA_SYNC/synchronizer_reg[1]/D (DFFSRX1M)      0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_DATA_SYNC/synchronizer_reg[1]/CK (DFFSRX1M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: UART_RX_DATA_SYNC/synchronizer_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: UART_RX_DATA_SYNC/synchronizer_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_DATA_SYNC/synchronizer_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  UART_RX_DATA_SYNC/synchronizer_reg[0]/Q (SDFFRQX1M)     0.35       0.35 r
  UART_RX_DATA_SYNC/synchronizer_reg[1]/D (DFFSRX1M)      0.00       0.35 r
  data arrival time                                                  0.35

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_DATA_SYNC/synchronizer_reg[1]/CK (DFFSRX1M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/parity_block/internal_reg_reg[6]/CK (SDFFSX1M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[6]/QN (SDFFSX1M)
                                                          0.32       0.32 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[7]/SI (SDFFRQX1M)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/parity_block/internal_reg_reg[7]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: RST_SYNC_2/synchronizer_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RST_SYNC_2/synchronizer_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYNC_2/synchronizer_reg[0]/CK (SDFFRQX1M)           0.00       0.00 r
  RST_SYNC_2/synchronizer_reg[0]/Q (SDFFRQX1M)            0.36       0.36 r
  RST_SYNC_2/synchronizer_reg[1]/D (SDFFRQX1M)            0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_2/synchronizer_reg[1]/CK (SDFFRQX1M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


1
