#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8461e10060 .scope module, "EXEC_TEST" "EXEC_TEST" 2 19;
 .timescale 0 0;
v0x7f8461e30aa0_0 .var "clk_ex", 0 0;
v0x7f8461e30b30_0 .var "op_code", 3 0;
v0x7f8461e30bc0_0 .var "op_data", 7 0;
v0x7f8461e30c50_0 .net "p_count", 7 0, L_0x7f8461e312e0;  1 drivers
v0x7f8461e30d00_0 .net "ram_in", 15 0, v0x7f8461e30240_0;  1 drivers
v0x7f8461e30dd0_0 .var "ram_out", 15 0;
v0x7f8461e30e80_0 .net "ram_wen", 0 0, v0x7f8461e303e0_0;  1 drivers
v0x7f8461e30f30_0 .var "reg_a", 15 0;
v0x7f8461e30fe0_0 .var "reg_b", 15 0;
v0x7f8461e31110_0 .net "reg_in", 15 0, v0x7f8461e30640_0;  1 drivers
v0x7f8461e311a0_0 .net "reg_wen", 0 0, v0x7f8461e306f0_0;  1 drivers
v0x7f8461e31230_0 .var "reset_n", 0 0;
S_0x7f8461e20510 .scope module, "exec_inst" "exec" 2 33, 3 19 0, S_0x7f8461e10060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_EX"
    .port_info 1 /INPUT 1 "RESET_N"
    .port_info 2 /INPUT 4 "OP_CODE"
    .port_info 3 /INPUT 16 "REG_A"
    .port_info 4 /INPUT 16 "REG_B"
    .port_info 5 /INPUT 8 "OP_DATA"
    .port_info 6 /INPUT 16 "RAM_OUT"
    .port_info 7 /OUTPUT 8 "P_COUNT"
    .port_info 8 /OUTPUT 16 "REG_IN"
    .port_info 9 /OUTPUT 16 "RAM_IN"
    .port_info 10 /OUTPUT 1 "REG_WEN"
    .port_info 11 /OUTPUT 1 "RAM_WEN"
L_0x7f8461e312e0 .functor BUFZ 8, v0x7f8461e308d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f8461e181a0_0 .net "CLK_EX", 0 0, v0x7f8461e30aa0_0;  1 drivers
v0x7f8461e30040_0 .net "OP_CODE", 3 0, v0x7f8461e30b30_0;  1 drivers
v0x7f8461e300e0_0 .net "OP_DATA", 7 0, v0x7f8461e30bc0_0;  1 drivers
v0x7f8461e30190_0 .net "P_COUNT", 7 0, L_0x7f8461e312e0;  alias, 1 drivers
v0x7f8461e30240_0 .var "RAM_IN", 15 0;
v0x7f8461e30330_0 .net "RAM_OUT", 15 0, v0x7f8461e30dd0_0;  1 drivers
v0x7f8461e303e0_0 .var "RAM_WEN", 0 0;
v0x7f8461e30480_0 .net "REG_A", 15 0, v0x7f8461e30f30_0;  1 drivers
v0x7f8461e30530_0 .net "REG_B", 15 0, v0x7f8461e30fe0_0;  1 drivers
v0x7f8461e30640_0 .var "REG_IN", 15 0;
v0x7f8461e306f0_0 .var "REG_WEN", 0 0;
v0x7f8461e30790_0 .net "RESET_N", 0 0, v0x7f8461e31230_0;  1 drivers
v0x7f8461e30830_0 .var "cmp_flag", 0 0;
v0x7f8461e308d0_0 .var "pc", 7 0;
E_0x7f8461e102e0 .event posedge, v0x7f8461e181a0_0;
    .scope S_0x7f8461e20510;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f8461e308d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8461e30830_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7f8461e20510;
T_1 ;
    %wait E_0x7f8461e102e0;
    %load/vec4 v0x7f8461e30790_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8461e308d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e30830_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f8461e30040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %jmp T_1.18;
T_1.2 ;
    %load/vec4 v0x7f8461e30530_0;
    %assign/vec4 v0x7f8461e30640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8461e306f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e303e0_0, 0;
    %load/vec4 v0x7f8461e308d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8461e308d0_0, 0;
    %jmp T_1.18;
T_1.3 ;
    %load/vec4 v0x7f8461e30480_0;
    %load/vec4 v0x7f8461e30530_0;
    %add;
    %assign/vec4 v0x7f8461e30640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8461e306f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e303e0_0, 0;
    %load/vec4 v0x7f8461e308d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8461e308d0_0, 0;
    %jmp T_1.18;
T_1.4 ;
    %load/vec4 v0x7f8461e30480_0;
    %load/vec4 v0x7f8461e30530_0;
    %sub;
    %assign/vec4 v0x7f8461e30640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8461e306f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e303e0_0, 0;
    %load/vec4 v0x7f8461e308d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8461e308d0_0, 0;
    %jmp T_1.18;
T_1.5 ;
    %load/vec4 v0x7f8461e30480_0;
    %load/vec4 v0x7f8461e30530_0;
    %and;
    %assign/vec4 v0x7f8461e30640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8461e306f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e303e0_0, 0;
    %load/vec4 v0x7f8461e308d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8461e308d0_0, 0;
    %jmp T_1.18;
T_1.6 ;
    %load/vec4 v0x7f8461e30480_0;
    %load/vec4 v0x7f8461e30530_0;
    %or;
    %assign/vec4 v0x7f8461e30640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8461e306f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e303e0_0, 0;
    %load/vec4 v0x7f8461e308d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8461e308d0_0, 0;
    %jmp T_1.18;
T_1.7 ;
    %load/vec4 v0x7f8461e30480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7f8461e30640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8461e306f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e303e0_0, 0;
    %load/vec4 v0x7f8461e308d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8461e308d0_0, 0;
    %jmp T_1.18;
T_1.8 ;
    %load/vec4 v0x7f8461e30480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7f8461e30640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8461e306f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e303e0_0, 0;
    %load/vec4 v0x7f8461e308d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8461e308d0_0, 0;
    %jmp T_1.18;
T_1.9 ;
    %load/vec4 v0x7f8461e30480_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7f8461e30480_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f8461e30640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8461e306f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e303e0_0, 0;
    %load/vec4 v0x7f8461e308d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8461e308d0_0, 0;
    %jmp T_1.18;
T_1.10 ;
    %load/vec4 v0x7f8461e30480_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7f8461e300e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f8461e30640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8461e306f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e303e0_0, 0;
    %load/vec4 v0x7f8461e308d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8461e308d0_0, 0;
    %jmp T_1.18;
T_1.11 ;
    %load/vec4 v0x7f8461e300e0_0;
    %load/vec4 v0x7f8461e30480_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f8461e30640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8461e306f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e303e0_0, 0;
    %load/vec4 v0x7f8461e308d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8461e308d0_0, 0;
    %jmp T_1.18;
T_1.12 ;
    %load/vec4 v0x7f8461e30480_0;
    %load/vec4 v0x7f8461e30530_0;
    %cmp/e;
    %jmp/0xz  T_1.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8461e30830_0, 0;
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e30830_0, 0;
T_1.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e306f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e303e0_0, 0;
    %load/vec4 v0x7f8461e308d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8461e308d0_0, 0;
    %jmp T_1.18;
T_1.13 ;
    %load/vec4 v0x7f8461e30830_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.21, 4;
    %load/vec4 v0x7f8461e300e0_0;
    %assign/vec4 v0x7f8461e308d0_0, 0;
T_1.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e306f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e303e0_0, 0;
    %jmp T_1.18;
T_1.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e306f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e303e0_0, 0;
    %load/vec4 v0x7f8461e300e0_0;
    %assign/vec4 v0x7f8461e308d0_0, 0;
    %jmp T_1.18;
T_1.15 ;
    %load/vec4 v0x7f8461e30330_0;
    %assign/vec4 v0x7f8461e30640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8461e306f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e303e0_0, 0;
    %load/vec4 v0x7f8461e308d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8461e308d0_0, 0;
    %jmp T_1.18;
T_1.16 ;
    %load/vec4 v0x7f8461e30480_0;
    %assign/vec4 v0x7f8461e30240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e306f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8461e303e0_0, 0;
    %load/vec4 v0x7f8461e308d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8461e308d0_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e306f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e303e0_0, 0;
    %jmp T_1.18;
T_1.18 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8461e10060;
T_2 ;
    %vpi_call 2 49 "$dumpfile", "test_exec.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8461e20510 {0 0 0};
    %vpi_call 2 51 "$monitor", "%t: clk_ex=%b, op_code=%b, reg_a=%h, reg_b=%h, op_data=%h, ram_out=%h => p_count=%h, reg_in=%h, ram_in=%h, reg_wen=%b, ram_wen=%b", $time, v0x7f8461e30aa0_0, v0x7f8461e30b30_0, v0x7f8461e30f30_0, v0x7f8461e30fe0_0, v0x7f8461e30bc0_0, v0x7f8461e30dd0_0, v0x7f8461e30c50_0, v0x7f8461e31110_0, v0x7f8461e30d00_0, v0x7f8461e311a0_0, v0x7f8461e30e80_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f8461e10060;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8461e30aa0_0, 0;
    %pushi/vec4 25512, 0, 16;
    %assign/vec4 v0x7f8461e30f30_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x7f8461e30fe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8461e30bc0_0, 0;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0x7f8461e30dd0_0, 0;
    %end;
    .thread T_3;
    .scope S_0x7f8461e10060;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x7f8461e30aa0_0;
    %nor/r;
    %assign/vec4 v0x7f8461e30aa0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f8461e10060;
T_5 ;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f8461e30b30_0, 0;
    %pushi/vec4 35, 0, 8;
    %assign/vec4 v0x7f8461e30bc0_0, 0;
    %delay 10, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f8461e30b30_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x7f8461e30bc0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f8461e30b30_0, 0;
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f8461e30b30_0, 0;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f8461e30b30_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8461e31230_0, 0;
    %delay 10, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7f8461e30b30_0, 0;
    %delay 10, 0;
    %vpi_call 2 87 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_exec.v";
    "exec.v";
