// Seed: 953983324
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_8, id_9;
  assign id_6 = 1;
  wire id_10;
  assign id_2 = 1;
  id_11 :
  assert property (@(posedge 1) id_8)
  else $display(1, 1, id_5);
  wand id_12;
  assign id_7 = id_12;
  assign id_7 = 1;
  wire id_13;
  reg  id_14;
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_4,
      id_4,
      id_9,
      id_4,
      id_2,
      id_4,
      id_10,
      id_13,
      id_9,
      id_11,
      id_7
  );
  assign id_12 = id_12;
  initial begin : LABEL_0
    id_14 <= 1;
  end
endmodule
