Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 29 15:41:37 2024
| Host         : DESKTOP-3TTEIT3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_mip_timing_summary_routed.rpt -pb main_mip_timing_summary_routed.pb -rpx main_mip_timing_summary_routed.rpx -warn_on_violation
| Design       : main_mip
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.174        0.000                      0                  338        0.174        0.000                      0                  338        3.750        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.174        0.000                      0                  318        0.174        0.000                      0                  318        3.750        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.968        0.000                      0                   20        0.790        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 IFetch/pc_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.686ns  (logic 3.268ns (33.741%)  route 6.418ns (66.259%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  IFetch/pc_reg_rep[0]/Q
                         net (fo=90, routed)          1.216     6.814    IFetch/Q[0]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     6.938 r  IFetch/RegF_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          1.002     7.941    IDecode/RegFile/RegF_reg_r1_0_7_0_5/ADDRA0
    SLICE_X2Y22          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.091 r  IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.580     8.671    ExUnit/RD1[0]
    SLICE_X4Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.455 r  ExUnit/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.455    ExUnit/p_2_out_carry_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ExUnit/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.569    ExUnit/p_2_out_carry__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.808 f  ExUnit/p_2_out_carry__1/O[2]
                         net (fo=1, routed)           0.602    10.410    IFetch/data0[10]
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.302    10.712 f  IFetch/RegF_reg_r1_0_7_6_11_i_12/O
                         net (fo=3, routed)           0.495    11.207    IFetch/RegF_reg_r1_0_7_6_11_i_12_n_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.124    11.331 r  IFetch/pc_rep[3]_i_11/O
                         net (fo=1, routed)           0.819    12.150    IFetch/pc_rep[3]_i_11_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.124    12.274 r  IFetch/pc_rep[3]_i_9/O
                         net (fo=5, routed)           0.320    12.594    IFetch/PCSrc
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.718 r  IFetch/pc_rep[3]_i_8/O
                         net (fo=1, routed)           0.000    12.718    IFetch/pc_rep[3]_i_8_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.142 r  IFetch/pc_reg_rep[3]_i_4/O[1]
                         net (fo=1, routed)           0.420    13.562    IFetch/muxBranch[1]
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.303    13.865 r  IFetch/pc_rep[1]_i_1/O
                         net (fo=2, routed)           0.963    14.828    IFetch/nextAddr_0[1]
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505    14.846    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg[1]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)       -0.105    15.002    IFetch/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -14.828    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 IFetch/pc_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.630ns  (logic 3.640ns (37.799%)  route 5.990ns (62.201%))
  Logic Levels:           12  (CARRY4=5 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  IFetch/pc_reg_rep[0]/Q
                         net (fo=90, routed)          1.216     6.814    IFetch/Q[0]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     6.938 r  IFetch/RegF_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          1.002     7.941    IDecode/RegFile/RegF_reg_r1_0_7_0_5/ADDRA0
    SLICE_X2Y22          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.091 r  IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.580     8.671    ExUnit/RD1[0]
    SLICE_X4Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.455 r  ExUnit/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.455    ExUnit/p_2_out_carry_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ExUnit/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.569    ExUnit/p_2_out_carry__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.808 f  ExUnit/p_2_out_carry__1/O[2]
                         net (fo=1, routed)           0.602    10.410    IFetch/data0[10]
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.302    10.712 f  IFetch/RegF_reg_r1_0_7_6_11_i_12/O
                         net (fo=3, routed)           0.495    11.207    IFetch/RegF_reg_r1_0_7_6_11_i_12_n_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.124    11.331 r  IFetch/pc_rep[3]_i_11/O
                         net (fo=1, routed)           0.819    12.150    IFetch/pc_rep[3]_i_11_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.124    12.274 r  IFetch/pc_rep[3]_i_9/O
                         net (fo=5, routed)           0.317    12.591    ExUnit/PCSrc
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.715 r  ExUnit/pc_rep[3]_i_7/O
                         net (fo=1, routed)           0.000    12.715    IFetch/pc_reg[3]_0[0]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.265 r  IFetch/pc_reg_rep[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.265    IFetch/pc_reg_rep[3]_i_4_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.487 r  IFetch/pc_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.958    14.445    IFetch/muxBranch[4]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.327    14.772 r  IFetch/pc[4]_i_1/O
                         net (fo=1, routed)           0.000    14.772    IFetch/nextAddr[4]
    SLICE_X3Y21          FDCE                                         r  IFetch/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.507    14.848    IFetch/CLK
    SLICE_X3Y21          FDCE                                         r  IFetch/pc_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.047    15.134    IFetch/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -14.772    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 IFetch/pc_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 3.487ns (36.976%)  route 5.944ns (63.024%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  IFetch/pc_reg_rep[0]/Q
                         net (fo=90, routed)          1.216     6.814    IFetch/Q[0]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     6.938 r  IFetch/RegF_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          1.002     7.941    IDecode/RegFile/RegF_reg_r1_0_7_0_5/ADDRA0
    SLICE_X2Y22          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.091 r  IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.580     8.671    ExUnit/RD1[0]
    SLICE_X4Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.455 r  ExUnit/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.455    ExUnit/p_2_out_carry_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ExUnit/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.569    ExUnit/p_2_out_carry__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.808 f  ExUnit/p_2_out_carry__1/O[2]
                         net (fo=1, routed)           0.602    10.410    IFetch/data0[10]
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.302    10.712 f  IFetch/RegF_reg_r1_0_7_6_11_i_12/O
                         net (fo=3, routed)           0.495    11.207    IFetch/RegF_reg_r1_0_7_6_11_i_12_n_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.124    11.331 r  IFetch/pc_rep[3]_i_11/O
                         net (fo=1, routed)           0.819    12.150    IFetch/pc_rep[3]_i_11_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.124    12.274 r  IFetch/pc_rep[3]_i_9/O
                         net (fo=5, routed)           0.317    12.591    ExUnit/PCSrc
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.715 r  ExUnit/pc_rep[3]_i_7/O
                         net (fo=1, routed)           0.000    12.715    IFetch/pc_reg[3]_0[0]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.355 r  IFetch/pc_reg_rep[3]_i_4/O[3]
                         net (fo=1, routed)           0.589    13.944    IFetch/muxBranch[3]
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.306    14.250 r  IFetch/pc_rep[3]_i_2/O
                         net (fo=2, routed)           0.323    14.573    IFetch/nextAddr_0[3]
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505    14.846    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg[3]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)       -0.089    15.018    IFetch/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 IFetch/pc_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 3.423ns (36.320%)  route 6.002ns (63.680%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  IFetch/pc_reg_rep[0]/Q
                         net (fo=90, routed)          1.216     6.814    IFetch/Q[0]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     6.938 r  IFetch/RegF_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          1.002     7.941    IDecode/RegFile/RegF_reg_r1_0_7_0_5/ADDRA0
    SLICE_X2Y22          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.091 r  IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.580     8.671    ExUnit/RD1[0]
    SLICE_X4Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.455 r  ExUnit/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.455    ExUnit/p_2_out_carry_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ExUnit/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.569    ExUnit/p_2_out_carry__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.808 f  ExUnit/p_2_out_carry__1/O[2]
                         net (fo=1, routed)           0.602    10.410    IFetch/data0[10]
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.302    10.712 f  IFetch/RegF_reg_r1_0_7_6_11_i_12/O
                         net (fo=3, routed)           0.495    11.207    IFetch/RegF_reg_r1_0_7_6_11_i_12_n_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.124    11.331 r  IFetch/pc_rep[3]_i_11/O
                         net (fo=1, routed)           0.819    12.150    IFetch/pc_rep[3]_i_11_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.124    12.274 r  IFetch/pc_rep[3]_i_9/O
                         net (fo=5, routed)           0.317    12.591    ExUnit/PCSrc
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.715 r  ExUnit/pc_rep[3]_i_7/O
                         net (fo=1, routed)           0.000    12.715    IFetch/pc_reg[3]_0[0]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.295 r  IFetch/pc_reg_rep[3]_i_4/O[2]
                         net (fo=1, routed)           0.495    13.790    IFetch/muxBranch[2]
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.302    14.092 r  IFetch/pc_rep[2]_i_1/O
                         net (fo=2, routed)           0.475    14.567    IFetch/nextAddr_0[2]
    SLICE_X3Y23          FDCE                                         r  IFetch/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.504    14.845    IFetch/CLK
    SLICE_X3Y23          FDCE                                         r  IFetch/pc_reg[2]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)       -0.067    15.017    IFetch/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -14.567    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 IFetch/pc_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg_rep[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 3.487ns (36.976%)  route 5.944ns (63.024%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  IFetch/pc_reg_rep[0]/Q
                         net (fo=90, routed)          1.216     6.814    IFetch/Q[0]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     6.938 r  IFetch/RegF_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          1.002     7.941    IDecode/RegFile/RegF_reg_r1_0_7_0_5/ADDRA0
    SLICE_X2Y22          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.091 r  IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.580     8.671    ExUnit/RD1[0]
    SLICE_X4Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.455 r  ExUnit/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.455    ExUnit/p_2_out_carry_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ExUnit/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.569    ExUnit/p_2_out_carry__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.808 f  ExUnit/p_2_out_carry__1/O[2]
                         net (fo=1, routed)           0.602    10.410    IFetch/data0[10]
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.302    10.712 f  IFetch/RegF_reg_r1_0_7_6_11_i_12/O
                         net (fo=3, routed)           0.495    11.207    IFetch/RegF_reg_r1_0_7_6_11_i_12_n_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.124    11.331 r  IFetch/pc_rep[3]_i_11/O
                         net (fo=1, routed)           0.819    12.150    IFetch/pc_rep[3]_i_11_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.124    12.274 r  IFetch/pc_rep[3]_i_9/O
                         net (fo=5, routed)           0.317    12.591    ExUnit/PCSrc
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.715 r  ExUnit/pc_rep[3]_i_7/O
                         net (fo=1, routed)           0.000    12.715    IFetch/pc_reg[3]_0[0]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.355 r  IFetch/pc_reg_rep[3]_i_4/O[3]
                         net (fo=1, routed)           0.589    13.944    IFetch/muxBranch[3]
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.306    14.250 r  IFetch/pc_rep[3]_i_2/O
                         net (fo=2, routed)           0.323    14.573    IFetch/nextAddr_0[3]
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505    14.846    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg_rep[3]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)       -0.077    15.030    IFetch/pc_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 IFetch/pc_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.494ns  (logic 3.728ns (39.269%)  route 5.766ns (60.731%))
  Logic Levels:           12  (CARRY4=5 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  IFetch/pc_reg_rep[0]/Q
                         net (fo=90, routed)          1.216     6.814    IFetch/Q[0]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     6.938 r  IFetch/RegF_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          1.002     7.941    IDecode/RegFile/RegF_reg_r1_0_7_0_5/ADDRA0
    SLICE_X2Y22          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.091 r  IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.580     8.671    ExUnit/RD1[0]
    SLICE_X4Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.455 r  ExUnit/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.455    ExUnit/p_2_out_carry_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ExUnit/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.569    ExUnit/p_2_out_carry__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.808 f  ExUnit/p_2_out_carry__1/O[2]
                         net (fo=1, routed)           0.602    10.410    IFetch/data0[10]
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.302    10.712 f  IFetch/RegF_reg_r1_0_7_6_11_i_12/O
                         net (fo=3, routed)           0.495    11.207    IFetch/RegF_reg_r1_0_7_6_11_i_12_n_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.124    11.331 r  IFetch/pc_rep[3]_i_11/O
                         net (fo=1, routed)           0.819    12.150    IFetch/pc_rep[3]_i_11_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.124    12.274 r  IFetch/pc_rep[3]_i_9/O
                         net (fo=5, routed)           0.317    12.591    ExUnit/PCSrc
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.715 r  ExUnit/pc_rep[3]_i_7/O
                         net (fo=1, routed)           0.000    12.715    IFetch/pc_reg[3]_0[0]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.265 r  IFetch/pc_reg_rep[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.265    IFetch/pc_reg_rep[3]_i_4_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.599 r  IFetch/pc_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.734    14.333    IFetch/muxBranch[5]
    SLICE_X0Y24          LUT5 (Prop_lut5_I0_O)        0.303    14.636 r  IFetch/pc[5]_i_1/O
                         net (fo=1, routed)           0.000    14.636    IFetch/nextAddr[5]
    SLICE_X0Y24          FDCE                                         r  IFetch/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.502    14.843    IFetch/CLK
    SLICE_X0Y24          FDCE                                         r  IFetch/pc_reg[5]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)        0.031    15.113    IFetch/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -14.636    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 IFetch/pc_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg_rep[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.428ns  (logic 3.423ns (36.307%)  route 6.005ns (63.693%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  IFetch/pc_reg_rep[0]/Q
                         net (fo=90, routed)          1.216     6.814    IFetch/Q[0]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     6.938 r  IFetch/RegF_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          1.002     7.941    IDecode/RegFile/RegF_reg_r1_0_7_0_5/ADDRA0
    SLICE_X2Y22          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.091 r  IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.580     8.671    ExUnit/RD1[0]
    SLICE_X4Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.455 r  ExUnit/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.455    ExUnit/p_2_out_carry_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ExUnit/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.569    ExUnit/p_2_out_carry__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.808 f  ExUnit/p_2_out_carry__1/O[2]
                         net (fo=1, routed)           0.602    10.410    IFetch/data0[10]
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.302    10.712 f  IFetch/RegF_reg_r1_0_7_6_11_i_12/O
                         net (fo=3, routed)           0.495    11.207    IFetch/RegF_reg_r1_0_7_6_11_i_12_n_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.124    11.331 r  IFetch/pc_rep[3]_i_11/O
                         net (fo=1, routed)           0.819    12.150    IFetch/pc_rep[3]_i_11_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.124    12.274 r  IFetch/pc_rep[3]_i_9/O
                         net (fo=5, routed)           0.317    12.591    ExUnit/PCSrc
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.715 r  ExUnit/pc_rep[3]_i_7/O
                         net (fo=1, routed)           0.000    12.715    IFetch/pc_reg[3]_0[0]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.295 r  IFetch/pc_reg_rep[3]_i_4/O[2]
                         net (fo=1, routed)           0.495    13.790    IFetch/muxBranch[2]
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.302    14.092 r  IFetch/pc_rep[2]_i_1/O
                         net (fo=2, routed)           0.478    14.570    IFetch/nextAddr_0[2]
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505    14.846    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg_rep[2]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)       -0.047    15.060    IFetch/pc_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -14.570    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 IFetch/pc_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 3.752ns (39.388%)  route 5.774ns (60.612%))
  Logic Levels:           13  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  IFetch/pc_reg_rep[0]/Q
                         net (fo=90, routed)          1.216     6.814    IFetch/Q[0]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     6.938 r  IFetch/RegF_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          1.002     7.941    IDecode/RegFile/RegF_reg_r1_0_7_0_5/ADDRA0
    SLICE_X2Y22          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.091 r  IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.580     8.671    ExUnit/RD1[0]
    SLICE_X4Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.455 r  ExUnit/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.455    ExUnit/p_2_out_carry_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ExUnit/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.569    ExUnit/p_2_out_carry__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.808 f  ExUnit/p_2_out_carry__1/O[2]
                         net (fo=1, routed)           0.602    10.410    IFetch/data0[10]
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.302    10.712 f  IFetch/RegF_reg_r1_0_7_6_11_i_12/O
                         net (fo=3, routed)           0.495    11.207    IFetch/RegF_reg_r1_0_7_6_11_i_12_n_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.124    11.331 r  IFetch/pc_rep[3]_i_11/O
                         net (fo=1, routed)           0.819    12.150    IFetch/pc_rep[3]_i_11_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.124    12.274 r  IFetch/pc_rep[3]_i_9/O
                         net (fo=5, routed)           0.317    12.591    ExUnit/PCSrc
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.715 r  ExUnit/pc_rep[3]_i_7/O
                         net (fo=1, routed)           0.000    12.715    IFetch/pc_reg[3]_0[0]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.265 r  IFetch/pc_reg_rep[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.265    IFetch/pc_reg_rep[3]_i_4_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.379 r  IFetch/pc_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.388    IFetch/pc_reg[7]_i_2_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.610 r  IFetch/pc_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.733    14.343    IFetch/muxBranch[8]
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.325    14.668 r  IFetch/pc[8]_i_1/O
                         net (fo=1, routed)           0.000    14.668    IFetch/nextAddr[8]
    SLICE_X2Y27          FDCE                                         r  IFetch/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505    14.846    IFetch/CLK
    SLICE_X2Y27          FDCE                                         r  IFetch/pc_reg[8]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_D)        0.118    15.189    IFetch/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -14.668    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 IFetch/pc_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 3.938ns (41.554%)  route 5.539ns (58.446%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  IFetch/pc_reg_rep[0]/Q
                         net (fo=90, routed)          1.216     6.814    IFetch/Q[0]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     6.938 r  IFetch/RegF_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          1.002     7.941    IDecode/RegFile/RegF_reg_r1_0_7_0_5/ADDRA0
    SLICE_X2Y22          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.091 r  IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.580     8.671    ExUnit/RD1[0]
    SLICE_X4Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.455 r  ExUnit/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.455    ExUnit/p_2_out_carry_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ExUnit/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.569    ExUnit/p_2_out_carry__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.808 f  ExUnit/p_2_out_carry__1/O[2]
                         net (fo=1, routed)           0.602    10.410    IFetch/data0[10]
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.302    10.712 f  IFetch/RegF_reg_r1_0_7_6_11_i_12/O
                         net (fo=3, routed)           0.495    11.207    IFetch/RegF_reg_r1_0_7_6_11_i_12_n_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.124    11.331 r  IFetch/pc_rep[3]_i_11/O
                         net (fo=1, routed)           0.819    12.150    IFetch/pc_rep[3]_i_11_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.124    12.274 r  IFetch/pc_rep[3]_i_9/O
                         net (fo=5, routed)           0.317    12.591    ExUnit/PCSrc
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.715 r  ExUnit/pc_rep[3]_i_7/O
                         net (fo=1, routed)           0.000    12.715    IFetch/pc_reg[3]_0[0]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.265 r  IFetch/pc_reg_rep[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.265    IFetch/pc_reg_rep[3]_i_4_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.379 r  IFetch/pc_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.388    IFetch/pc_reg[7]_i_2_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  IFetch/pc_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.502    IFetch/pc_reg[11]_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.815 r  IFetch/pc_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.498    14.313    IFetch/muxBranch[15]
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.306    14.619 r  IFetch/pc[15]_i_1/O
                         net (fo=1, routed)           0.000    14.619    IFetch/nextAddr[15]
    SLICE_X2Y27          FDCE                                         r  IFetch/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505    14.846    IFetch/CLK
    SLICE_X2Y27          FDCE                                         r  IFetch/pc_reg[15]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_D)        0.079    15.150    IFetch/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -14.619    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 IFetch/pc_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 3.739ns (39.514%)  route 5.723ns (60.486%))
  Logic Levels:           13  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  IFetch/pc_reg_rep[0]/Q
                         net (fo=90, routed)          1.216     6.814    IFetch/Q[0]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     6.938 r  IFetch/RegF_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          1.002     7.941    IDecode/RegFile/RegF_reg_r1_0_7_0_5/ADDRA0
    SLICE_X2Y22          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.091 r  IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.580     8.671    ExUnit/RD1[0]
    SLICE_X4Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.455 r  ExUnit/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.455    ExUnit/p_2_out_carry_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ExUnit/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.569    ExUnit/p_2_out_carry__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.808 f  ExUnit/p_2_out_carry__1/O[2]
                         net (fo=1, routed)           0.602    10.410    IFetch/data0[10]
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.302    10.712 f  IFetch/RegF_reg_r1_0_7_6_11_i_12/O
                         net (fo=3, routed)           0.495    11.207    IFetch/RegF_reg_r1_0_7_6_11_i_12_n_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.124    11.331 r  IFetch/pc_rep[3]_i_11/O
                         net (fo=1, routed)           0.819    12.150    IFetch/pc_rep[3]_i_11_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.124    12.274 r  IFetch/pc_rep[3]_i_9/O
                         net (fo=5, routed)           0.317    12.591    ExUnit/PCSrc
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.715 r  ExUnit/pc_rep[3]_i_7/O
                         net (fo=1, routed)           0.000    12.715    IFetch/pc_reg[3]_0[0]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.265 r  IFetch/pc_reg_rep[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.265    IFetch/pc_reg_rep[3]_i_4_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.379 r  IFetch/pc_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.388    IFetch/pc_reg[7]_i_2_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.627 r  IFetch/pc_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.683    14.310    IFetch/muxBranch[10]
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.295    14.605 r  IFetch/pc[10]_i_1/O
                         net (fo=1, routed)           0.000    14.605    IFetch/nextAddr[10]
    SLICE_X3Y27          FDCE                                         r  IFetch/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505    14.846    IFetch/CLK
    SLICE_X3Y27          FDCE                                         r  IFetch/pc_reg[10]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y27          FDCE (Setup_fdce_C_D)        0.075    15.146    IFetch/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.605    
  -------------------------------------------------------------------
                         slack                                  0.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MPG1/Q0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.584     1.467    MPG1/CLK
    SLICE_X4Y20          FDRE                                         r  MPG1/Q0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  MPG1/Q0_reg/Q
                         net (fo=1, routed)           0.116     1.724    MPG1/Q0
    SLICE_X5Y21          FDRE                                         r  MPG1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.852     1.979    MPG1/CLK
    SLICE_X5Y21          FDRE                                         r  MPG1/Q1_reg/C
                         clock pessimism             -0.499     1.480    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.070     1.550    MPG1/Q1_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 MPG2/Q0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.046%)  route 0.159ns (52.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.584     1.467    MPG2/CLK
    SLICE_X4Y20          FDRE                                         r  MPG2/Q0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  MPG2/Q0_reg/Q
                         net (fo=1, routed)           0.159     1.767    MPG2/Q0_reg_n_0
    SLICE_X6Y21          FDRE                                         r  MPG2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.852     1.979    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q1_reg/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.059     1.539    MPG2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MPG1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.556     1.439    MPG1/CLK
    SLICE_X9Y27          FDRE                                         r  MPG1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  MPG1/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.699    MPG1/SSDComp/count_reg__0[11]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  MPG1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    MPG1/count_reg[8]_i_1_n_4
    SLICE_X9Y27          FDRE                                         r  MPG1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.823     1.950    MPG1/CLK
    SLICE_X9Y27          FDRE                                         r  MPG1/count_reg[11]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.105     1.544    MPG1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MPG1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.554     1.437    MPG1/CLK
    SLICE_X9Y26          FDRE                                         r  MPG1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  MPG1/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.697    MPG1/SSDComp/count_reg__0[7]
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  MPG1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    MPG1/count_reg[4]_i_1_n_4
    SLICE_X9Y26          FDRE                                         r  MPG1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.821     1.948    MPG1/CLK
    SLICE_X9Y26          FDRE                                         r  MPG1/count_reg[7]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.105     1.542    MPG1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MPG1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.553     1.436    MPG1/CLK
    SLICE_X9Y25          FDRE                                         r  MPG1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MPG1/count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.696    MPG1/SSDComp/count_reg__0[3]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  MPG1/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    MPG1/count_reg[0]_i_1_n_4
    SLICE_X9Y25          FDRE                                         r  MPG1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.820     1.947    MPG1/CLK
    SLICE_X9Y25          FDRE                                         r  MPG1/count_reg[3]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.105     1.541    MPG1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MPG1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG1/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.554     1.437    MPG1/CLK
    SLICE_X9Y26          FDRE                                         r  MPG1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  MPG1/count_reg[4]/Q
                         net (fo=2, routed)           0.116     1.694    MPG1/SSDComp/count_reg__0[4]
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.809 r  MPG1/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.809    MPG1/count_reg[4]_i_1_n_7
    SLICE_X9Y26          FDRE                                         r  MPG1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.821     1.948    MPG1/CLK
    SLICE_X9Y26          FDRE                                         r  MPG1/count_reg[4]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.105     1.542    MPG1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MPG1/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG1/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.556     1.439    MPG1/CLK
    SLICE_X9Y27          FDRE                                         r  MPG1/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  MPG1/count_reg[8]/Q
                         net (fo=2, routed)           0.116     1.696    MPG1/SSDComp/count_reg__0[8]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  MPG1/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.811    MPG1/count_reg[8]_i_1_n_7
    SLICE_X9Y27          FDRE                                         r  MPG1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.823     1.950    MPG1/CLK
    SLICE_X9Y27          FDRE                                         r  MPG1/count_reg[8]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.105     1.544    MPG1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MPG1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG1/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.554     1.437    MPG1/CLK
    SLICE_X9Y26          FDRE                                         r  MPG1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  MPG1/count_reg[6]/Q
                         net (fo=2, routed)           0.120     1.699    MPG1/SSDComp/count_reg__0[6]
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.810 r  MPG1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.810    MPG1/count_reg[4]_i_1_n_5
    SLICE_X9Y26          FDRE                                         r  MPG1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.821     1.948    MPG1/CLK
    SLICE_X9Y26          FDRE                                         r  MPG1/count_reg[6]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.105     1.542    MPG1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MPG1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.556     1.439    MPG1/CLK
    SLICE_X9Y27          FDRE                                         r  MPG1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  MPG1/count_reg[10]/Q
                         net (fo=2, routed)           0.120     1.701    MPG1/SSDComp/count_reg__0[10]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.812 r  MPG1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.812    MPG1/count_reg[8]_i_1_n_5
    SLICE_X9Y27          FDRE                                         r  MPG1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.823     1.950    MPG1/CLK
    SLICE_X9Y27          FDRE                                         r  MPG1/count_reg[10]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.105     1.544    MPG1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 MPG1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.553     1.436    MPG1/CLK
    SLICE_X9Y25          FDRE                                         r  MPG1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MPG1/count_reg[2]/Q
                         net (fo=2, routed)           0.121     1.698    MPG1/SSDComp/count_reg__0[2]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.809 r  MPG1/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.809    MPG1/count_reg[0]_i_1_n_5
    SLICE_X9Y25          FDRE                                         r  MPG1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.820     1.947    MPG1/CLK
    SLICE_X9Y25          FDRE                                         r  MPG1/count_reg[2]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.105     1.541    MPG1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y23    IFetch/pc_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y27    IFetch/pc_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y25    IFetch/pc_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y22    IFetch/pc_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y23    IFetch/pc_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y22    IFetch/pc_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y21    IFetch/pc_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y24    IFetch/pc_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y21    IFetch/pc_reg[6]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    IDecode/RegFile/RegF_reg_r1_0_7_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    IDecode/RegFile/RegF_reg_r1_0_7_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    IDecode/RegFile/RegF_reg_r1_0_7_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    IDecode/RegFile/RegF_reg_r1_0_7_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    IDecode/RegFile/RegF_reg_r1_0_7_12_15/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    IDecode/RegFile/RegF_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    IDecode/RegFile/RegF_reg_r1_0_7_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    IDecode/RegFile/RegF_reg_r1_0_7_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    IDecode/RegFile/RegF_reg_r1_0_7_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    IDecode/RegFile/RegF_reg_r1_0_7_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    IDecode/RegFile/RegF_reg_r1_0_7_12_15/RAMD/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 MPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.642ns (18.056%)  route 2.914ns (81.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  MPG2/Q2_reg/Q
                         net (fo=1, routed)           0.878     6.539    MPG2/Q2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.663 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          2.035     8.698    IFetch/AR[0]
    SLICE_X1Y27          FDCE                                         f  IFetch/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505    14.846    IFetch/CLK
    SLICE_X1Y27          FDCE                                         r  IFetch/pc_reg[12]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y27          FDCE (Recov_fdce_C_CLR)     -0.405    14.666    IFetch/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 MPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.642ns (18.056%)  route 2.914ns (81.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  MPG2/Q2_reg/Q
                         net (fo=1, routed)           0.878     6.539    MPG2/Q2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.663 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          2.035     8.698    IFetch/AR[0]
    SLICE_X1Y27          FDCE                                         f  IFetch/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505    14.846    IFetch/CLK
    SLICE_X1Y27          FDCE                                         r  IFetch/pc_reg[14]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y27          FDCE (Recov_fdce_C_CLR)     -0.405    14.666    IFetch/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 MPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.642ns (18.818%)  route 2.770ns (81.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  MPG2/Q2_reg/Q
                         net (fo=1, routed)           0.878     6.539    MPG2/Q2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.663 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          1.891     8.554    IFetch/AR[0]
    SLICE_X3Y27          FDCE                                         f  IFetch/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505    14.846    IFetch/CLK
    SLICE_X3Y27          FDCE                                         r  IFetch/pc_reg[10]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y27          FDCE (Recov_fdce_C_CLR)     -0.405    14.666    IFetch/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 MPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.642ns (18.818%)  route 2.770ns (81.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  MPG2/Q2_reg/Q
                         net (fo=1, routed)           0.878     6.539    MPG2/Q2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.663 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          1.891     8.554    IFetch/AR[0]
    SLICE_X2Y27          FDCE                                         f  IFetch/pc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505    14.846    IFetch/CLK
    SLICE_X2Y27          FDCE                                         r  IFetch/pc_reg[8]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Recov_fdce_C_CLR)     -0.361    14.710    IFetch/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 MPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.642ns (18.818%)  route 2.770ns (81.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  MPG2/Q2_reg/Q
                         net (fo=1, routed)           0.878     6.539    MPG2/Q2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.663 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          1.891     8.554    IFetch/AR[0]
    SLICE_X2Y27          FDCE                                         f  IFetch/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505    14.846    IFetch/CLK
    SLICE_X2Y27          FDCE                                         r  IFetch/pc_reg[15]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Recov_fdce_C_CLR)     -0.319    14.752    IFetch/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 MPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.642ns (19.636%)  route 2.627ns (80.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  MPG2/Q2_reg/Q
                         net (fo=1, routed)           0.878     6.539    MPG2/Q2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.663 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          1.749     8.412    IFetch/AR[0]
    SLICE_X0Y26          FDCE                                         f  IFetch/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.504    14.845    IFetch/CLK
    SLICE_X0Y26          FDCE                                         r  IFetch/pc_reg[13]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    14.665    IFetch/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 MPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.642ns (20.570%)  route 2.479ns (79.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  MPG2/Q2_reg/Q
                         net (fo=1, routed)           0.878     6.539    MPG2/Q2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.663 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          1.601     8.263    IFetch/AR[0]
    SLICE_X0Y25          FDCE                                         f  IFetch/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.502    14.843    IFetch/CLK
    SLICE_X0Y25          FDCE                                         r  IFetch/pc_reg[11]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.405    14.663    IFetch/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 MPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.642ns (20.570%)  route 2.479ns (79.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  MPG2/Q2_reg/Q
                         net (fo=1, routed)           0.878     6.539    MPG2/Q2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.663 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          1.601     8.263    IFetch/AR[0]
    SLICE_X0Y25          FDCE                                         f  IFetch/pc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.502    14.843    IFetch/CLK
    SLICE_X0Y25          FDCE                                         r  IFetch/pc_reg[9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.405    14.663    IFetch/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.700ns  (required time - arrival time)
  Source:                 MPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.642ns (22.758%)  route 2.179ns (77.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  MPG2/Q2_reg/Q
                         net (fo=1, routed)           0.878     6.539    MPG2/Q2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.663 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          1.301     7.963    IFetch/AR[0]
    SLICE_X0Y24          FDCE                                         f  IFetch/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.502    14.843    IFetch/CLK
    SLICE_X0Y24          FDCE                                         r  IFetch/pc_reg[5]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y24          FDCE (Recov_fdce_C_CLR)     -0.405    14.663    IFetch/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  6.700    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 MPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.642ns (22.987%)  route 2.151ns (77.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  MPG2/Q2_reg/Q
                         net (fo=1, routed)           0.878     6.539    MPG2/Q2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.663 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          1.273     7.935    IFetch/AR[0]
    SLICE_X0Y23          FDCE                                         f  IFetch/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.504    14.845    IFetch/CLK
    SLICE_X0Y23          FDCE                                         r  IFetch/pc_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDCE (Recov_fdce_C_CLR)     -0.405    14.665    IFetch/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  6.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 MPG2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.209ns (28.461%)  route 0.525ns (71.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  MPG2/Q1_reg/Q
                         net (fo=2, routed)           0.234     1.864    MPG2/Q1
    SLICE_X6Y21          LUT2 (Prop_lut2_I0_O)        0.045     1.909 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          0.291     2.200    IFetch/AR[0]
    SLICE_X3Y22          FDCE                                         f  IFetch/pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.853     1.980    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg[1]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X3Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.410    IFetch/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 MPG2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.209ns (28.461%)  route 0.525ns (71.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  MPG2/Q1_reg/Q
                         net (fo=2, routed)           0.234     1.864    MPG2/Q1
    SLICE_X6Y21          LUT2 (Prop_lut2_I0_O)        0.045     1.909 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          0.291     2.200    IFetch/AR[0]
    SLICE_X3Y22          FDCE                                         f  IFetch/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.853     1.980    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg[3]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X3Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.410    IFetch/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 MPG2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg_rep[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.209ns (28.461%)  route 0.525ns (71.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  MPG2/Q1_reg/Q
                         net (fo=2, routed)           0.234     1.864    MPG2/Q1
    SLICE_X6Y21          LUT2 (Prop_lut2_I0_O)        0.045     1.909 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          0.291     2.200    IFetch/AR[0]
    SLICE_X3Y22          FDCE                                         f  IFetch/pc_reg_rep[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.853     1.980    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg_rep[0]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X3Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.410    IFetch/pc_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 MPG2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg_rep[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.209ns (28.461%)  route 0.525ns (71.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  MPG2/Q1_reg/Q
                         net (fo=2, routed)           0.234     1.864    MPG2/Q1
    SLICE_X6Y21          LUT2 (Prop_lut2_I0_O)        0.045     1.909 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          0.291     2.200    IFetch/AR[0]
    SLICE_X3Y22          FDCE                                         f  IFetch/pc_reg_rep[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.853     1.980    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg_rep[1]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X3Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.410    IFetch/pc_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 MPG2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg_rep[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.209ns (28.461%)  route 0.525ns (71.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  MPG2/Q1_reg/Q
                         net (fo=2, routed)           0.234     1.864    MPG2/Q1
    SLICE_X6Y21          LUT2 (Prop_lut2_I0_O)        0.045     1.909 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          0.291     2.200    IFetch/AR[0]
    SLICE_X3Y22          FDCE                                         f  IFetch/pc_reg_rep[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.853     1.980    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg_rep[2]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X3Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.410    IFetch/pc_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 MPG2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg_rep[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.209ns (28.461%)  route 0.525ns (71.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  MPG2/Q1_reg/Q
                         net (fo=2, routed)           0.234     1.864    MPG2/Q1
    SLICE_X6Y21          LUT2 (Prop_lut2_I0_O)        0.045     1.909 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          0.291     2.200    IFetch/AR[0]
    SLICE_X3Y22          FDCE                                         f  IFetch/pc_reg_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.853     1.980    IFetch/CLK
    SLICE_X3Y22          FDCE                                         r  IFetch/pc_reg_rep[3]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X3Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.410    IFetch/pc_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 MPG2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.209ns (28.012%)  route 0.537ns (71.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  MPG2/Q1_reg/Q
                         net (fo=2, routed)           0.234     1.864    MPG2/Q1
    SLICE_X6Y21          LUT2 (Prop_lut2_I0_O)        0.045     1.909 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          0.303     2.212    IFetch/AR[0]
    SLICE_X3Y21          FDCE                                         f  IFetch/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.854     1.981    IFetch/CLK
    SLICE_X3Y21          FDCE                                         r  IFetch/pc_reg[4]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X3Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.411    IFetch/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 MPG2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.685%)  route 0.574ns (73.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  MPG2/Q1_reg/Q
                         net (fo=2, routed)           0.234     1.864    MPG2/Q1
    SLICE_X6Y21          LUT2 (Prop_lut2_I0_O)        0.045     1.909 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          0.340     2.249    IFetch/AR[0]
    SLICE_X3Y23          FDCE                                         f  IFetch/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.851     1.978    IFetch/CLK
    SLICE_X3Y23          FDCE                                         r  IFetch/pc_reg[2]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X3Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.408    IFetch/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 MPG2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.209ns (21.306%)  route 0.772ns (78.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  MPG2/Q1_reg/Q
                         net (fo=2, routed)           0.234     1.864    MPG2/Q1
    SLICE_X6Y21          LUT2 (Prop_lut2_I0_O)        0.045     1.909 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          0.538     2.447    IFetch/AR[0]
    SLICE_X7Y24          FDCE                                         f  IFetch/pc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.848     1.975    IFetch/CLK
    SLICE_X7Y24          FDCE                                         r  IFetch/pc_reg[7]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X7Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.384    IFetch/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 MPG2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.209ns (20.710%)  route 0.800ns (79.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    MPG2/CLK
    SLICE_X6Y21          FDRE                                         r  MPG2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  MPG2/Q1_reg/Q
                         net (fo=2, routed)           0.234     1.864    MPG2/Q1
    SLICE_X6Y21          LUT2 (Prop_lut2_I0_O)        0.045     1.909 f  MPG2/pc_rep[3]_i_3/O
                         net (fo=20, routed)          0.566     2.475    IFetch/AR[0]
    SLICE_X1Y21          FDCE                                         f  IFetch/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.854     1.981    IFetch/CLK
    SLICE_X1Y21          FDCE                                         r  IFetch/pc_reg[6]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X1Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.411    IFetch/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  1.064    





