// Seed: 3246711051
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2,
    input tri1 id_3,
    input tri1 id_4,
    input supply0 id_5,
    output tri1 id_6,
    input wor id_7,
    input wire id_8,
    output uwire id_9
);
  logic id_11;
  ;
  assign module_1.id_6 = 0;
  string id_12 = "";
endmodule
module module_1 #(
    parameter id_4 = 32'd31
) (
    output tri  id_0,
    input  wand id_1,
    input  tri0 id_2,
    output wand id_3,
    input  tri1 _id_4,
    input  wand id_5,
    input  wire id_6
);
  wire  id_8;
  wire  id_9;
  logic id_10;
  ;
  wire id_11;
  logic [7:0][-1 : id_4] id_12, id_13, id_14;
  wire id_15;
  real id_16;
  ;
  assign id_14[-1] = id_2;
  assign id_12 = id_13;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_1,
      id_3
  );
  parameter integer id_17 = 1;
endmodule
