# HDL TOOLS

A few tools to enable code generation automation and other useful tasks.

Includes (everything is a WIP):

* Simple HDL Intermediate representation abstractions
* Verilog module declaration parser
* Verilog code generator (generates from intermediate representation)
* Memory mapped interface description language parser
* AXI Slave builder from memory mapped interface description
* Documentation (markdown) builder from memory mapped interface description
* Module block drawing output with LaTeX
