{
  "circuit_name": "c432",
  "total_implementations": 400,
  "generated_at": "2025-12-17T11:04:02.616590",
  "implementations": [
    {
      "circuit_name": "c432",
      "implementation_id": 1,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "1065ae99ba830e89"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 2,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "7027bf206138e475"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 3,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "5f0b88d99429c2bd"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 4,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "7e1ef47f383dedc3"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 5,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "0c5d15f4cc19deb7"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 6,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "fb6e69acf976e665"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 7,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "4fd4927d85a6e88c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 8,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "80d35aa1dadf5054"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 9,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "ca0b4fe727f4a4a2"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 10,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "c4196724a35dff65"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 11,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "f3b6894fc0ed81d6"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 12,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "fb5b865e83f81472"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 13,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "4ab3371fe61faf67"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 14,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "0688a500546b5bf4"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 15,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "c49429431bd39aa0"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 16,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "6da6cc7a1189869c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 17,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "1aeb6d038dbbf965"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 18,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "c7beda9f40f4de68"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 19,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "f5663f2e26522fd8"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 20,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "16bf12c94468e0a1"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 21,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "6f0be555958beb58"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 22,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "1e377a328644bbaf"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 23,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "50ac5304fea91823"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 24,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "39da312cb6368e8b"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 25,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "684c86f34a882639"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 26,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "d048f9cf16786121"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 27,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "095fdafbf01140eb"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 28,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "4de2af0be3a26722"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 29,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "e861502b699217b2"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 30,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "ca17ccc0c6a1b8b9"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 31,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "44ffa39cf0f2f78e"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 32,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "dddfc8f0a922f9bb"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 33,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.605593",
      "config_hash": "e0c217f5d9bf0e9c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 34,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "e42565684d64c821"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 35,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "93d9fb1a5a689002"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 36,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "fd04524f0f5f786e"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 37,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "89c38dc0888845bc"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 38,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "f85fb0424a8f9ead"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 39,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "f56f09cf0ed4e158"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 40,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "e8d9ab4e0c89253a"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 41,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "4d58a58851f11705"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 42,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "6290a54df0330a7d"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 43,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "86c61fbc5ea41b5b"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 44,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "7f745d2b481c2b59"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 45,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "5244f7fe8abc2b2b"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 46,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "76e65394eda41da4"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 47,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "add9f687fcd73643"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 48,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "14df06b2f0ed76b5"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 49,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "f078ad717a2d479a"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 50,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "7cd8141f6c3f54ab"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 51,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "33c433380463fb8d"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 52,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "bf59fd4cdfb3c6b3"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 53,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "10c773ebe546c65e"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 54,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "6ce4be9baddb25e4"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 55,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "ff7052b00c8bc002"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 56,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "f9ef36ce55cc9dab"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 57,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "c8e9068fe394e20a"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 58,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "d50f5c4e2a3bab3f"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 59,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "7396c5af4d30aa48"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 60,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "86eb3cd704776191"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 61,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "d06dc2197e7499d9"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 62,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "881e39e696681677"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 63,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "c8eb7db8d853299c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 64,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "fcf3cfd8fe326df5"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 65,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "ebb4c44eac100a63"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 66,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "d0ae2dc9751c275b"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 67,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "eba476e1cdae0176"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 68,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "027ffea4b35e1dd2"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 69,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.606592",
      "config_hash": "34abb645fd70236f"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 70,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "c32cdeaf5e0409c4"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 71,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "8cc770d310c8295f"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 72,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "ec19ade5b008dbc7"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 73,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "8c955e148f4b4b1c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 74,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "cfea0fd9fc353934"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 75,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "86e934964d764f26"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 76,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "259d89bbb34ea299"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 77,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "8ff04cceeddffa01"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 78,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "628875b40f0b199c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 79,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "9e170e4b81e2017c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 80,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "22d8561be9a07f35"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 81,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "3ea0a52af20ec14d"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 82,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "8f5e98f0fcc3f352"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 83,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "ee8e05e12262229c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 84,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "ce6e85f9f9d45152"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 85,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "8b654b88e0000485"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 86,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "6e485333e1968019"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 87,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "ae0658d08560e7da"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 88,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "64389f92c23a5e49"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 89,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "472812bf7c752531"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 90,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "3880bcc1509c7808"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 91,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "db6583d67a83c1e9"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 92,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "5c657681170d99c9"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 93,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "fde4a13218e54537"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 94,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "d9a46776e359ddaa"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 95,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "408e320f42c3f96b"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 96,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "3ce5faf0098de379"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 97,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "1ed8ef5e5ecbfbc4"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 98,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "5ec165b5bc662a02"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 99,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "e88434c4dbd127a3"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 100,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "9f3a88d3872f2266"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 101,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "f97e63755350fba5"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 102,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "3557d25650b7df43"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 103,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "2f4220cca1561a66"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 104,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "c88390fb489183ea"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 105,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "ff43ce978a3688d0"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 106,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.607589",
      "config_hash": "6ec5492c476b48e6"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 107,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "a47152d513996eb8"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 108,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "5822b029740b1c1f"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 109,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "dbf4be99ebbd6c6b"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 110,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "02b59dbdb1a2d32c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 111,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "e415f8e55bb285ad"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 112,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "f23530ee3a86e09a"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 113,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "9298c421acba63e6"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 114,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "1bf8c7cf4a729998"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 115,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "fec71ae453662e44"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 116,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "74dc23bb982cefb5"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 117,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "c3c316681f7cbaac"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 118,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "578a804b8a9cd3b7"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 119,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "f7a8d9e48b25f35d"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 120,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "1411759ab545b2a9"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 121,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "27a4fe10ca7b33e0"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 122,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "3c9993de89963852"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 123,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "945bdefbf8a33812"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 124,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "0295dd9ffb7b71fd"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 125,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "3f186bc7b86a0e79"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 126,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "f9d12922f97f3f8b"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 127,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "b1f12298a573b3b0"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 128,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "a4668b817d972a5a"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 129,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "54ad4a59f8b471fc"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 130,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "91c8bde96f7e3da2"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 131,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "f9be8fd14fa7061d"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 132,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "cc9e315be204d7e4"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 133,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "219887f1ddb58bd4"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 134,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "2518fb382ed393e9"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 135,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "4f91c0a5d9927f8b"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 136,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "e29f93a6b52b1d10"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 137,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "0f028e358ffb2bcf"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 138,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "8f56afcf82766f15"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 139,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.608590",
      "config_hash": "814724a0cfeee78e"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 140,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "72e4073056dafb27"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 141,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "960f69291f3071ea"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 142,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "09476472d24fc249"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 143,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "706724be61433095"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 144,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "bc9dc679f583e05a"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 145,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "06bba259d189bcc2"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 146,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "9a381d43263a5947"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 147,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "ca727be96282f5af"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 148,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "564ab5af98a9e238"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 149,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "5c1d511df77745c1"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 150,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "1e2f22162471831b"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 151,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "5ebfb91ac8815d26"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 152,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "908ce6d590ceeb9a"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 153,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "ab1aa5302d328a9c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 154,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "1aa7304d3e9f04d3"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 155,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "302c19a4f121b781"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 156,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "6f8d37e8b52be558"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 157,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "be3470f407184d88"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 158,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "c37dc42604e56cbe"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 159,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "593573047aedc56f"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 160,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "7203f721a59a4006"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 161,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "69aaa9881c7713f6"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 162,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "4d653d4b91554f10"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 163,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "ed2b7f6661540fdc"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 164,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "c1e2cc16e7d4afd2"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 165,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "97a62493e92fa591"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 166,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "f1c85e4de37c31f7"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 167,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "cf09d9f5b260811c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 168,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "9e28acf739d9afd8"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 169,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "6c98a51b2f25330e"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 170,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "6e11c8e98f9d5b71"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 171,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "6c91cea30b8f192f"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 172,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "ebf1867b22ec67de"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 173,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "e4cd6e2531160c92"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 174,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "e12d618b9166e768"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 175,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "c955eb181dea8a9c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 176,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.609590",
      "config_hash": "2ec7e51446112016"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 177,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "00fb37e857ac398d"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 178,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "b623797326924d5a"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 179,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "3fec4b27a92e9351"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 180,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "9666948c32f05eb8"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 181,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "aa575a2589a706af"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 182,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "57b200e0dd6690f1"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 183,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "0fb647f5010f05a3"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 184,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "9c97b9eef8e207c1"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 185,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "f870148b19c0dd25"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 186,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "86693a10101651ff"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 187,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "5bfe46ab55331838"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 188,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "8822e709fa67dc6d"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 189,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "5ffcc970630c1e96"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 190,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "43bf8d48825263ca"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 191,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "875a2386ad243293"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 192,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "3822281fe35bd173"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 193,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "218200bb0524ca6f"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 194,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "39219028d87be504"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 195,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "2e29ce232f5789c2"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 196,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "70d0cc230c4c4c95"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 197,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "3aec3bc4be8ef570"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 198,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "5aaab98cb68c1706"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 199,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "570dc5c054358917"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 200,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "383726cb16b226ef"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 201,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "8acc529506d17ec0"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 202,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "709de7e84f3d8659"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 203,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "4ddd2a3200c54b52"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 204,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "4f7818a32b388765"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 205,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "facc67e1c267ec0c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 206,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "f646998f8ef32b26"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 207,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "c6421c7e3b765c91"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 208,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "71031f7d9eb52982"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 209,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "f1fd84cf4582f6d0"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 210,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.610590",
      "config_hash": "4693d28383e4c964"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 211,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "254dcfc867956407"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 212,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "9298c93610116a49"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 213,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "b63214e649e09a36"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 214,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "a0cc859bad905aa0"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 215,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "14919964038dbab9"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 216,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "246262b70cdb0e1e"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 217,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "6e438f20d3115182"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 218,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "d64bbc69292861d6"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 219,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "1cd60cf7c1c9c44f"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 220,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "b270dd06af075955"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 221,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "f56ed025f797199e"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 222,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "2f3b411ddd230687"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 223,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "b899b8817f0ec67c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 224,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "49bdcd82b0e58ea3"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 225,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "7104eab281aecdfb"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 226,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "0babd2869442eaae"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 227,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "ba58b854dff4752a"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 228,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "5f6dbb688e7d8376"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 229,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "d2baf4279c55d5c1"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 230,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "d7a3dd9fb4194bad"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 231,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "316e261096abadcf"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 232,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "b6db33aecb381c5f"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 233,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "60283d41b15e7cc7"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 234,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "c3215d6531cb7479"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 235,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "a3624181ead5ad7a"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 236,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "9f481e31ef24ea76"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 237,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "a9ba054c3591a381"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 238,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "329e275a26289c29"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 239,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "da8dee7d5343412c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 240,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "d1bc007e960857f4"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 241,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "8ca77fe1f04053c9"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 242,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "98e9483ad2cbf20e"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 243,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "e06af6bd6f096d8f"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 244,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "0e20f6ec3464d791"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 245,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "2d287820f3e1c22d"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 246,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "13f08c0c4d651880"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 247,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.611590",
      "config_hash": "113c34d8602fac3e"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 248,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "3a09b9d7a624e9b0"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 249,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "26eb7703dda763f7"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 250,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "fbf3a1f95d2d261d"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 251,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "3a0c4a102630513b"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 252,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "efe5010804727104"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 253,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "eb4c5fb341dcd2d2"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 254,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "b11655c01f8666e8"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 255,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "ccc439820cb3ec3a"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 256,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "3a22cf199d5bb1f6"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 257,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "a203d8a26c060be1"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 258,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "43cd6f02dc451c66"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 259,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "b7347ac2e9d01f8d"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 260,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "78bb415cec609d71"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 261,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "84240a42cd28539b"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 262,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "33fa31825f8c8ade"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 263,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "dfbada6860bb7e11"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 264,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "112ae1cf9378831f"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 265,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "573b63a579e33e49"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 266,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "9ea181b80ccb00b3"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 267,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "6290897e8adbc938"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 268,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "9b84fc472ab78df7"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 269,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "ce98bc8421cc1cb5"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 270,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "f2b44ff1c8b01d20"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 271,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "b3a0dc32708a0405"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 272,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "a5fae5ec311ab047"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 273,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "692d49e0744e84ba"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 274,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "e77534e4664bcb25"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 275,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "96f8ac0439cf5661"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 276,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "fa00c90eaf235c65"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 277,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "58dc338f2094f2d2"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 278,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "396920cceeea82d9"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 279,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "238041a71fdccb9e"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 280,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "918b9304f3ab707c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 281,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "2aa4b4e9225f6edf"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 282,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "2d49503731ac9a8e"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 283,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.612589",
      "config_hash": "70e3c2fd667f713e"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 284,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "6eec734e8d8255cf"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 285,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "9302db5e551cdd90"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 286,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "b82e319021bd3b24"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 287,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "7ffc18ff9335404c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 288,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "bc3100aa8bddacd8"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 289,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "7df3154e3818ef4d"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 290,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "ecc46033768442ad"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 291,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "a20241e61f182583"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 292,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "66bb6560bfb0ae1b"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 293,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "f84322ca5fc7bfbb"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 294,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "eba12bd4825d9f31"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 295,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "a84deda0f22690f0"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 296,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "bc73b6d4ec0e1e10"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 297,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "9a9d4006ac3bd3ec"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 298,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "c11c14cec2a9b209"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 299,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "9c3137310a7011a7"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 300,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "10a239b5171439d0"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 301,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "aab1d9288fa712d7"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 302,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "3653b25ca1f88864"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 303,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "b08ad122ee44de81"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 304,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "bf7bdb1bb2d0b265"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 305,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "3406dfcd7eb5ab43"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 306,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "ddc58f792c32ca2f"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 307,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "036f8117aef06bdd"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 308,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "fc2b28de790a5ba6"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 309,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "bfbc0a77a422b964"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 310,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "debaf5a100a59ef4"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 311,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "93e6caefa20cf2b4"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 312,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "b7148f096cb873fa"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 313,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "63939b44c2b70db3"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 314,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "068a8ee8adb72979"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 315,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "f5e4cd3e9d8c7cf5"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 316,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "1b0a176785cec44a"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 317,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "fae8e5f77963a0f0"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 318,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "f9e49ad4c6d0a0f2"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 319,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.613589",
      "config_hash": "d6dd96e68505666f"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 320,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "4eaae4a0b809b9f1"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 321,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "3da556eef9aff310"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 322,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "3f5648584f99e527"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 323,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "298f1756056b922e"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 324,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "e0dde6b698d2200d"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 325,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "d55ed3ce476a221e"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 326,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "871ff4598efbb22a"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 327,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "11a7d921baedef78"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 328,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "2b6c6d225bc24862"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 329,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "916a5aa41cec74ea"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 330,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "eee34f08dc14b415"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 331,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "61bbfc216d9f6639"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 332,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "c6ee284b1cfbdb9c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 333,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "70f2f614dc806167"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 334,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "b503949baeca9fc7"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 335,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "b4d218d75bcc74cd"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 336,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "287b6245f16a1252"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 337,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "cfbc6d85b7b5d831"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 338,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "29cab18020bbc3f4"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 339,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "fdfdee67f1c3db72"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 340,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "31950ea4cddbaa69"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 341,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "be605609027a1d52"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 342,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "d5b455271300df34"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 343,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "7edce5a6827f1553"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 344,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "50f15d75aa5afb38"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 345,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "5ca001a408a2c7ea"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 346,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "b8d4dbefa21fe110"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 347,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "cb6b2f05e7ec31a9"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 348,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "84d5c79fb486d063"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 349,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "a65182a094ceb4b6"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 350,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "925011ecb399f099"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 351,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "aee7a2ce9a6e61ce"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 352,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "72e8fc6dc8a21c12"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 353,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.614589",
      "config_hash": "58f21d1eb0d125ac"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 354,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "5291f5ed9d13da03"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 355,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "d622cf05839fce90"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 356,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "c3567d878914c9de"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 357,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "588032e59e91ec88"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 358,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "d63d7b0452d3161c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 359,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "3f1a49d01055e36d"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 360,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "93828d0d7b9e270c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 361,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "6d4e1716188496c1"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 362,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "59026b70d2842842"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 363,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "4927c572b2b0d975"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 364,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "0c81274a50589b26"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 365,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "b12005303a48155a"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 366,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "320da16f53eec7b3"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 367,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "c030f9df83cc9f91"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 368,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "93893c6ac0433dfa"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 369,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "c2f7599c13f612e5"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 370,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "00dcf7e4f682b346"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 371,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "950d4e9208a6b000"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 372,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "19624c6bd28b1bd3"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 373,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "a03e5fa2c4a1cce0"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 374,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "7f09a7afe1afbb29"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 375,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "1bc192fb2e2499bf"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 376,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "36ed7bfbd7944642"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 377,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "17575454c132f588"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 378,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "66cddaebe4b69ad3"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 379,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "0aa2d41a217f08c8"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 380,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "71f720dd9f56f449"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 381,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "20ed5a943aa564ab"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 382,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "aaf2937e99941044"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 383,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "adf4810b73bdc9ce"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 384,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "bd5dc88df153298c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 385,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:02.615591",
      "config_hash": "7a0579107329543f"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 386,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.616590",
      "config_hash": "dd6d242476a2c57a"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 387,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.616590",
      "config_hash": "1ef4443bb28f2cf9"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 388,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.616590",
      "config_hash": "4b9dcde711c04cf6"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 389,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.616590",
      "config_hash": "2b19e0e275513956"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 390,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:02.616590",
      "config_hash": "8660130ea4bbf4bb"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 391,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.616590",
      "config_hash": "d384cfbfa3e1b818"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 392,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.616590",
      "config_hash": "cfa8f9798c8cb7c5"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 393,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.616590",
      "config_hash": "b9d22d7980f4dda3"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 394,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.616590",
      "config_hash": "5c9b9a766d11294e"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 395,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:02.616590",
      "config_hash": "691fd7950dfc111c"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 396,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.616590",
      "config_hash": "0bfbf8cbb136ddda"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 397,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.616590",
      "config_hash": "1158d3c549479086"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 398,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.616590",
      "config_hash": "d125adc3b30c4d15"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 399,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.616590",
      "config_hash": "bd8fe4d5921d7ed8"
    },
    {
      "circuit_name": "c432",
      "implementation_id": 400,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:02.616590",
      "config_hash": "6aeedc58689ddffc"
    }
  ]
}