<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module 1: ITM Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Module 1
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group___c_m_s_i_s__core___debug_functions.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ITM Functions<div class="ingroups"><a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a><a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo;  &#124; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a><a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a><a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo;  &#124; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group___c_m_s_i_s___d_w_t.html">Data Watchpoint and Trace (DWT)</a> &raquo;  &#124; <a class="el" href="group___c_m_s_i_s___t_p_i.html">Trace Port Interface (TPI)</a> &raquo; <a class="el" href="group___c_m_s_i_s___core_debug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__base.html">Core Definitions</a><a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a><a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo;  &#124; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a><a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a><a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo;  &#124; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group___c_m_s_i_s___d_w_t.html">Data Watchpoint and Trace (DWT)</a> &raquo;  &#124; <a class="el" href="group___c_m_s_i_s___t_p_i.html">Trace Port Interface (TPI)</a> &raquo; <a class="el" href="group___c_m_s_i_s___core_debug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__base.html">Core Definitions</a> &raquo;  &#124; <a class="el" href="group___c_m_s_i_s___core___function_interface.html">Functions and Instructions Reference</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html">NVIC Functions</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html">SysTick Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Functions that access the ITM debug interface.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:27</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1</td></tr>
<tr class="separator:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4a2b64faee91e4a9eef300667fa222"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1</td></tr>
<tr class="separator:gacd4a2b64faee91e4a9eef300667fa222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1</td></tr>
<tr class="separator:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1</td></tr>
<tr class="separator:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1</td></tr>
<tr class="separator:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebefeb6e08b9352dd3007ab5fd69e82f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:27</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1</td></tr>
<tr class="separator:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4a2b64faee91e4a9eef300667fa222"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1</td></tr>
<tr class="separator:gacd4a2b64faee91e4a9eef300667fa222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1</td></tr>
<tr class="separator:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1</td></tr>
<tr class="separator:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1</td></tr>
<tr class="separator:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebefeb6e08b9352dd3007ab5fd69e82f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaebefeb6e08b9352dd3007ab5fd69e82f">b</a></td></tr>
<tr class="separator:gaebefeb6e08b9352dd3007ab5fd69e82f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9</td></tr>
<tr class="separator:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:23</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e72aff2ccc3b26798caef5e5a3387ea"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9</td></tr>
<tr class="separator:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:23</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e72aff2ccc3b26798caef5e5a3387ea"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga2e72aff2ccc3b26798caef5e5a3387ea">b</a></td></tr>
<tr class="separator:ga2e72aff2ccc3b26798caef5e5a3387ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9</td></tr>
<tr class="separator:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:15</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1cf12e53a20224f6f62c001d9be972"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga6e1cf12e53a20224f6f62c001d9be972">T</a>:1</td></tr>
<tr class="separator:ga6e1cf12e53a20224f6f62c001d9be972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76485660fe8ad98cdc71ddd7cb0ed777"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga76485660fe8ad98cdc71ddd7cb0ed777">IT</a>:2</td></tr>
<tr class="separator:ga76485660fe8ad98cdc71ddd7cb0ed777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1</td></tr>
<tr class="separator:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4a2b64faee91e4a9eef300667fa222"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1</td></tr>
<tr class="separator:gacd4a2b64faee91e4a9eef300667fa222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1</td></tr>
<tr class="separator:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1</td></tr>
<tr class="separator:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1</td></tr>
<tr class="separator:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef3c33fac78a7b8a4bfdb41f28b74299"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9</td></tr>
<tr class="separator:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:15</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1cf12e53a20224f6f62c001d9be972"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga6e1cf12e53a20224f6f62c001d9be972">T</a>:1</td></tr>
<tr class="separator:ga6e1cf12e53a20224f6f62c001d9be972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76485660fe8ad98cdc71ddd7cb0ed777"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga76485660fe8ad98cdc71ddd7cb0ed777">IT</a>:2</td></tr>
<tr class="separator:ga76485660fe8ad98cdc71ddd7cb0ed777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1</td></tr>
<tr class="separator:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4a2b64faee91e4a9eef300667fa222"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1</td></tr>
<tr class="separator:gacd4a2b64faee91e4a9eef300667fa222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1</td></tr>
<tr class="separator:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1</td></tr>
<tr class="separator:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1</td></tr>
<tr class="separator:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef3c33fac78a7b8a4bfdb41f28b74299"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaef3c33fac78a7b8a4bfdb41f28b74299">b</a></td></tr>
<tr class="separator:gaef3c33fac78a7b8a4bfdb41f28b74299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6e513e8a6bf4e58db169e312172332"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2a6e513e8a6bf4e58db169e312172332">nPRIV</a>:1</td></tr>
<tr class="separator:ga2a6e513e8a6bf4e58db169e312172332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae185aac93686ffc78e998a9daf41415b"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae185aac93686ffc78e998a9daf41415b">SPSEL</a>:1</td></tr>
<tr class="separator:gae185aac93686ffc78e998a9daf41415b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2518558c090f60161ba4e718a54ee468"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2518558c090f60161ba4e718a54ee468">FPCA</a>:1</td></tr>
<tr class="separator:ga2518558c090f60161ba4e718a54ee468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:29</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e65979c5e495541e12945e4ba1baa2"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga2a6e513e8a6bf4e58db169e312172332"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2a6e513e8a6bf4e58db169e312172332">nPRIV</a>:1</td></tr>
<tr class="separator:ga2a6e513e8a6bf4e58db169e312172332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae185aac93686ffc78e998a9daf41415b"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae185aac93686ffc78e998a9daf41415b">SPSEL</a>:1</td></tr>
<tr class="separator:gae185aac93686ffc78e998a9daf41415b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2518558c090f60161ba4e718a54ee468"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2518558c090f60161ba4e718a54ee468">FPCA</a>:1</td></tr>
<tr class="separator:ga2518558c090f60161ba4e718a54ee468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:29</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e65979c5e495541e12945e4ba1baa2"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga75e65979c5e495541e12945e4ba1baa2">b</a></td></tr>
<tr class="separator:ga75e65979c5e495541e12945e4ba1baa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61000be19b0293ea14009224fc34fe3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab61000be19b0293ea14009224fc34fe3">IABR</a> [8]</td></tr>
<tr class="separator:gab61000be19b0293ea14009224fc34fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38c377984f751265667317981f101bb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga38c377984f751265667317981f101bb4">IP</a> [240]</td></tr>
<tr class="separator:ga38c377984f751265667317981f101bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46aeb40348124934bf802f01806b4f7f"><td class="memItemLeft" align="right" valign="top"><a id="ga46aeb40348124934bf802f01806b4f7f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED5</b> [644]</td></tr>
<tr class="separator:ga46aeb40348124934bf802f01806b4f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga471c399bb79454dcdfb342a31a5684ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga471c399bb79454dcdfb342a31a5684ae">STIR</a></td></tr>
<tr class="separator:ga471c399bb79454dcdfb342a31a5684ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf388a921a016cae590cfcf1e43b1cdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaaf388a921a016cae590cfcf1e43b1cdf">VTOR</a></td></tr>
<tr class="separator:gaaf388a921a016cae590cfcf1e43b1cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17dc9f83c53cbf7fa249e79a2d2a43f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga17dc9f83c53cbf7fa249e79a2d2a43f8">SHP</a> [12]</td></tr>
<tr class="separator:ga17dc9f83c53cbf7fa249e79a2d2a43f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b1e9cde3f94195206c016214cf3936"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae6b1e9cde3f94195206c016214cf3936">CFSR</a></td></tr>
<tr class="separator:gae6b1e9cde3f94195206c016214cf3936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87aadbc5e1ffb76d755cf13f4721ae71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga87aadbc5e1ffb76d755cf13f4721ae71">HFSR</a></td></tr>
<tr class="separator:ga87aadbc5e1ffb76d755cf13f4721ae71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga415598d9009bb3ffe9f35e03e5a386fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga415598d9009bb3ffe9f35e03e5a386fe">DFSR</a></td></tr>
<tr class="separator:ga415598d9009bb3ffe9f35e03e5a386fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88820a178974aa7b7927155cee5c47ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga88820a178974aa7b7927155cee5c47ed">MMFAR</a></td></tr>
<tr class="separator:ga88820a178974aa7b7927155cee5c47ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad49f99b1c83dcab356579af171bfa475"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad49f99b1c83dcab356579af171bfa475">BFAR</a></td></tr>
<tr class="separator:gad49f99b1c83dcab356579af171bfa475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9176079ea223dd8902589da91af63a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab9176079ea223dd8902589da91af63a2">AFSR</a></td></tr>
<tr class="separator:gab9176079ea223dd8902589da91af63a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c3c74d90886d6f470882c63c0e60bfe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga0c3c74d90886d6f470882c63c0e60bfe">PFR</a> [2]</td></tr>
<tr class="separator:ga0c3c74d90886d6f470882c63c0e60bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b9a71780ae327f1f337a2176b777618"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga1b9a71780ae327f1f337a2176b777618">DFR</a></td></tr>
<tr class="separator:ga1b9a71780ae327f1f337a2176b777618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c0e2e1c7195d4dc09a5ca077c596318"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga5c0e2e1c7195d4dc09a5ca077c596318">ADR</a></td></tr>
<tr class="separator:ga5c0e2e1c7195d4dc09a5ca077c596318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037095d7dc8c30536cab793e28329c45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga037095d7dc8c30536cab793e28329c45">MMFR</a> [4]</td></tr>
<tr class="separator:ga037095d7dc8c30536cab793e28329c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdeaebf965a4ca1dfde816cab85f1156"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gabdeaebf965a4ca1dfde816cab85f1156">ISAR</a> [5]</td></tr>
<tr class="separator:gabdeaebf965a4ca1dfde816cab85f1156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacccaf5688449c8253e9952ddc2161528"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gacccaf5688449c8253e9952ddc2161528">CPACR</a></td></tr>
<tr class="separator:gacccaf5688449c8253e9952ddc2161528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bc109a372d05329e22cb7e3bf2b84ba"><td class="memItemLeft" align="right" valign="top"><a id="ga3bc109a372d05329e22cb7e3bf2b84ba"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED0</b> [1]</td></tr>
<tr class="separator:ga3bc109a372d05329e22cb7e3bf2b84ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb2c6795b90f12077534825cc844b56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga5bb2c6795b90f12077534825cc844b56">ICTR</a></td></tr>
<tr class="separator:ga5bb2c6795b90f12077534825cc844b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e94488b04b41e4c165bbfe6932f4a92"><td class="memItemLeft" align="right" valign="top"><a id="ga3e94488b04b41e4c165bbfe6932f4a92"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED1</b> [1]</td></tr>
<tr class="separator:ga3e94488b04b41e4c165bbfe6932f4a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0374c0b98ab9de6f71fabff7412df832"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga0374c0b98ab9de6f71fabff7412df832">u8</a></td></tr>
<tr class="separator:ga0374c0b98ab9de6f71fabff7412df832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8d499140220fa6d4eab1da7262bf08e"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae8d499140220fa6d4eab1da7262bf08e">u16</a></td></tr>
<tr class="separator:gae8d499140220fa6d4eab1da7262bf08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaf6d0e14a3d4b541c624913b4a1931e"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gacaf6d0e14a3d4b541c624913b4a1931e">u32</a></td></tr>
<tr class="separator:gacaf6d0e14a3d4b541c624913b4a1931e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac185c3215457883396ae15f47be9bec"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga0374c0b98ab9de6f71fabff7412df832"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga0374c0b98ab9de6f71fabff7412df832">u8</a></td></tr>
<tr class="separator:ga0374c0b98ab9de6f71fabff7412df832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8d499140220fa6d4eab1da7262bf08e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae8d499140220fa6d4eab1da7262bf08e">u16</a></td></tr>
<tr class="separator:gae8d499140220fa6d4eab1da7262bf08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaf6d0e14a3d4b541c624913b4a1931e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gacaf6d0e14a3d4b541c624913b4a1931e">u32</a></td></tr>
<tr class="separator:gacaf6d0e14a3d4b541c624913b4a1931e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac185c3215457883396ae15f47be9bec"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaac185c3215457883396ae15f47be9bec">PORT</a> [32]</td></tr>
<tr class="separator:gaac185c3215457883396ae15f47be9bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63deb05e7a614fd290562e511a2979ff"><td class="memItemLeft" align="right" valign="top"><a id="ga63deb05e7a614fd290562e511a2979ff"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED0</b> [864]</td></tr>
<tr class="separator:ga63deb05e7a614fd290562e511a2979ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ffb3c6b706b03334f6fe37ef5d8b165"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga8ffb3c6b706b03334f6fe37ef5d8b165">TER</a></td></tr>
<tr class="separator:ga8ffb3c6b706b03334f6fe37ef5d8b165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga162d8d4bcf80ad9b8f01af570ed81058"><td class="memItemLeft" align="right" valign="top"><a id="ga162d8d4bcf80ad9b8f01af570ed81058"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED1</b> [15]</td></tr>
<tr class="separator:ga162d8d4bcf80ad9b8f01af570ed81058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72bb9b7d61fe3262cd2a6070a7bd5b69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga72bb9b7d61fe3262cd2a6070a7bd5b69">TPR</a></td></tr>
<tr class="separator:ga72bb9b7d61fe3262cd2a6070a7bd5b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade93d21b11103a1e89c36b9120b4cbf0"><td class="memItemLeft" align="right" valign="top"><a id="gade93d21b11103a1e89c36b9120b4cbf0"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED2</b> [15]</td></tr>
<tr class="separator:gade93d21b11103a1e89c36b9120b4cbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9dd9282fab299d0cd6e119564688e53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae9dd9282fab299d0cd6e119564688e53">TCR</a></td></tr>
<tr class="separator:gae9dd9282fab299d0cd6e119564688e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f6279765c35211755691cab040f7cbd"><td class="memItemLeft" align="right" valign="top"><a id="ga5f6279765c35211755691cab040f7cbd"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED3</b> [29]</td></tr>
<tr class="separator:ga5f6279765c35211755691cab040f7cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae13374b53589f16b2fc2c868d779a9c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae13374b53589f16b2fc2c868d779a9c7">IWR</a></td></tr>
<tr class="separator:gae13374b53589f16b2fc2c868d779a9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1859b657556cbeeb743b0da2e71654"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga5f1859b657556cbeeb743b0da2e71654">IRR</a></td></tr>
<tr class="separator:ga5f1859b657556cbeeb743b0da2e71654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75460116777434aebcd8698b46514cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa75460116777434aebcd8698b46514cd">IMCR</a></td></tr>
<tr class="separator:gaa75460116777434aebcd8698b46514cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f593ff98d0afd4a9f02de33304fe38d"><td class="memItemLeft" align="right" valign="top"><a id="ga1f593ff98d0afd4a9f02de33304fe38d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED4</b> [43]</td></tr>
<tr class="separator:ga1f593ff98d0afd4a9f02de33304fe38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c0f411bbcc7b7c7a558a964996dc11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa2c0f411bbcc7b7c7a558a964996dc11">LAR</a></td></tr>
<tr class="separator:gaa2c0f411bbcc7b7c7a558a964996dc11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8387dc0dc9f45c8a81cfc98bfff7ae32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga8387dc0dc9f45c8a81cfc98bfff7ae32">LSR</a></td></tr>
<tr class="separator:ga8387dc0dc9f45c8a81cfc98bfff7ae32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4356b97fabed41bcbf29ec48cdb3de"><td class="memItemLeft" align="right" valign="top"><a id="ga2e4356b97fabed41bcbf29ec48cdb3de"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED5</b> [6]</td></tr>
<tr class="separator:ga2e4356b97fabed41bcbf29ec48cdb3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad75960b83ea47a469e6a1406dd9eefa6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad75960b83ea47a469e6a1406dd9eefa6">PID4</a></td></tr>
<tr class="separator:gad75960b83ea47a469e6a1406dd9eefa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7276a30c464f0b34944b6eb16d3df077"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga7276a30c464f0b34944b6eb16d3df077">PID5</a></td></tr>
<tr class="separator:ga7276a30c464f0b34944b6eb16d3df077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d83564471b76d88088a949ca67ac9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae5d83564471b76d88088a949ca67ac9b">PID6</a></td></tr>
<tr class="separator:gae5d83564471b76d88088a949ca67ac9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247fae2f4a140d4da5e8a044370dedec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga247fae2f4a140d4da5e8a044370dedec">PID7</a></td></tr>
<tr class="separator:ga247fae2f4a140d4da5e8a044370dedec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c87ae4ca1aa56b4369a97fca639926"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad6c87ae4ca1aa56b4369a97fca639926">PID0</a></td></tr>
<tr class="separator:gad6c87ae4ca1aa56b4369a97fca639926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae554433b6f6c4733d222bcb2c75ccb39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae554433b6f6c4733d222bcb2c75ccb39">PID1</a></td></tr>
<tr class="separator:gae554433b6f6c4733d222bcb2c75ccb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07d9a44e0188d55742f5d6a8752cd2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaf07d9a44e0188d55742f5d6a8752cd2c">PID2</a></td></tr>
<tr class="separator:gaf07d9a44e0188d55742f5d6a8752cd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510fcf8ad6966fdfb0767e624b74c64f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga510fcf8ad6966fdfb0767e624b74c64f">PID3</a></td></tr>
<tr class="separator:ga510fcf8ad6966fdfb0767e624b74c64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad613e91338bb994bde578b1a2fcbc1ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad613e91338bb994bde578b1a2fcbc1ec">CID0</a></td></tr>
<tr class="separator:gad613e91338bb994bde578b1a2fcbc1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f499e16728f744c73dad3784d898d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga67f499e16728f744c73dad3784d898d7">CID1</a></td></tr>
<tr class="separator:ga67f499e16728f744c73dad3784d898d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab36bf4236041f727b3e5cf2cfaa2aa04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab36bf4236041f727b3e5cf2cfaa2aa04">CID2</a></td></tr>
<tr class="separator:gab36bf4236041f727b3e5cf2cfaa2aa04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2fedfd1da6ff2a57d25fec513ffe25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gacb2fedfd1da6ff2a57d25fec513ffe25">CID3</a></td></tr>
<tr class="separator:gacb2fedfd1da6ff2a57d25fec513ffe25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fc8d35f045f329b80c544bef35ff64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga15fc8d35f045f329b80c544bef35ff64">CTRL</a></td></tr>
<tr class="separator:ga15fc8d35f045f329b80c544bef35ff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf6d1c3e5f5cef92986fd9cfae5c7224"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gacf6d1c3e5f5cef92986fd9cfae5c7224">CYCCNT</a></td></tr>
<tr class="separator:gacf6d1c3e5f5cef92986fd9cfae5c7224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a1dced8d644fa6f4128570f102212e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga49a1dced8d644fa6f4128570f102212e">CPICNT</a></td></tr>
<tr class="separator:ga49a1dced8d644fa6f4128570f102212e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6edad4ef9f92b3ce206dac61621871a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae6edad4ef9f92b3ce206dac61621871a">EXCCNT</a></td></tr>
<tr class="separator:gae6edad4ef9f92b3ce206dac61621871a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga720f3795a53a8d8f275df636fee1aee7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga720f3795a53a8d8f275df636fee1aee7">SLEEPCNT</a></td></tr>
<tr class="separator:ga720f3795a53a8d8f275df636fee1aee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d62b8e1a69bead9717d5a02f741811"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab1d62b8e1a69bead9717d5a02f741811">LSUCNT</a></td></tr>
<tr class="separator:gab1d62b8e1a69bead9717d5a02f741811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e6aebbf2c7bedc29059ff023891b82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga11e6aebbf2c7bedc29059ff023891b82">FOLDCNT</a></td></tr>
<tr class="separator:ga11e6aebbf2c7bedc29059ff023891b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccef6b622c8a41342ed32345b0922bea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaccef6b622c8a41342ed32345b0922bea">PCSR</a></td></tr>
<tr class="separator:gaccef6b622c8a41342ed32345b0922bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00be2e0bf3e38ab6f33f8349d9e7a200"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga00be2e0bf3e38ab6f33f8349d9e7a200">COMP0</a></td></tr>
<tr class="separator:ga00be2e0bf3e38ab6f33f8349d9e7a200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f06e2cb3a76edc6f3fc90af88671ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab3f06e2cb3a76edc6f3fc90af88671ba">MASK0</a></td></tr>
<tr class="separator:gab3f06e2cb3a76edc6f3fc90af88671ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb6189fbcdf2ad9d0d28dad691f3fe8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga7eb6189fbcdf2ad9d0d28dad691f3fe8">FUNCTION0</a></td></tr>
<tr class="separator:ga7eb6189fbcdf2ad9d0d28dad691f3fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bc109a372d05329e22cb7e3bf2b84ba"><td class="memItemLeft" align="right" valign="top"><a id="ga3bc109a372d05329e22cb7e3bf2b84ba"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED0</b> [1]</td></tr>
<tr class="separator:ga3bc109a372d05329e22cb7e3bf2b84ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga711f336367372393a5f874e5c46e2b95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga711f336367372393a5f874e5c46e2b95">COMP1</a></td></tr>
<tr class="separator:ga711f336367372393a5f874e5c46e2b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55962dd61d94bd029f6927adc48bc31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad55962dd61d94bd029f6927adc48bc31">MASK1</a></td></tr>
<tr class="separator:gad55962dd61d94bd029f6927adc48bc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbea004f9e2860b9f450bcea21eec318"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gafbea004f9e2860b9f450bcea21eec318">FUNCTION1</a></td></tr>
<tr class="separator:gafbea004f9e2860b9f450bcea21eec318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b85a62ba1c4cf0e4ca2b1ff8e5bc85c"><td class="memItemLeft" align="right" valign="top"><a id="ga9b85a62ba1c4cf0e4ca2b1ff8e5bc85c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED1</b> [1]</td></tr>
<tr class="separator:ga9b85a62ba1c4cf0e4ca2b1ff8e5bc85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f159cd97def70baad2faa8d250bb86a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga5f159cd97def70baad2faa8d250bb86a">COMP2</a></td></tr>
<tr class="separator:ga5f159cd97def70baad2faa8d250bb86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860e7bcdcf674491835d91189bda3c61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga860e7bcdcf674491835d91189bda3c61">MASK2</a></td></tr>
<tr class="separator:ga860e7bcdcf674491835d91189bda3c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d1f9f928292854f16333500e554c41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga93d1f9f928292854f16333500e554c41">FUNCTION2</a></td></tr>
<tr class="separator:ga93d1f9f928292854f16333500e554c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4de71b2a578cce3a67229dde3c6b52d"><td class="memItemLeft" align="right" valign="top"><a id="gaa4de71b2a578cce3a67229dde3c6b52d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED2</b> [1]</td></tr>
<tr class="separator:gaa4de71b2a578cce3a67229dde3c6b52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923d50abd92dbc50ef2983770489eafd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga923d50abd92dbc50ef2983770489eafd">COMP3</a></td></tr>
<tr class="separator:ga923d50abd92dbc50ef2983770489eafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541b20e412d5586312fa4dac4a151660"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga541b20e412d5586312fa4dac4a151660">MASK3</a></td></tr>
<tr class="separator:ga541b20e412d5586312fa4dac4a151660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bf90012b7b60cd030c54ed0ec0442d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad3bf90012b7b60cd030c54ed0ec0442d">FUNCTION3</a></td></tr>
<tr class="separator:gad3bf90012b7b60cd030c54ed0ec0442d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6abd8c7878d64e5e8e442de842f9de8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad6abd8c7878d64e5e8e442de842f9de8">SSPSR</a></td></tr>
<tr class="separator:gad6abd8c7878d64e5e8e442de842f9de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473c1ca66cec890b536d9c9a13a2d8c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga473c1ca66cec890b536d9c9a13a2d8c2">CSPSR</a></td></tr>
<tr class="separator:ga473c1ca66cec890b536d9c9a13a2d8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c92c7cb13569aaff6b4f5a25de5056"><td class="memItemLeft" align="right" valign="top"><a id="gaf2c92c7cb13569aaff6b4f5a25de5056"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED0</b> [2]</td></tr>
<tr class="separator:gaf2c92c7cb13569aaff6b4f5a25de5056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bdbe4ff58983d940ca72d8733feaedd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4bdbe4ff58983d940ca72d8733feaedd">ACPR</a></td></tr>
<tr class="separator:ga4bdbe4ff58983d940ca72d8733feaedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90aea487bf1662e59617af05b30f253"><td class="memItemLeft" align="right" valign="top"><a id="gab90aea487bf1662e59617af05b30f253"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED1</b> [55]</td></tr>
<tr class="separator:gab90aea487bf1662e59617af05b30f253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102814b254904beb9060757a93fe526c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga102814b254904beb9060757a93fe526c">SPPR</a></td></tr>
<tr class="separator:ga102814b254904beb9060757a93fe526c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e4e19be116d8ccdcb242401cfb3048b"><td class="memItemLeft" align="right" valign="top"><a id="ga4e4e19be116d8ccdcb242401cfb3048b"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED2</b> [131]</td></tr>
<tr class="separator:ga4e4e19be116d8ccdcb242401cfb3048b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1bcdedfb12eaebecde53a7add7f9f84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab1bcdedfb12eaebecde53a7add7f9f84">FFSR</a></td></tr>
<tr class="separator:gab1bcdedfb12eaebecde53a7add7f9f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511d496d51cf81ccef6e97fd1d5abe31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga511d496d51cf81ccef6e97fd1d5abe31">FFCR</a></td></tr>
<tr class="separator:ga511d496d51cf81ccef6e97fd1d5abe31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3030960fcac362026459469bc2ff3178"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga3030960fcac362026459469bc2ff3178">FSCR</a></td></tr>
<tr class="separator:ga3030960fcac362026459469bc2ff3178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12053bc8429f36ac5045e18bc436ef82"><td class="memItemLeft" align="right" valign="top"><a id="ga12053bc8429f36ac5045e18bc436ef82"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED3</b> [759]</td></tr>
<tr class="separator:ga12053bc8429f36ac5045e18bc436ef82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3adfea70bff38242f8231737a7fa2dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa3adfea70bff38242f8231737a7fa2dd">TRIGGER</a></td></tr>
<tr class="separator:gaa3adfea70bff38242f8231737a7fa2dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaaebd439123255be4d82536f8bda272"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gafaaebd439123255be4d82536f8bda272">FIFO0</a></td></tr>
<tr class="separator:gafaaebd439123255be4d82536f8bda272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c5da21240d76e6b873144202deffa3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga89c5da21240d76e6b873144202deffa3">ITATBCTR2</a></td></tr>
<tr class="separator:ga89c5da21240d76e6b873144202deffa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2280438c0b38d74e14edd06c4569d419"><td class="memItemLeft" align="right" valign="top"><a id="ga2280438c0b38d74e14edd06c4569d419"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED4</b> [1]</td></tr>
<tr class="separator:ga2280438c0b38d74e14edd06c4569d419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3718bbb523ffb294402f58896592e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gafa3718bbb523ffb294402f58896592e6">ITATBCTR0</a></td></tr>
<tr class="separator:gafa3718bbb523ffb294402f58896592e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9289020546ed8dfae56b59506dfb29c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaf9289020546ed8dfae56b59506dfb29c">FIFO1</a></td></tr>
<tr class="separator:gaf9289020546ed8dfae56b59506dfb29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad987483f555c0f6034ef24a8840f337d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad987483f555c0f6034ef24a8840f337d">ITCTRL</a></td></tr>
<tr class="separator:gad987483f555c0f6034ef24a8840f337d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf403d6d314453bf19d2b73be98367a"><td class="memItemLeft" align="right" valign="top"><a id="ga4cf403d6d314453bf19d2b73be98367a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED5</b> [39]</td></tr>
<tr class="separator:ga4cf403d6d314453bf19d2b73be98367a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a4fb10cf406fa6af1740e3bf6c2e41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga72a4fb10cf406fa6af1740e3bf6c2e41">CLAIMSET</a></td></tr>
<tr class="separator:ga72a4fb10cf406fa6af1740e3bf6c2e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c887c45efeb6fef9b6a9ab5bc490f62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga9c887c45efeb6fef9b6a9ab5bc490f62">CLAIMCLR</a></td></tr>
<tr class="separator:ga9c887c45efeb6fef9b6a9ab5bc490f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7055d97dce64c27cd79d6672bd41db21"><td class="memItemLeft" align="right" valign="top"><a id="ga7055d97dce64c27cd79d6672bd41db21"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED7</b> [8]</td></tr>
<tr class="separator:ga7055d97dce64c27cd79d6672bd41db21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac427ef592ac98a4e2d4b04d76ce02a4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac427ef592ac98a4e2d4b04d76ce02a4e">DEVID</a></td></tr>
<tr class="separator:gac427ef592ac98a4e2d4b04d76ce02a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67888dcdd12f305556012ba4c39cea19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga67888dcdd12f305556012ba4c39cea19">DEVTYPE</a></td></tr>
<tr class="separator:ga67888dcdd12f305556012ba4c39cea19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39bc5e68dc6071187fbe2348891eabfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga39bc5e68dc6071187fbe2348891eabfa">DHCSR</a></td></tr>
<tr class="separator:ga39bc5e68dc6071187fbe2348891eabfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b49cb58573da77cc8a83a1b21262180"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga7b49cb58573da77cc8a83a1b21262180">DCRSR</a></td></tr>
<tr class="separator:ga7b49cb58573da77cc8a83a1b21262180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcffe99d1d5471d5e5befbc6272ebf0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga5bcffe99d1d5471d5e5befbc6272ebf0">DCRDR</a></td></tr>
<tr class="separator:ga5bcffe99d1d5471d5e5befbc6272ebf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cdfc0a6ce3e988cc02c2d6e8107d193"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga6cdfc0a6ce3e988cc02c2d6e8107d193">DEMCR</a></td></tr>
<tr class="separator:ga6cdfc0a6ce3e988cc02c2d6e8107d193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:16</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">GE</a>:4</td></tr>
<tr class="separator:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:7</td></tr>
<tr class="separator:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1</td></tr>
<tr class="separator:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4a2b64faee91e4a9eef300667fa222"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1</td></tr>
<tr class="separator:gacd4a2b64faee91e4a9eef300667fa222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1</td></tr>
<tr class="separator:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1</td></tr>
<tr class="separator:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1</td></tr>
<tr class="separator:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00851734f9545a0a7e7a328226a3f5cc"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:16</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">GE</a>:4</td></tr>
<tr class="separator:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:7</td></tr>
<tr class="separator:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1</td></tr>
<tr class="separator:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4a2b64faee91e4a9eef300667fa222"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1</td></tr>
<tr class="separator:gacd4a2b64faee91e4a9eef300667fa222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1</td></tr>
<tr class="separator:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1</td></tr>
<tr class="separator:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1</td></tr>
<tr class="separator:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00851734f9545a0a7e7a328226a3f5cc"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga00851734f9545a0a7e7a328226a3f5cc">b</a></td></tr>
<tr class="separator:ga00851734f9545a0a7e7a328226a3f5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9</td></tr>
<tr class="separator:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:23</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adb8021a7ef1568e93a46d0325de738"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9</td></tr>
<tr class="separator:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:23</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adb8021a7ef1568e93a46d0325de738"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4adb8021a7ef1568e93a46d0325de738">b</a></td></tr>
<tr class="separator:ga4adb8021a7ef1568e93a46d0325de738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9</td></tr>
<tr class="separator:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:7</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">GE</a>:4</td></tr>
<tr class="separator:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:4</td></tr>
<tr class="separator:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1cf12e53a20224f6f62c001d9be972"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga6e1cf12e53a20224f6f62c001d9be972">T</a>:1</td></tr>
<tr class="separator:ga6e1cf12e53a20224f6f62c001d9be972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76485660fe8ad98cdc71ddd7cb0ed777"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga76485660fe8ad98cdc71ddd7cb0ed777">IT</a>:2</td></tr>
<tr class="separator:ga76485660fe8ad98cdc71ddd7cb0ed777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1</td></tr>
<tr class="separator:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4a2b64faee91e4a9eef300667fa222"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1</td></tr>
<tr class="separator:gacd4a2b64faee91e4a9eef300667fa222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1</td></tr>
<tr class="separator:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1</td></tr>
<tr class="separator:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1</td></tr>
<tr class="separator:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331a60b885f4c78da7ca570384d4fdce"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9</td></tr>
<tr class="separator:gad502ba7dbb2aab5f87c782b28f02622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:7</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">GE</a>:4</td></tr>
<tr class="separator:gaa91800ec6e90e457c7a1acd1f2e17099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:4</td></tr>
<tr class="separator:ga959a73d8faee56599b7e792a7c5a2d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1cf12e53a20224f6f62c001d9be972"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga6e1cf12e53a20224f6f62c001d9be972">T</a>:1</td></tr>
<tr class="separator:ga6e1cf12e53a20224f6f62c001d9be972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76485660fe8ad98cdc71ddd7cb0ed777"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga76485660fe8ad98cdc71ddd7cb0ed777">IT</a>:2</td></tr>
<tr class="separator:ga76485660fe8ad98cdc71ddd7cb0ed777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1</td></tr>
<tr class="separator:ga65f27ddc4f7e09c14ce7c5211b2e000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4a2b64faee91e4a9eef300667fa222"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1</td></tr>
<tr class="separator:gacd4a2b64faee91e4a9eef300667fa222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1</td></tr>
<tr class="separator:ga7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1</td></tr>
<tr class="separator:ga5ae954cbd9986cd64625d7fa00943c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1</td></tr>
<tr class="separator:gabae0610bc2a97bbf7f689e953e0b451f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331a60b885f4c78da7ca570384d4fdce"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga331a60b885f4c78da7ca570384d4fdce">b</a></td></tr>
<tr class="separator:ga331a60b885f4c78da7ca570384d4fdce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6e513e8a6bf4e58db169e312172332"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2a6e513e8a6bf4e58db169e312172332">nPRIV</a>:1</td></tr>
<tr class="separator:ga2a6e513e8a6bf4e58db169e312172332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae185aac93686ffc78e998a9daf41415b"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae185aac93686ffc78e998a9daf41415b">SPSEL</a>:1</td></tr>
<tr class="separator:gae185aac93686ffc78e998a9daf41415b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2518558c090f60161ba4e718a54ee468"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2518558c090f60161ba4e718a54ee468">FPCA</a>:1</td></tr>
<tr class="separator:ga2518558c090f60161ba4e718a54ee468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:29</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga839870b8be70ac6687709b46cc1a4281"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga2a6e513e8a6bf4e58db169e312172332"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2a6e513e8a6bf4e58db169e312172332">nPRIV</a>:1</td></tr>
<tr class="separator:ga2a6e513e8a6bf4e58db169e312172332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae185aac93686ffc78e998a9daf41415b"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae185aac93686ffc78e998a9daf41415b">SPSEL</a>:1</td></tr>
<tr class="separator:gae185aac93686ffc78e998a9daf41415b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2518558c090f60161ba4e718a54ee468"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2518558c090f60161ba4e718a54ee468">FPCA</a>:1</td></tr>
<tr class="separator:ga2518558c090f60161ba4e718a54ee468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:29</td></tr>
<tr class="separator:gac8a6a13838a897c8d0b8bc991bbaf7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga839870b8be70ac6687709b46cc1a4281"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga839870b8be70ac6687709b46cc1a4281">b</a></td></tr>
<tr class="separator:ga839870b8be70ac6687709b46cc1a4281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a73f00a0223775caeb09c5c6abb3087"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga9a73f00a0223775caeb09c5c6abb3087">ACTLR</a></td></tr>
<tr class="separator:ga9a73f00a0223775caeb09c5c6abb3087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0374c0b98ab9de6f71fabff7412df832"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga0374c0b98ab9de6f71fabff7412df832">u8</a></td></tr>
<tr class="separator:ga0374c0b98ab9de6f71fabff7412df832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8d499140220fa6d4eab1da7262bf08e"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae8d499140220fa6d4eab1da7262bf08e">u16</a></td></tr>
<tr class="separator:gae8d499140220fa6d4eab1da7262bf08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaf6d0e14a3d4b541c624913b4a1931e"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gacaf6d0e14a3d4b541c624913b4a1931e">u32</a></td></tr>
<tr class="separator:gacaf6d0e14a3d4b541c624913b4a1931e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga533c61111d0fb3ff88d13ef4ac36b54b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga0374c0b98ab9de6f71fabff7412df832"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga0374c0b98ab9de6f71fabff7412df832">u8</a></td></tr>
<tr class="separator:ga0374c0b98ab9de6f71fabff7412df832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8d499140220fa6d4eab1da7262bf08e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae8d499140220fa6d4eab1da7262bf08e">u16</a></td></tr>
<tr class="separator:gae8d499140220fa6d4eab1da7262bf08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaf6d0e14a3d4b541c624913b4a1931e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gacaf6d0e14a3d4b541c624913b4a1931e">u32</a></td></tr>
<tr class="separator:gacaf6d0e14a3d4b541c624913b4a1931e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga533c61111d0fb3ff88d13ef4ac36b54b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga533c61111d0fb3ff88d13ef4ac36b54b">PORT</a> [32]</td></tr>
<tr class="separator:ga533c61111d0fb3ff88d13ef4ac36b54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memItemLeft" align="right" valign="top">volatile int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></td></tr>
<tr class="separator:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac90a497bd64286b84552c2c553d3419e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a> (uint32_t ch)</td></tr>
<tr class="memdesc:gac90a497bd64286b84552c2c553d3419e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Send Character.  <a href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">More...</a><br /></td></tr>
<tr class="separator:gac90a497bd64286b84552c2c553d3419e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ee2c30a1ac4ed34c8a866a17decd53"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (void)</td></tr>
<tr class="memdesc:gac3ee2c30a1ac4ed34c8a866a17decd53"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Receive Character.  <a href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">More...</a><br /></td></tr>
<tr class="separator:gac3ee2c30a1ac4ed34c8a866a17decd53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61ce9ca5917735325cd93b0fb21dd29"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (void)</td></tr>
<tr class="memdesc:gae61ce9ca5917735325cd93b0fb21dd29"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Check Character.  <a href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">More...</a><br /></td></tr>
<tr class="separator:gae61ce9ca5917735325cd93b0fb21dd29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>&#160;&#160;&#160;0x5AA55AA5</td></tr>
<tr class="separator:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memItemLeft" align="right" valign="top">volatile int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></td></tr>
<tr class="separator:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>&#160;&#160;&#160;0x5AA55AA5</td></tr>
<tr class="separator:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Functions that access the ITM debug interface. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaa822cb398ee022b59e9e6c5d7bbb228a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa822cb398ee022b59e9e6c5d7bbb228a">&#9670;&nbsp;</a></span>ITM_RXBUFFER_EMPTY <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;0x5AA55AA5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value identifying <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> is ready for next character. </p>

</div>
</div>
<a id="gaa822cb398ee022b59e9e6c5d7bbb228a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa822cb398ee022b59e9e6c5d7bbb228a">&#9670;&nbsp;</a></span>ITM_RXBUFFER_EMPTY <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;0x5AA55AA5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value identifying <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> is ready for next character. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gae61ce9ca5917735325cd93b0fb21dd29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae61ce9ca5917735325cd93b0fb21dd29">&#9670;&nbsp;</a></span>ITM_CheckChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE int32_t ITM_CheckChar </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITM Check Character. </p>
<p>The function checks whether a character is pending for reading in the variable <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>.</p>
<dl class="section return"><dt>Returns</dt><dd>0 No character available. </dd>
<dd>
1 Character available. </dd></dl>

</div>
</div>
<a id="gac3ee2c30a1ac4ed34c8a866a17decd53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3ee2c30a1ac4ed34c8a866a17decd53">&#9670;&nbsp;</a></span>ITM_ReceiveChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE int32_t ITM_ReceiveChar </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITM Receive Character. </p>
<p>The function inputs a character via the external variable <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>.</p>
<dl class="section return"><dt>Returns</dt><dd>Received character. </dd>
<dd>
-1 No character pending. </dd></dl>

</div>
</div>
<a id="gac90a497bd64286b84552c2c553d3419e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac90a497bd64286b84552c2c553d3419e">&#9670;&nbsp;</a></span>ITM_SendChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t ITM_SendChar </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ch</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITM Send Character. </p>
<p>The function transmits a character via the ITM channel 0, and </p><ul>
<li>Just returns when no debugger is connected that has booked the output. </li>
<li>Is blocking when a debugger is connected, but the previous character sent has not been transmitted.</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ch</td><td>Character to transmit.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Character to transmit. </dd></dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gac8a6a13838a897c8d0b8bc991bbaf7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a13838a897c8d0b8bc991bbaf7c1">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0..26 Reserved <br  />
 </p>

</div>
</div>
<a id="gac8a6a13838a897c8d0b8bc991bbaf7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a13838a897c8d0b8bc991bbaf7c1">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 9..31 Reserved <br  />
 </p>

</div>
</div>
<a id="gac8a6a13838a897c8d0b8bc991bbaf7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a13838a897c8d0b8bc991bbaf7c1">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 9..23 Reserved <br  />
 </p>

</div>
</div>
<a id="gac8a6a13838a897c8d0b8bc991bbaf7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a13838a897c8d0b8bc991bbaf7c1">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0..15 Reserved <br  />
 </p>

</div>
</div>
<a id="gac8a6a13838a897c8d0b8bc991bbaf7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a13838a897c8d0b8bc991bbaf7c1">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 9..31 Reserved <br  />
 </p>

</div>
</div>
<a id="gac8a6a13838a897c8d0b8bc991bbaf7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a13838a897c8d0b8bc991bbaf7c1">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 3..31 Reserved <br  />
 </p>

</div>
</div>
<a id="gac8a6a13838a897c8d0b8bc991bbaf7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a13838a897c8d0b8bc991bbaf7c1">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 9..15 Reserved <br  />
 </p>

</div>
</div>
<a id="gac8a6a13838a897c8d0b8bc991bbaf7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a13838a897c8d0b8bc991bbaf7c1">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 3..31 Reserved <br  />
 </p>

</div>
</div>
<a id="ga959a73d8faee56599b7e792a7c5a2d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga959a73d8faee56599b7e792a7c5a2d16">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 20..26 Reserved <br  />
 </p>

</div>
</div>
<a id="ga959a73d8faee56599b7e792a7c5a2d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga959a73d8faee56599b7e792a7c5a2d16">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 20..26 Reserved <br  />
 </p>

</div>
</div>
<a id="ga959a73d8faee56599b7e792a7c5a2d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga959a73d8faee56599b7e792a7c5a2d16">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 20..23 Reserved <br  />
 </p>

</div>
</div>
<a id="ga959a73d8faee56599b7e792a7c5a2d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga959a73d8faee56599b7e792a7c5a2d16">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 20..23 Reserved <br  />
 </p>

</div>
</div>
<a id="ga4bdbe4ff58983d940ca72d8733feaedd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bdbe4ff58983d940ca72d8733feaedd">&#9670;&nbsp;</a></span>ACPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register </p>

</div>
</div>
<a id="ga9a73f00a0223775caeb09c5c6abb3087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a73f00a0223775caeb09c5c6abb3087">&#9670;&nbsp;</a></span>ACTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACTLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) Auxiliary Control Register <br  />
 </p>

</div>
</div>
<a id="ga5c0e2e1c7195d4dc09a5ca077c596318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c0e2e1c7195d4dc09a5ca077c596318">&#9670;&nbsp;</a></span>ADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04C (R/ ) Auxiliary Feature Register <br  />
 </p>

</div>
</div>
<a id="gab9176079ea223dd8902589da91af63a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9176079ea223dd8902589da91af63a2">&#9670;&nbsp;</a></span>AFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x03C (R/W) Auxiliary Fault Status Register <br  />
 </p>

</div>
</div>
<a id="gaebefeb6e08b9352dd3007ab5fd69e82f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebefeb6e08b9352dd3007ab5fd69e82f">&#9670;&nbsp;</a></span>b <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access <br  />
 </p>

</div>
</div>
<a id="ga2e72aff2ccc3b26798caef5e5a3387ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e72aff2ccc3b26798caef5e5a3387ea">&#9670;&nbsp;</a></span>b <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access <br  />
 </p>

</div>
</div>
<a id="gaef3c33fac78a7b8a4bfdb41f28b74299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef3c33fac78a7b8a4bfdb41f28b74299">&#9670;&nbsp;</a></span>b <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access <br  />
 </p>

</div>
</div>
<a id="ga00851734f9545a0a7e7a328226a3f5cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00851734f9545a0a7e7a328226a3f5cc">&#9670;&nbsp;</a></span>b <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access <br  />
 </p>

</div>
</div>
<a id="ga4adb8021a7ef1568e93a46d0325de738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4adb8021a7ef1568e93a46d0325de738">&#9670;&nbsp;</a></span>b <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access <br  />
 </p>

</div>
</div>
<a id="ga75e65979c5e495541e12945e4ba1baa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75e65979c5e495541e12945e4ba1baa2">&#9670;&nbsp;</a></span>b <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access <br  />
 </p>

</div>
</div>
<a id="ga331a60b885f4c78da7ca570384d4fdce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga331a60b885f4c78da7ca570384d4fdce">&#9670;&nbsp;</a></span>b <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access <br  />
 </p>

</div>
</div>
<a id="ga839870b8be70ac6687709b46cc1a4281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga839870b8be70ac6687709b46cc1a4281">&#9670;&nbsp;</a></span>b <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access <br  />
 </p>

</div>
</div>
<a id="gad49f99b1c83dcab356579af171bfa475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad49f99b1c83dcab356579af171bfa475">&#9670;&nbsp;</a></span>BFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x038 (R/W) BusFault Address Register <br  />
 </p>

</div>
</div>
<a id="ga7a1caf92f32fe9ebd8d1fe89b06c7776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1caf92f32fe9ebd8d1fe89b06c7776">&#9670;&nbsp;</a></span>C <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 29 Carry condition code flag <br  />
 </p>

</div>
</div>
<a id="ga7a1caf92f32fe9ebd8d1fe89b06c7776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1caf92f32fe9ebd8d1fe89b06c7776">&#9670;&nbsp;</a></span>C <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 29 Carry condition code flag <br  />
 </p>

</div>
</div>
<a id="ga7a1caf92f32fe9ebd8d1fe89b06c7776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1caf92f32fe9ebd8d1fe89b06c7776">&#9670;&nbsp;</a></span>C <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 29 Carry condition code flag <br  />
 </p>

</div>
</div>
<a id="ga7a1caf92f32fe9ebd8d1fe89b06c7776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1caf92f32fe9ebd8d1fe89b06c7776">&#9670;&nbsp;</a></span>C <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 29 Carry condition code flag <br  />
 </p>

</div>
</div>
<a id="gae6b1e9cde3f94195206c016214cf3936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6b1e9cde3f94195206c016214cf3936">&#9670;&nbsp;</a></span>CFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x028 (R/W) Configurable Fault Status Register <br  />
 </p>

</div>
</div>
<a id="gad613e91338bb994bde578b1a2fcbc1ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad613e91338bb994bde578b1a2fcbc1ec">&#9670;&nbsp;</a></span>CID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 </p>

</div>
</div>
<a id="ga67f499e16728f744c73dad3784d898d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67f499e16728f744c73dad3784d898d7">&#9670;&nbsp;</a></span>CID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 </p>

</div>
</div>
<a id="gab36bf4236041f727b3e5cf2cfaa2aa04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab36bf4236041f727b3e5cf2cfaa2aa04">&#9670;&nbsp;</a></span>CID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 </p>

</div>
</div>
<a id="gacb2fedfd1da6ff2a57d25fec513ffe25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb2fedfd1da6ff2a57d25fec513ffe25">&#9670;&nbsp;</a></span>CID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFFC (R/ ) ITM Component Identification Register #3 </p>

</div>
</div>
<a id="ga9c887c45efeb6fef9b6a9ab5bc490f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c887c45efeb6fef9b6a9ab5bc490f62">&#9670;&nbsp;</a></span>CLAIMCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLAIMCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFA4 (R/W) Claim tag clear </p>

</div>
</div>
<a id="ga72a4fb10cf406fa6af1740e3bf6c2e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72a4fb10cf406fa6af1740e3bf6c2e41">&#9670;&nbsp;</a></span>CLAIMSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLAIMSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFA0 (R/W) Claim tag set </p>

</div>
</div>
<a id="ga00be2e0bf3e38ab6f33f8349d9e7a200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00be2e0bf3e38ab6f33f8349d9e7a200">&#9670;&nbsp;</a></span>COMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x020 (R/W) Comparator Register 0 <br  />
 </p>

</div>
</div>
<a id="ga711f336367372393a5f874e5c46e2b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga711f336367372393a5f874e5c46e2b95">&#9670;&nbsp;</a></span>COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x030 (R/W) Comparator Register 1 <br  />
 </p>

</div>
</div>
<a id="ga5f159cd97def70baad2faa8d250bb86a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f159cd97def70baad2faa8d250bb86a">&#9670;&nbsp;</a></span>COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x040 (R/W) Comparator Register 2 <br  />
 </p>

</div>
</div>
<a id="ga923d50abd92dbc50ef2983770489eafd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga923d50abd92dbc50ef2983770489eafd">&#9670;&nbsp;</a></span>COMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x050 (R/W) Comparator Register 3 <br  />
 </p>

</div>
</div>
<a id="gacccaf5688449c8253e9952ddc2161528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacccaf5688449c8253e9952ddc2161528">&#9670;&nbsp;</a></span>CPACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x088 (R/W) Coprocessor Access Control Register <br  />
 </p>

</div>
</div>
<a id="ga49a1dced8d644fa6f4128570f102212e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49a1dced8d644fa6f4128570f102212e">&#9670;&nbsp;</a></span>CPICNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPICNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) CPI Count Register <br  />
 </p>

</div>
</div>
<a id="ga473c1ca66cec890b536d9c9a13a2d8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga473c1ca66cec890b536d9c9a13a2d8c2">&#9670;&nbsp;</a></span>CSPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) Current Parallel Port Size Register </p>

</div>
</div>
<a id="ga15fc8d35f045f329b80c544bef35ff64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15fc8d35f045f329b80c544bef35ff64">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) Control Register <br  />
 </p>

</div>
</div>
<a id="gacf6d1c3e5f5cef92986fd9cfae5c7224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf6d1c3e5f5cef92986fd9cfae5c7224">&#9670;&nbsp;</a></span>CYCCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CYCCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) Cycle Count Register <br  />
 </p>

</div>
</div>
<a id="ga5bcffe99d1d5471d5e5befbc6272ebf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bcffe99d1d5471d5e5befbc6272ebf0">&#9670;&nbsp;</a></span>DCRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCRDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) Debug Core Register Data Register <br  />
 </p>

</div>
</div>
<a id="ga7b49cb58573da77cc8a83a1b21262180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b49cb58573da77cc8a83a1b21262180">&#9670;&nbsp;</a></span>DCRSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t DCRSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 ( /W) Debug Core Register Selector Register <br  />
 </p>

</div>
</div>
<a id="ga6cdfc0a6ce3e988cc02c2d6e8107d193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cdfc0a6ce3e988cc02c2d6e8107d193">&#9670;&nbsp;</a></span>DEMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DEMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/W) Debug Exception and Monitor Control Register </p>

</div>
</div>
<a id="gac427ef592ac98a4e2d4b04d76ce02a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac427ef592ac98a4e2d4b04d76ce02a4e">&#9670;&nbsp;</a></span>DEVID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DEVID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFC8 (R/ ) TPIU_DEVID </p>

</div>
</div>
<a id="ga67888dcdd12f305556012ba4c39cea19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67888dcdd12f305556012ba4c39cea19">&#9670;&nbsp;</a></span>DEVTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DEVTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFCC (R/ ) TPIU_DEVTYPE </p>

</div>
</div>
<a id="ga1b9a71780ae327f1f337a2176b777618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b9a71780ae327f1f337a2176b777618">&#9670;&nbsp;</a></span>DFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x048 (R/ ) Debug Feature Register <br  />
 </p>

</div>
</div>
<a id="ga415598d9009bb3ffe9f35e03e5a386fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga415598d9009bb3ffe9f35e03e5a386fe">&#9670;&nbsp;</a></span>DFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x030 (R/W) Debug Fault Status Register <br  />
 </p>

</div>
</div>
<a id="ga39bc5e68dc6071187fbe2348891eabfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39bc5e68dc6071187fbe2348891eabfa">&#9670;&nbsp;</a></span>DHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) Debug Halting Control and Status Register <br  />
 </p>

</div>
</div>
<a id="gae6edad4ef9f92b3ce206dac61621871a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6edad4ef9f92b3ce206dac61621871a">&#9670;&nbsp;</a></span>EXCCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXCCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/W) Exception Overhead Count Register <br  />
 </p>

</div>
</div>
<a id="ga511d496d51cf81ccef6e97fd1d5abe31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga511d496d51cf81ccef6e97fd1d5abe31">&#9670;&nbsp;</a></span>FFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x304 (R/W) Formatter and Flush Control Register </p>

</div>
</div>
<a id="gab1bcdedfb12eaebecde53a7add7f9f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1bcdedfb12eaebecde53a7add7f9f84">&#9670;&nbsp;</a></span>FFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x300 (R/ ) Formatter and Flush Status Register </p>

</div>
</div>
<a id="gafaaebd439123255be4d82536f8bda272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaaebd439123255be4d82536f8bda272">&#9670;&nbsp;</a></span>FIFO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FIFO0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEEC (R/ ) Integration ETM Data </p>

</div>
</div>
<a id="gaf9289020546ed8dfae56b59506dfb29c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9289020546ed8dfae56b59506dfb29c">&#9670;&nbsp;</a></span>FIFO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FIFO1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEFC (R/ ) Integration ITM Data </p>

</div>
</div>
<a id="ga11e6aebbf2c7bedc29059ff023891b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11e6aebbf2c7bedc29059ff023891b82">&#9670;&nbsp;</a></span>FOLDCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FOLDCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 (R/W) Folded-instruction Count Register <br  />
 </p>

</div>
</div>
<a id="ga2518558c090f60161ba4e718a54ee468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2518558c090f60161ba4e718a54ee468">&#9670;&nbsp;</a></span>FPCA <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FPCA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 2 FP extension active flag <br  />
 </p>

</div>
</div>
<a id="ga2518558c090f60161ba4e718a54ee468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2518558c090f60161ba4e718a54ee468">&#9670;&nbsp;</a></span>FPCA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FPCA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 2 FP extension active flag <br  />
 </p>

</div>
</div>
<a id="ga3030960fcac362026459469bc2ff3178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3030960fcac362026459469bc2ff3178">&#9670;&nbsp;</a></span>FSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x308 (R/ ) Formatter Synchronization Counter Register </p>

</div>
</div>
<a id="ga7eb6189fbcdf2ad9d0d28dad691f3fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eb6189fbcdf2ad9d0d28dad691f3fe8">&#9670;&nbsp;</a></span>FUNCTION0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x028 (R/W) Function Register 0 <br  />
 </p>

</div>
</div>
<a id="gafbea004f9e2860b9f450bcea21eec318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbea004f9e2860b9f450bcea21eec318">&#9670;&nbsp;</a></span>FUNCTION1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x038 (R/W) Function Register 1 <br  />
 </p>

</div>
</div>
<a id="ga93d1f9f928292854f16333500e554c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93d1f9f928292854f16333500e554c41">&#9670;&nbsp;</a></span>FUNCTION2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x048 (R/W) Function Register 2 <br  />
 </p>

</div>
</div>
<a id="gad3bf90012b7b60cd030c54ed0ec0442d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3bf90012b7b60cd030c54ed0ec0442d">&#9670;&nbsp;</a></span>FUNCTION3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x058 (R/W) Function Register 3 <br  />
 </p>

</div>
</div>
<a id="gaa91800ec6e90e457c7a1acd1f2e17099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa91800ec6e90e457c7a1acd1f2e17099">&#9670;&nbsp;</a></span>GE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 16..19 Greater than or Equal flags <br  />
 </p>

</div>
</div>
<a id="gaa91800ec6e90e457c7a1acd1f2e17099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa91800ec6e90e457c7a1acd1f2e17099">&#9670;&nbsp;</a></span>GE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 16..19 Greater than or Equal flags <br  />
 </p>

</div>
</div>
<a id="gaa91800ec6e90e457c7a1acd1f2e17099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa91800ec6e90e457c7a1acd1f2e17099">&#9670;&nbsp;</a></span>GE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 16..19 Greater than or Equal flags <br  />
 </p>

</div>
</div>
<a id="gaa91800ec6e90e457c7a1acd1f2e17099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa91800ec6e90e457c7a1acd1f2e17099">&#9670;&nbsp;</a></span>GE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 16..19 Greater than or Equal flags <br  />
 </p>

</div>
</div>
<a id="ga87aadbc5e1ffb76d755cf13f4721ae71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87aadbc5e1ffb76d755cf13f4721ae71">&#9670;&nbsp;</a></span>HFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x02C (R/W) HardFault Status Register <br  />
 </p>

</div>
</div>
<a id="gab61000be19b0293ea14009224fc34fe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab61000be19b0293ea14009224fc34fe3">&#9670;&nbsp;</a></span>IABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IABR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x200 (R/W) Interrupt Active bit Register <br  />
 </p>

</div>
</div>
<a id="ga5bb2c6795b90f12077534825cc844b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bb2c6795b90f12077534825cc844b56">&#9670;&nbsp;</a></span>ICTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ICTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/ ) Interrupt Controller Type Register <br  />
 </p>

</div>
</div>
<a id="gaa75460116777434aebcd8698b46514cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa75460116777434aebcd8698b46514cd">&#9670;&nbsp;</a></span>IMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xF00 (R/W) ITM Integration Mode Control Register <br  />
 </p>

</div>
</div>
<a id="ga38c377984f751265667317981f101bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38c377984f751265667317981f101bb4">&#9670;&nbsp;</a></span>IP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IP[240]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) </p>

</div>
</div>
<a id="ga5f1859b657556cbeeb743b0da2e71654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f1859b657556cbeeb743b0da2e71654">&#9670;&nbsp;</a></span>IRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEFC (R/ ) ITM Integration Read Register <br  />
 </p>

</div>
</div>
<a id="gabdeaebf965a4ca1dfde816cab85f1156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdeaebf965a4ca1dfde816cab85f1156">&#9670;&nbsp;</a></span>ISAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ISAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x060 (R/ ) Instruction Set Attributes Register <br  />
 </p>

</div>
</div>
<a id="gad502ba7dbb2aab5f87c782b28f02622d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad502ba7dbb2aab5f87c782b28f02622d">&#9670;&nbsp;</a></span>ISR <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0.. 8 Exception number <br  />
 </p>

</div>
</div>
<a id="gad502ba7dbb2aab5f87c782b28f02622d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad502ba7dbb2aab5f87c782b28f02622d">&#9670;&nbsp;</a></span>ISR <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0.. 8 Exception number <br  />
 </p>

</div>
</div>
<a id="gad502ba7dbb2aab5f87c782b28f02622d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad502ba7dbb2aab5f87c782b28f02622d">&#9670;&nbsp;</a></span>ISR <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0.. 8 Exception number <br  />
 </p>

</div>
</div>
<a id="gad502ba7dbb2aab5f87c782b28f02622d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad502ba7dbb2aab5f87c782b28f02622d">&#9670;&nbsp;</a></span>ISR <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0.. 8 Exception number <br  />
 </p>

</div>
</div>
<a id="ga76485660fe8ad98cdc71ddd7cb0ed777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76485660fe8ad98cdc71ddd7cb0ed777">&#9670;&nbsp;</a></span>IT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 25..26 saved IT state (read 0) <br  />
 </p>

</div>
</div>
<a id="ga76485660fe8ad98cdc71ddd7cb0ed777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76485660fe8ad98cdc71ddd7cb0ed777">&#9670;&nbsp;</a></span>IT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 25..26 saved IT state (read 0) <br  />
 </p>

</div>
</div>
<a id="gafa3718bbb523ffb294402f58896592e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa3718bbb523ffb294402f58896592e6">&#9670;&nbsp;</a></span>ITATBCTR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ITATBCTR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEF8 (R/ ) ITATBCTR0 </p>

</div>
</div>
<a id="ga89c5da21240d76e6b873144202deffa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89c5da21240d76e6b873144202deffa3">&#9670;&nbsp;</a></span>ITATBCTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ITATBCTR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEF0 (R/ ) ITATBCTR2 </p>

</div>
</div>
<a id="gad987483f555c0f6034ef24a8840f337d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad987483f555c0f6034ef24a8840f337d">&#9670;&nbsp;</a></span>ITCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ITCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xF00 (R/W) Integration Mode Control </p>

</div>
</div>
<a id="ga12e68e55a7badc271b948d6c7230b2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12e68e55a7badc271b948d6c7230b2a8">&#9670;&nbsp;</a></span>ITM_RxBuffer <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile int32_t ITM_RxBuffer</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External variable to receive characters. <br  />
 </p>

</div>
</div>
<a id="ga12e68e55a7badc271b948d6c7230b2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12e68e55a7badc271b948d6c7230b2a8">&#9670;&nbsp;</a></span>ITM_RxBuffer <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile int32_t ITM_RxBuffer</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External variable to receive characters. <br  />
 </p>

</div>
</div>
<a id="gae13374b53589f16b2fc2c868d779a9c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae13374b53589f16b2fc2c868d779a9c7">&#9670;&nbsp;</a></span>IWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t IWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEF8 ( /W) ITM Integration Write Register <br  />
 </p>

</div>
</div>
<a id="gaa2c0f411bbcc7b7c7a558a964996dc11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2c0f411bbcc7b7c7a558a964996dc11">&#9670;&nbsp;</a></span>LAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFB0 ( /W) ITM Lock Access Register <br  />
 </p>

</div>
</div>
<a id="ga8387dc0dc9f45c8a81cfc98bfff7ae32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8387dc0dc9f45c8a81cfc98bfff7ae32">&#9670;&nbsp;</a></span>LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFB4 (R/ ) ITM Lock Status Register <br  />
 </p>

</div>
</div>
<a id="gab1d62b8e1a69bead9717d5a02f741811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1d62b8e1a69bead9717d5a02f741811">&#9670;&nbsp;</a></span>LSUCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LSUCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 (R/W) LSU Count Register <br  />
 </p>

</div>
</div>
<a id="gab3f06e2cb3a76edc6f3fc90af88671ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3f06e2cb3a76edc6f3fc90af88671ba">&#9670;&nbsp;</a></span>MASK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x024 (R/W) Mask Register 0 <br  />
 </p>

</div>
</div>
<a id="gad55962dd61d94bd029f6927adc48bc31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad55962dd61d94bd029f6927adc48bc31">&#9670;&nbsp;</a></span>MASK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x034 (R/W) Mask Register 1 <br  />
 </p>

</div>
</div>
<a id="ga860e7bcdcf674491835d91189bda3c61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga860e7bcdcf674491835d91189bda3c61">&#9670;&nbsp;</a></span>MASK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x044 (R/W) Mask Register 2 <br  />
 </p>

</div>
</div>
<a id="ga541b20e412d5586312fa4dac4a151660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga541b20e412d5586312fa4dac4a151660">&#9670;&nbsp;</a></span>MASK3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x054 (R/W) Mask Register 3 <br  />
 </p>

</div>
</div>
<a id="ga88820a178974aa7b7927155cee5c47ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88820a178974aa7b7927155cee5c47ed">&#9670;&nbsp;</a></span>MMFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x034 (R/W) MemManage Fault Address Register <br  />
 </p>

</div>
</div>
<a id="ga037095d7dc8c30536cab793e28329c45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga037095d7dc8c30536cab793e28329c45">&#9670;&nbsp;</a></span>MMFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MMFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x050 (R/ ) Memory Model Feature Register <br  />
 </p>

</div>
</div>
<a id="gabae0610bc2a97bbf7f689e953e0b451f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabae0610bc2a97bbf7f689e953e0b451f">&#9670;&nbsp;</a></span>N <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 31 Negative condition code flag <br  />
 </p>

</div>
</div>
<a id="gabae0610bc2a97bbf7f689e953e0b451f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabae0610bc2a97bbf7f689e953e0b451f">&#9670;&nbsp;</a></span>N <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 31 Negative condition code flag <br  />
 </p>

</div>
</div>
<a id="gabae0610bc2a97bbf7f689e953e0b451f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabae0610bc2a97bbf7f689e953e0b451f">&#9670;&nbsp;</a></span>N <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 31 Negative condition code flag <br  />
 </p>

</div>
</div>
<a id="gabae0610bc2a97bbf7f689e953e0b451f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabae0610bc2a97bbf7f689e953e0b451f">&#9670;&nbsp;</a></span>N <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 31 Negative condition code flag <br  />
 </p>

</div>
</div>
<a id="ga2a6e513e8a6bf4e58db169e312172332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a6e513e8a6bf4e58db169e312172332">&#9670;&nbsp;</a></span>nPRIV <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t nPRIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0 Execution privilege in Thread mode </p>

</div>
</div>
<a id="ga2a6e513e8a6bf4e58db169e312172332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a6e513e8a6bf4e58db169e312172332">&#9670;&nbsp;</a></span>nPRIV <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t nPRIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0 Execution privilege in Thread mode </p>

</div>
</div>
<a id="gaccef6b622c8a41342ed32345b0922bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccef6b622c8a41342ed32345b0922bea">&#9670;&nbsp;</a></span>PCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x01C (R/ ) Program Counter Sample Register <br  />
 </p>

</div>
</div>
<a id="ga0c3c74d90886d6f470882c63c0e60bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c3c74d90886d6f470882c63c0e60bfe">&#9670;&nbsp;</a></span>PFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x040 (R/ ) Processor Feature Register <br  />
 </p>

</div>
</div>
<a id="gad6c87ae4ca1aa56b4369a97fca639926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6c87ae4ca1aa56b4369a97fca639926">&#9670;&nbsp;</a></span>PID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 </p>

</div>
</div>
<a id="gae554433b6f6c4733d222bcb2c75ccb39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae554433b6f6c4733d222bcb2c75ccb39">&#9670;&nbsp;</a></span>PID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 </p>

</div>
</div>
<a id="gaf07d9a44e0188d55742f5d6a8752cd2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf07d9a44e0188d55742f5d6a8752cd2c">&#9670;&nbsp;</a></span>PID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 </p>

</div>
</div>
<a id="ga510fcf8ad6966fdfb0767e624b74c64f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga510fcf8ad6966fdfb0767e624b74c64f">&#9670;&nbsp;</a></span>PID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 </p>

</div>
</div>
<a id="gad75960b83ea47a469e6a1406dd9eefa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad75960b83ea47a469e6a1406dd9eefa6">&#9670;&nbsp;</a></span>PID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PID4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 </p>

</div>
</div>
<a id="ga7276a30c464f0b34944b6eb16d3df077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7276a30c464f0b34944b6eb16d3df077">&#9670;&nbsp;</a></span>PID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PID5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 </p>

</div>
</div>
<a id="gae5d83564471b76d88088a949ca67ac9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5d83564471b76d88088a949ca67ac9b">&#9670;&nbsp;</a></span>PID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PID6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 </p>

</div>
</div>
<a id="ga247fae2f4a140d4da5e8a044370dedec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga247fae2f4a140d4da5e8a044370dedec">&#9670;&nbsp;</a></span>PID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PID7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 </p>

</div>
</div>
<a id="gaac185c3215457883396ae15f47be9bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac185c3215457883396ae15f47be9bec">&#9670;&nbsp;</a></span>PORT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O { ... }  PORT[32]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port Registers <br  />
 </p>

</div>
</div>
<a id="ga533c61111d0fb3ff88d13ef4ac36b54b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga533c61111d0fb3ff88d13ef4ac36b54b">&#9670;&nbsp;</a></span>PORT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O { ... }  PORT[32]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port Registers <br  />
 </p>

</div>
</div>
<a id="ga65f27ddc4f7e09c14ce7c5211b2e000a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65f27ddc4f7e09c14ce7c5211b2e000a">&#9670;&nbsp;</a></span>Q <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 27 Saturation condition flag <br  />
 </p>

</div>
</div>
<a id="ga65f27ddc4f7e09c14ce7c5211b2e000a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65f27ddc4f7e09c14ce7c5211b2e000a">&#9670;&nbsp;</a></span>Q <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 27 Saturation condition flag <br  />
 </p>

</div>
</div>
<a id="ga65f27ddc4f7e09c14ce7c5211b2e000a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65f27ddc4f7e09c14ce7c5211b2e000a">&#9670;&nbsp;</a></span>Q <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 27 Saturation condition flag <br  />
 </p>

</div>
</div>
<a id="ga65f27ddc4f7e09c14ce7c5211b2e000a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65f27ddc4f7e09c14ce7c5211b2e000a">&#9670;&nbsp;</a></span>Q <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 27 Saturation condition flag <br  />
 </p>

</div>
</div>
<a id="ga17dc9f83c53cbf7fa249e79a2d2a43f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17dc9f83c53cbf7fa249e79a2d2a43f8">&#9670;&nbsp;</a></span>SHP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SHP[12]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

</div>
</div>
<a id="ga720f3795a53a8d8f275df636fee1aee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga720f3795a53a8d8f275df636fee1aee7">&#9670;&nbsp;</a></span>SLEEPCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SLEEPCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 (R/W) Sleep Count Register <br  />
 </p>

</div>
</div>
<a id="ga102814b254904beb9060757a93fe526c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga102814b254904beb9060757a93fe526c">&#9670;&nbsp;</a></span>SPPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0F0 (R/W) Selected Pin Protocol Register </p>

</div>
</div>
<a id="gae185aac93686ffc78e998a9daf41415b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae185aac93686ffc78e998a9daf41415b">&#9670;&nbsp;</a></span>SPSEL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 1 Stack to be used <br  />
 </p>

</div>
</div>
<a id="gae185aac93686ffc78e998a9daf41415b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae185aac93686ffc78e998a9daf41415b">&#9670;&nbsp;</a></span>SPSEL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 1 Stack to be used <br  />
 </p>

</div>
</div>
<a id="gad6abd8c7878d64e5e8e442de842f9de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6abd8c7878d64e5e8e442de842f9de8">&#9670;&nbsp;</a></span>SSPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/ ) Supported Parallel Port Size Register <br  />
 </p>

</div>
</div>
<a id="ga471c399bb79454dcdfb342a31a5684ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga471c399bb79454dcdfb342a31a5684ae">&#9670;&nbsp;</a></span>STIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t STIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE00 ( /W) Software Trigger Interrupt Register <br  />
 </p>

</div>
</div>
<a id="ga6e1cf12e53a20224f6f62c001d9be972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e1cf12e53a20224f6f62c001d9be972">&#9670;&nbsp;</a></span>T <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t T</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 24 Thumb bit (read 0) <br  />
 </p>

</div>
</div>
<a id="ga6e1cf12e53a20224f6f62c001d9be972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e1cf12e53a20224f6f62c001d9be972">&#9670;&nbsp;</a></span>T <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t T</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 24 Thumb bit (read 0) <br  />
 </p>

</div>
</div>
<a id="gae9dd9282fab299d0cd6e119564688e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9dd9282fab299d0cd6e119564688e53">&#9670;&nbsp;</a></span>TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE80 (R/W) ITM Trace Control Register <br  />
 </p>

</div>
</div>
<a id="ga8ffb3c6b706b03334f6fe37ef5d8b165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ffb3c6b706b03334f6fe37ef5d8b165">&#9670;&nbsp;</a></span>TER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE00 (R/W) ITM Trace Enable Register <br  />
 </p>

</div>
</div>
<a id="ga72bb9b7d61fe3262cd2a6070a7bd5b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72bb9b7d61fe3262cd2a6070a7bd5b69">&#9670;&nbsp;</a></span>TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE40 (R/W) ITM Trace Privilege Register <br  />
 </p>

</div>
</div>
<a id="gaa3adfea70bff38242f8231737a7fa2dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3adfea70bff38242f8231737a7fa2dd">&#9670;&nbsp;</a></span>TRIGGER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TRIGGER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEE8 (R/ ) TRIGGER </p>

</div>
</div>
<a id="gae8d499140220fa6d4eab1da7262bf08e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8d499140220fa6d4eab1da7262bf08e">&#9670;&nbsp;</a></span>u16 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t u16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit <br  />
 </p>

</div>
</div>
<a id="gae8d499140220fa6d4eab1da7262bf08e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8d499140220fa6d4eab1da7262bf08e">&#9670;&nbsp;</a></span>u16 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t u16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit <br  />
 </p>

</div>
</div>
<a id="gae8d499140220fa6d4eab1da7262bf08e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8d499140220fa6d4eab1da7262bf08e">&#9670;&nbsp;</a></span>u16 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t u16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit <br  />
 </p>

</div>
</div>
<a id="gacaf6d0e14a3d4b541c624913b4a1931e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaf6d0e14a3d4b541c624913b4a1931e">&#9670;&nbsp;</a></span>u32 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t u32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit <br  />
 </p>

</div>
</div>
<a id="gacaf6d0e14a3d4b541c624913b4a1931e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaf6d0e14a3d4b541c624913b4a1931e">&#9670;&nbsp;</a></span>u32 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t u32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit <br  />
 </p>

</div>
</div>
<a id="gacaf6d0e14a3d4b541c624913b4a1931e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaf6d0e14a3d4b541c624913b4a1931e">&#9670;&nbsp;</a></span>u32 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t u32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit <br  />
 </p>

</div>
</div>
<a id="ga0374c0b98ab9de6f71fabff7412df832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0374c0b98ab9de6f71fabff7412df832">&#9670;&nbsp;</a></span>u8 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t u8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit <br  />
 </p>

</div>
</div>
<a id="ga0374c0b98ab9de6f71fabff7412df832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0374c0b98ab9de6f71fabff7412df832">&#9670;&nbsp;</a></span>u8 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t u8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit <br  />
 </p>

</div>
</div>
<a id="ga0374c0b98ab9de6f71fabff7412df832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0374c0b98ab9de6f71fabff7412df832">&#9670;&nbsp;</a></span>u8 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t u8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit <br  />
 </p>

</div>
</div>
<a id="gacd4a2b64faee91e4a9eef300667fa222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd4a2b64faee91e4a9eef300667fa222">&#9670;&nbsp;</a></span>V <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 28 Overflow condition code flag <br  />
 </p>

</div>
</div>
<a id="gacd4a2b64faee91e4a9eef300667fa222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd4a2b64faee91e4a9eef300667fa222">&#9670;&nbsp;</a></span>V <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 28 Overflow condition code flag <br  />
 </p>

</div>
</div>
<a id="gacd4a2b64faee91e4a9eef300667fa222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd4a2b64faee91e4a9eef300667fa222">&#9670;&nbsp;</a></span>V <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 28 Overflow condition code flag <br  />
 </p>

</div>
</div>
<a id="gacd4a2b64faee91e4a9eef300667fa222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd4a2b64faee91e4a9eef300667fa222">&#9670;&nbsp;</a></span>V <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 28 Overflow condition code flag <br  />
 </p>

</div>
</div>
<a id="gaaf388a921a016cae590cfcf1e43b1cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf388a921a016cae590cfcf1e43b1cdf">&#9670;&nbsp;</a></span>VTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) Vector Table Offset Register <br  />
 </p>

</div>
</div>
<a id="ga5ae954cbd9986cd64625d7fa00943c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ae954cbd9986cd64625d7fa00943c8e">&#9670;&nbsp;</a></span>Z <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 30 Zero condition code flag <br  />
 </p>

</div>
</div>
<a id="ga5ae954cbd9986cd64625d7fa00943c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ae954cbd9986cd64625d7fa00943c8e">&#9670;&nbsp;</a></span>Z <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 30 Zero condition code flag <br  />
 </p>

</div>
</div>
<a id="ga5ae954cbd9986cd64625d7fa00943c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ae954cbd9986cd64625d7fa00943c8e">&#9670;&nbsp;</a></span>Z <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 30 Zero condition code flag <br  />
 </p>

</div>
</div>
<a id="ga5ae954cbd9986cd64625d7fa00943c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ae954cbd9986cd64625d7fa00943c8e">&#9670;&nbsp;</a></span>Z <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 30 Zero condition code flag <br  />
 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
