$date
	Sat Oct 22 23:17:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#158585
b10 !
1"
#158586
b10 &
b10 %
1$
#158587
0"
#158590
b1 &
1#
b1 %
#158594
b0 &
b0 %
0#
0$
#1092217
b1111 !
1"
#1092218
b1111 &
b1111 %
1$
#1092219
0"
#1092222
b101110 &
b101110 %
#1092226
b10111 &
b10111 %
#1092230
b1000110 &
b1000110 %
#1092234
b100011 &
b100011 %
#1092238
b1101010 &
b1101010 %
#1092242
b110101 &
b110101 %
#1092246
b10100000 &
b10100000 %
#1092250
b1010000 &
b1010000 %
#1092254
b101000 &
b101000 %
#1092258
b10100 &
b10100 %
#1092262
b1010 &
b1010 %
#1092266
b101 &
b101 %
#1092270
b10000 &
b10000 %
#1092274
b1000 &
b1000 %
#1092278
b100 &
b100 %
#1092282
b10 &
b10 %
#1092286
b1 &
1#
b1 %
#1092290
b0 &
b0 %
0#
0$
#2074954
b10101 &
b10101 %
1$
b10101 !
1"
#2074955
0"
#2074958
b1000000 &
b1000000 %
#2074962
b100000 &
b100000 %
#2074966
b10000 &
b10000 %
#2074970
b1000 &
b1000 %
#2074974
b100 &
b100 %
#2074978
b10 &
b10 %
#2074982
b1 &
1#
b1 %
#2074986
b0 &
b0 %
0#
0$
#4500012
