
pio_fifo_out
############




.. rubric:: Entity Declaration:

.. literalinclude:: ../../../../src/io/pio/pio_fifo_out.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 38-55

Source file: `io/pio/pio_fifo_out.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/io/pio/pio_fifo_out.vhdl>`_



