Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: SOURCE.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SOURCE.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SOURCE"
Output Format                      : NGC
Target Device                      : xc6slx25-2-ftg256

---- Source Options
Top Module Name                    : SOURCE
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\zero.vhf" into library work
Parsing entity <OR8_HXILINX_zero>.
Parsing architecture <OR8_HXILINX_zero_V> of entity <or8_hxilinx_zero>.
Parsing entity <zero>.
Parsing architecture <BEHAVIORAL> of entity <zero>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\MUX16bit.vhd" into library work
Parsing entity <MUX16bit>.
Parsing architecture <Behavioral> of entity <mux16bit>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\zero31out.vhd" into library work
Parsing entity <zero31out>.
Parsing architecture <Behavioral> of entity <zero31out>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\XOR32.vhd" into library work
Parsing entity <XOR32>.
Parsing architecture <Behavioral> of entity <xor32>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\sign_ext32.vhd" into library work
Parsing entity <sign_ext32>.
Parsing architecture <Behavioral> of entity <sign_ext32>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\RAM32X32S.vhd" into library work
Parsing entity <RAM32X8S_MXILINX_slave_monitor>.
Parsing architecture <BEHAVIORAL> of entity <ram32x8s_mxilinx_slave_monitor>.
Parsing entity <RAM32X32S>.
Parsing architecture <Behavioral> of entity <ram32x32s>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\OR32.VHD" into library work
Parsing entity <OR32>.
Parsing architecture <Behavioral> of entity <or32>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\NOR32.vhf" into library work
Parsing entity <OR16_HXILINX_NOR32>.
Parsing architecture <OR16_HXILINX_NOR32_V> of entity <or16_hxilinx_nor32>.
Parsing entity <NOR32>.
Parsing architecture <BEHAVIORAL> of entity <nor32>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\myMAC.vhd" into library work
Parsing entity <myMAC>.
Parsing architecture <Behavioral> of entity <mymac>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\MUX5BIT.VHD" into library work
Parsing entity <mux5bit>.
Parsing architecture <Behavioral> of entity <mux5bit>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\MUX32bit.vhd" into library work
Parsing entity <MUX32bit>.
Parsing architecture <Behavioral> of entity <mux32bit>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\FD32RST_V.vhd" into library work
Parsing entity <FD32RST_V>.
Parsing architecture <Behavioral> of entity <fd32rst_v>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\FD32CE.vhf" into library work
Parsing entity <FD16CE_HXILINX_FD32CE>.
Parsing architecture <Behavioral> of entity <fd16ce_hxilinx_fd32ce>.
Parsing entity <FD32CE>.
Parsing architecture <BEHAVIORAL> of entity <fd32ce>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\comp.vhf" into library work
Parsing entity <OR8_HXILINX_comp>.
Parsing architecture <OR8_HXILINX_comp_V> of entity <or8_hxilinx_comp>.
Parsing entity <zero_MUSER_comp>.
Parsing architecture <BEHAVIORAL> of entity <zero_muser_comp>.
Parsing entity <comp>.
Parsing architecture <BEHAVIORAL> of entity <comp>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\BUF6.vhf" into library work
Parsing entity <BUF6>.
Parsing architecture <BEHAVIORAL> of entity <buf6>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\BUF5.vhf" into library work
Parsing entity <BUF5>.
Parsing architecture <BEHAVIORAL> of entity <buf5>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\buf31vhdl.vhd" into library work
Parsing entity <buf31vhdl>.
Parsing architecture <Behavioral> of entity <buf31vhdl>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\BUF16.vhf" into library work
Parsing entity <BUF16>.
Parsing architecture <BEHAVIORAL> of entity <buf16>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\AND32.VHD" into library work
Parsing entity <AND32>.
Parsing architecture <Behavioral> of entity <and32>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\ALUFMUX3.vhf" into library work
Parsing entity <ALUFMUX3>.
Parsing architecture <BEHAVIORAL> of entity <alufmux3>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\ADD_SUB_32.vhf" into library work
Parsing entity <M2_1_HXILINX_ADD_SUB_32>.
Parsing architecture <M2_1_HXILINX_ADD_SUB_32_V> of entity <m2_1_hxilinx_add_sub_32>.
Parsing entity <ADSU16_HXILINX_ADD_SUB_32>.
Parsing architecture <ADSU16_HXILINX_ADD_SUB_32_V> of entity <adsu16_hxilinx_add_sub_32>.
Parsing entity <ADD_SUB_32>.
Parsing architecture <BEHAVIORAL> of entity <add_sub_32>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\shifter.vhf" into library work
Parsing entity <shifter>.
Parsing architecture <BEHAVIORAL> of entity <shifter>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\PC_env.vhf" into library work
Parsing entity <PC_env>.
Parsing architecture <BEHAVIORAL> of entity <pc_env>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\myMACschematic.vhf" into library work
Parsing entity <myMACschematic>.
Parsing architecture <BEHAVIORAL> of entity <mymacschematic>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\myIR.vhf" into library work
Parsing entity <FD16CE_HXILINX_myIR>.
Parsing architecture <Behavioral> of entity <fd16ce_hxilinx_myir>.
Parsing entity <BUF6_MUSER_myIR>.
Parsing architecture <BEHAVIORAL> of entity <buf6_muser_myir>.
Parsing entity <buf5_MUSER_myIR>.
Parsing architecture <BEHAVIORAL> of entity <buf5_muser_myir>.
Parsing entity <buf16_MUSER_myIR>.
Parsing architecture <BEHAVIORAL> of entity <buf16_muser_myir>.
Parsing entity <FD32CE_MUSER_myIR>.
Parsing architecture <BEHAVIORAL> of entity <fd32ce_muser_myir>.
Parsing entity <myIR>.
Parsing architecture <BEHAVIORAL> of entity <myir>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\myGPR.vhf" into library work
Parsing entity <OR16_HXILINX_myGPR>.
Parsing architecture <OR16_HXILINX_myGPR_V> of entity <or16_hxilinx_mygpr>.
Parsing entity <NOR32_MUSER_myGPR>.
Parsing architecture <BEHAVIORAL> of entity <nor32_muser_mygpr>.
Parsing entity <myGPR>.
Parsing architecture <BEHAVIORAL> of entity <mygpr>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\myDLX_state_machine.vhd" into library work
Parsing entity <myDLX_state_machine>.
Parsing architecture <Behavioral> of entity <mydlx_state_machine>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\myALU_device.vhf" into library work
Parsing entity <OR8_HXILINX_myALU_device>.
Parsing architecture <OR8_HXILINX_myALU_device_V> of entity <or8_hxilinx_myalu_device>.
Parsing entity <M2_1_HXILINX_myALU_device>.
Parsing architecture <M2_1_HXILINX_myALU_device_V> of entity <m2_1_hxilinx_myalu_device>.
Parsing entity <ADSU16_HXILINX_myALU_device>.
Parsing architecture <ADSU16_HXILINX_myALU_device_V> of entity <adsu16_hxilinx_myalu_device>.
Parsing entity <zero_MUSER_myALU_device>.
Parsing architecture <BEHAVIORAL> of entity <zero_muser_myalu_device>.
Parsing entity <comp_MUSER_myALU_device>.
Parsing architecture <BEHAVIORAL> of entity <comp_muser_myalu_device>.
Parsing entity <ADD_SUB_32_MUSER_myALU_device>.
Parsing architecture <BEHAVIORAL> of entity <add_sub_32_muser_myalu_device>.
Parsing entity <ALUFMUX3_MUSER_myALU_device>.
Parsing architecture <BEHAVIORAL> of entity <alufmux3_muser_myalu_device>.
Parsing entity <myALU_device>.
Parsing architecture <BEHAVIORAL> of entity <myalu_device>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\MUX4_32bit.vhd" into library work
Parsing entity <MUX4_32bit>.
Parsing architecture <Behavioral> of entity <mux4_32bit>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\MMU.vhd" into library work
Parsing entity <MMU>.
Parsing architecture <Behavioral> of entity <mmu>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\const31.vhd" into library work
Parsing entity <const31>.
Parsing architecture <Behavioral> of entity <const31>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\const1.vhd" into library work
Parsing entity <const1>.
Parsing architecture <Behavioral> of entity <const1>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\const0.vhd" into library work
Parsing entity <const0>.
Parsing architecture <Behavioral> of entity <const0>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\Common.vhd" into library work
Parsing package <CommonPckg>.
Parsing package body <CommonPckg>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\CNT5.VHD" into library work
Parsing entity <cnt5>.
Parsing architecture <Behavioral> of entity <cnt5>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\BUF32.vhf" into library work
Parsing entity <buf16_MUSER_BUF32>.
Parsing architecture <BEHAVIORAL> of entity <buf16_muser_buf32>.
Parsing entity <BUF32>.
Parsing architecture <BEHAVIORAL> of entity <buf32>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\ALU_mux.vhd" into library work
Parsing entity <ALU_mux>.
Parsing architecture <Behavioral> of entity <alu_mux>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SyncToClk.vhd" into library work
Parsing package <SyncToClockPckg>.
Parsing entity <SyncToClock>.
Parsing architecture <arch> of entity <synctoclock>.
Parsing entity <SyncBusToClock>.
Parsing architecture <arch> of entity <syncbustoclock>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\myslv_monitor.vhf" into library work
Parsing entity <buf5_MUSER_myslv_monitor>.
Parsing architecture <BEHAVIORAL> of entity <buf5_muser_myslv_monitor>.
Parsing entity <myslv_monitor>.
Parsing architecture <BEHAVIORAL> of entity <myslv_monitor>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\myLogicAnalyzer.vhf" into library work
Parsing entity <FD8CE_HXILINX_myLogicAnalyzer>.
Parsing architecture <Behavioral> of entity <fd8ce_hxilinx_mylogicanalyzer>.
Parsing entity <myLogicAnalyzer>.
Parsing architecture <BEHAVIORAL> of entity <mylogicanalyzer>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\ID.VHD" into library work
Parsing entity <id>.
Parsing architecture <Behavioral> of entity <id>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\DLXcontrolSchematic.vhf" into library work
Parsing entity <myMACschematic_MUSER_DLXcontrolSchematic>.
Parsing architecture <BEHAVIORAL> of entity <mymacschematic_muser_dlxcontrolschematic>.
Parsing entity <DLXcontrolSchematic>.
Parsing architecture <BEHAVIORAL> of entity <dlxcontrolschematic>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\Data.vhf" into library work
Parsing entity <FD16CE_HXILINX_Data>.
Parsing architecture <Behavioral> of entity <fd16ce_hxilinx_data>.
Parsing entity <OR16_HXILINX_Data>.
Parsing architecture <OR16_HXILINX_Data_V> of entity <or16_hxilinx_data>.
Parsing entity <OR8_HXILINX_Data>.
Parsing architecture <OR8_HXILINX_Data_V> of entity <or8_hxilinx_data>.
Parsing entity <M2_1_HXILINX_Data>.
Parsing architecture <M2_1_HXILINX_Data_V> of entity <m2_1_hxilinx_data>.
Parsing entity <ADSU16_HXILINX_Data>.
Parsing architecture <ADSU16_HXILINX_Data_V> of entity <adsu16_hxilinx_data>.
Parsing entity <zero_MUSER_Data>.
Parsing architecture <BEHAVIORAL> of entity <zero_muser_data>.
Parsing entity <comp_MUSER_Data>.
Parsing architecture <BEHAVIORAL> of entity <comp_muser_data>.
Parsing entity <ADD_SUB_32_MUSER_Data>.
Parsing architecture <BEHAVIORAL> of entity <add_sub_32_muser_data>.
Parsing entity <ALUFMUX3_MUSER_Data>.
Parsing architecture <BEHAVIORAL> of entity <alufmux3_muser_data>.
Parsing entity <myALU_device_MUSER_Data>.
Parsing architecture <BEHAVIORAL> of entity <myalu_device_muser_data>.
Parsing entity <BUF6_MUSER_Data>.
Parsing architecture <BEHAVIORAL> of entity <buf6_muser_data>.
Parsing entity <buf5_MUSER_Data>.
Parsing architecture <BEHAVIORAL> of entity <buf5_muser_data>.
Parsing entity <buf16_MUSER_Data>.
Parsing architecture <BEHAVIORAL> of entity <buf16_muser_data>.
Parsing entity <FD32CE_MUSER_Data>.
Parsing architecture <BEHAVIORAL> of entity <fd32ce_muser_data>.
Parsing entity <myIR_MUSER_Data>.
Parsing architecture <BEHAVIORAL> of entity <myir_muser_data>.
Parsing entity <BUF32_MUSER_Data>.
Parsing architecture <BEHAVIORAL> of entity <buf32_muser_data>.
Parsing entity <NOR32_MUSER_Data>.
Parsing architecture <BEHAVIORAL> of entity <nor32_muser_data>.
Parsing entity <myGPR_MUSER_Data>.
Parsing architecture <BEHAVIORAL> of entity <mygpr_muser_data>.
Parsing entity <shifter_MUSER_Data>.
Parsing architecture <BEHAVIORAL> of entity <shifter_muser_data>.
Parsing entity <PC_env_MUSER_Data>.
Parsing architecture <BEHAVIORAL> of entity <pc_env_muser_data>.
Parsing entity <Data>.
Parsing architecture <BEHAVIORAL> of entity <data>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\sdram_adapter_U.vhd" into library work
Parsing entity <sdram_adapter_U>.
Parsing architecture <Behavioral> of entity <sdram_adapter_u>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" into library work
Parsing package <SdramCntlPckg>.
Parsing entity <SdramCntl_U>.
Parsing architecture <arch> of entity <sdramcntl_u>.
Parsing entity <DualPort>.
Parsing architecture <arch> of entity <dualport>.
Parsing entity <DualPortSdram>.
Parsing architecture <arch> of entity <dualportsdram>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\Interface_Ctrl_U.vhd" into library work
Parsing entity <Interface_Ctrl_U>.
Parsing architecture <Behavioral> of entity <interface_ctrl_u>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\HostIoToDut_U.vhd" into library work
Parsing package <HostIoPckg>.
Parsing entity <BscanToHostIo>.
Parsing architecture <arch> of entity <bscantohostio>.
Parsing entity <HostIoHdrScanner>.
Parsing architecture <arch> of entity <hostiohdrscanner>.
Parsing entity <HostIoToRamCore>.
Parsing architecture <arch> of entity <hostiotoramcore>.
Parsing entity <RamCtrlSync>.
Parsing architecture <arch> of entity <ramctrlsync>.
Parsing entity <HostIoToRam>.
Parsing architecture <arch> of entity <hostiotoram>.
Parsing entity <HostIoToDut_U>.
Parsing architecture <arch> of entity <hostiotodut_u>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\ClkGen_U.vhd" into library work
Parsing package <ClkGenPckg>.
Parsing entity <ClkGen_U>.
Parsing architecture <arch> of entity <clkgen_u>.
Parsing entity <ClkToLogic>.
Parsing architecture <arch> of entity <clktologic>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\Reg32.vhd" into library work
Parsing entity <Reg32>.
Parsing architecture <Behavioral> of entity <reg32>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\monitorslv4C.vhf" into library work
Parsing entity <FD8CE_HXILINX_monitorslv4C>.
Parsing architecture <Behavioral> of entity <fd8ce_hxilinx_monitorslv4c>.
Parsing entity <myLogicAnalyzer_MUSER_monitorslv4C>.
Parsing architecture <BEHAVIORAL> of entity <mylogicanalyzer_muser_monitorslv4c>.
Parsing entity <buf5_MUSER_monitorslv4C>.
Parsing architecture <BEHAVIORAL> of entity <buf5_muser_monitorslv4c>.
Parsing entity <myslv_monitor_MUSER_monitorslv4C>.
Parsing architecture <BEHAVIORAL> of entity <myslv_monitor_muser_monitorslv4c>.
Parsing entity <monitorslv4C>.
Parsing architecture <BEHAVIORAL> of entity <monitorslv4c>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\FULL_DLX.vhf" into library work
Parsing entity <FD16CE_HXILINX_FULL_DLX>.
Parsing architecture <Behavioral> of entity <fd16ce_hxilinx_full_dlx>.
Parsing entity <OR16_HXILINX_FULL_DLX>.
Parsing architecture <OR16_HXILINX_FULL_DLX_V> of entity <or16_hxilinx_full_dlx>.
Parsing entity <OR8_HXILINX_FULL_DLX>.
Parsing architecture <OR8_HXILINX_FULL_DLX_V> of entity <or8_hxilinx_full_dlx>.
Parsing entity <M2_1_HXILINX_FULL_DLX>.
Parsing architecture <M2_1_HXILINX_FULL_DLX_V> of entity <m2_1_hxilinx_full_dlx>.
Parsing entity <ADSU16_HXILINX_FULL_DLX>.
Parsing architecture <ADSU16_HXILINX_FULL_DLX_V> of entity <adsu16_hxilinx_full_dlx>.
Parsing entity <zero_MUSER_FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <zero_muser_full_dlx>.
Parsing entity <comp_MUSER_FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <comp_muser_full_dlx>.
Parsing entity <ADD_SUB_32_MUSER_FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <add_sub_32_muser_full_dlx>.
Parsing entity <ALUFMUX3_MUSER_FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <alufmux3_muser_full_dlx>.
Parsing entity <myALU_device_MUSER_FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <myalu_device_muser_full_dlx>.
Parsing entity <BUF6_MUSER_FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <buf6_muser_full_dlx>.
Parsing entity <buf5_MUSER_FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <buf5_muser_full_dlx>.
Parsing entity <buf16_MUSER_FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <buf16_muser_full_dlx>.
Parsing entity <FD32CE_MUSER_FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <fd32ce_muser_full_dlx>.
Parsing entity <myIR_MUSER_FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <myir_muser_full_dlx>.
Parsing entity <BUF32_MUSER_FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <buf32_muser_full_dlx>.
Parsing entity <NOR32_MUSER_FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <nor32_muser_full_dlx>.
Parsing entity <myGPR_MUSER_FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <mygpr_muser_full_dlx>.
Parsing entity <shifter_MUSER_FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <shifter_muser_full_dlx>.
Parsing entity <PC_env_MUSER_FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <pc_env_muser_full_dlx>.
Parsing entity <Data_MUSER_FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <data_muser_full_dlx>.
Parsing entity <myMACschematic_MUSER_FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <mymacschematic_muser_full_dlx>.
Parsing entity <DLXcontrolSchematic_MUSER_FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <dlxcontrolschematic_muser_full_dlx>.
Parsing entity <FULL_DLX>.
Parsing architecture <BEHAVIORAL> of entity <full_dlx>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\IO_LOGIC_U.vhd" into library work
Parsing entity <Sync_U>.
Parsing architecture <BEHAVIORAL> of entity <sync_u>.
Parsing entity <IO_LOGIC_U>.
Parsing architecture <BEHAVIORAL> of entity <io_logic_u>.
Parsing VHDL file "D:\Study\Project\Final_material\Lab_base\SOURCE\SOURCE.vhf" into library work
Parsing entity <FD16CE_HXILINX_SOURCE>.
Parsing architecture <Behavioral> of entity <fd16ce_hxilinx_source>.
Parsing entity <FD8CE_HXILINX_SOURCE>.
Parsing architecture <Behavioral> of entity <fd8ce_hxilinx_source>.
Parsing entity <OR16_HXILINX_SOURCE>.
Parsing architecture <OR16_HXILINX_SOURCE_V> of entity <or16_hxilinx_source>.
Parsing entity <OR8_HXILINX_SOURCE>.
Parsing architecture <OR8_HXILINX_SOURCE_V> of entity <or8_hxilinx_source>.
Parsing entity <M2_1_HXILINX_SOURCE>.
Parsing architecture <M2_1_HXILINX_SOURCE_V> of entity <m2_1_hxilinx_source>.
Parsing entity <ADSU16_HXILINX_SOURCE>.
Parsing architecture <ADSU16_HXILINX_SOURCE_V> of entity <adsu16_hxilinx_source>.
Parsing entity <zero_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <zero_muser_source>.
Parsing entity <comp_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <comp_muser_source>.
Parsing entity <ADD_SUB_32_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <add_sub_32_muser_source>.
Parsing entity <ALUFMUX3_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <alufmux3_muser_source>.
Parsing entity <myALU_device_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <myalu_device_muser_source>.
Parsing entity <BUF6_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <buf6_muser_source>.
Parsing entity <buf5_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <buf5_muser_source>.
Parsing entity <buf16_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <buf16_muser_source>.
Parsing entity <FD32CE_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <fd32ce_muser_source>.
Parsing entity <myIR_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <myir_muser_source>.
Parsing entity <BUF32_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <buf32_muser_source>.
Parsing entity <NOR32_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <nor32_muser_source>.
Parsing entity <myGPR_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <mygpr_muser_source>.
Parsing entity <shifter_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <shifter_muser_source>.
Parsing entity <PC_env_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <pc_env_muser_source>.
Parsing entity <Data_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <data_muser_source>.
Parsing entity <myMACschematic_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <mymacschematic_muser_source>.
Parsing entity <DLXcontrolSchematic_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <dlxcontrolschematic_muser_source>.
Parsing entity <FULL_DLX_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <full_dlx_muser_source>.
Parsing entity <myLogicAnalyzer_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <mylogicanalyzer_muser_source>.
Parsing entity <myslv_monitor_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <myslv_monitor_muser_source>.
Parsing entity <monitorslv4C_MUSER_SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <monitorslv4c_muser_source>.
Parsing entity <SOURCE>.
Parsing architecture <BEHAVIORAL> of entity <source>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <monitorslv4C_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <myLogicAnalyzer_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <RAM32X32S> (architecture <Behavioral>) from library <work>.

Elaborating entity <RAM32X8S_MXILINX_slave_monitor> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <mux5bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <cnt5> (architecture <Behavioral>) from library <work>.

Elaborating entity <FD8CE_HXILINX_SOURCE> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "D:\Study\Project\Final_material\Lab_base\SOURCE\SOURCE.vhf" Line 2469: Net <cnt[7]> does not have a driver.

Elaborating entity <myslv_monitor_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <buf5_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <MUX4_32bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <id> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "D:\Study\Project\Final_material\Lab_base\SOURCE\SOURCE.vhf" Line 2737: Net <input2[31]> does not have a driver.

Elaborating entity <Reg32> (architecture <Behavioral>) from library <work>.

Elaborating entity <FULL_DLX_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <DLXcontrolSchematic_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <myMACschematic_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <myMAC> (architecture <Behavioral>) from library <work>.

Elaborating entity <myDLX_state_machine> (architecture <Behavioral>) from library <work>.

Elaborating entity <Data_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FD32CE_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FD16CE_HXILINX_SOURCE> (architecture <Behavioral>) from library <work>.

Elaborating entity <PC_env_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FD32RST_V> (architecture <Behavioral>) from library <work>.

Elaborating entity <const0> (architecture <Behavioral>) from library <work>.

Elaborating entity <const1> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU_mux> (architecture <Behavioral>) from library <work>.

Elaborating entity <const31> (architecture <Behavioral>) from library <work>.

Elaborating entity <shifter_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <MUX32bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <buf31vhdl> (architecture <Behavioral>) from library <work>.

Elaborating entity <myGPR_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <NOR32_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <OR16_HXILINX_SOURCE> (architecture <OR16_HXILINX_SOURCE_V>) from library <work>.

Elaborating entity <MMU> (architecture <Behavioral>) from library <work>.

Elaborating entity <BUF32_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <buf16_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <myIR_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <BUF6_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <sign_ext32> (architecture <Behavioral>) from library <work>.

Elaborating entity <myALU_device_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <OR32> (architecture <Behavioral>) from library <work>.

Elaborating entity <AND32> (architecture <Behavioral>) from library <work>.

Elaborating entity <XOR32> (architecture <Behavioral>) from library <work>.

Elaborating entity <comp_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <zero_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <OR8_HXILINX_SOURCE> (architecture <OR8_HXILINX_SOURCE_V>) from library <work>.

Elaborating entity <zero31out> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALUFMUX3_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ADD_SUB_32_MUSER_SOURCE> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1_HXILINX_SOURCE> (architecture <M2_1_HXILINX_SOURCE_V>) from library <work>.
INFO:HDLCompiler:679 - "D:\Study\Project\Final_material\Lab_base\SOURCE\SOURCE.vhf" Line 172. Case statement is complete. others clause is never selected

Elaborating entity <MUX16bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <ADSU16_HXILINX_SOURCE> (architecture <ADSU16_HXILINX_SOURCE_V>) from library <work>.

Elaborating entity <IO_LOGIC_U> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ClkGen_U> (architecture <arch>) with generics from library <work>.

Elaborating entity <ClkToLogic> (architecture <arch>) from library <work>.

Elaborating entity <HostIoToDut_U> (architecture <arch>) with generics from library <work>.

Elaborating entity <BscanToHostIo> (architecture <arch>) with generics from library <work>.

Elaborating entity <HostIoHdrScanner> (architecture <arch>) with generics from library <work>.

Elaborating entity <Interface_Ctrl_U> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\Interface_Ctrl_U.vhd" Line 242: reset_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\Interface_Ctrl_U.vhd" Line 243: ready_clk_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\Interface_Ctrl_U.vhd" Line 250: address_in_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\Interface_Ctrl_U.vhd" Line 251: data_in_s should be on the sensitivity list of the process

Elaborating entity <sdram_adapter_U> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\sdram_adapter_U.vhd" Line 107. Case statement is complete. others clause is never selected

Elaborating entity <Sync_U> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <RamCtrlSync> (architecture <arch>) from library <work>.

Elaborating entity <SyncToClock> (architecture <arch>) from library <work>.

Elaborating entity <SdramCntl_U> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 436: ba_x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 460: rdinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 493: bank_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 636: activateinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 650: ba_x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 652: doactivate_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 654: activateinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 658: bankindex_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 664: rdinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 679: ba_x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 681: doactivate_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 683: activateinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 687: bankindex_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 691: rdinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 707: doselfrfsh_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 709: activateinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 731: row_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 732: bank_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 733: row_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 734: bankindex_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 754: doselfrfsh_s should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "D:\Study\Project\Final_material\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 771. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Summary:
	no macro.
Unit <SOURCE> synthesized.

Synthesizing Unit <monitorslv4C_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
WARNING:Xst:653 - Signal <input2<31:16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <monitorslv4C_MUSER_SOURCE> synthesized.

Synthesizing Unit <myLogicAnalyzer_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Set property "HU_SET = XLXI_4_66" for instance <XLXI_4>.
WARNING:Xst:653 - Signal <cnt<7:5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <myLogicAnalyzer_MUSER_SOURCE> synthesized.

Synthesizing Unit <RAM32X32S>.
    Related source file is "d:/study/project/final_material/lab_base/source/ram32x32s.vhd".
    Summary:
	no macro.
Unit <RAM32X32S> synthesized.

Synthesizing Unit <RAM32X8S_MXILINX_slave_monitor>.
    Related source file is "d:/study/project/final_material/lab_base/source/ram32x32s.vhd".
    Set property "INIT = 00000000" for instance <O0>.
    Set property "INIT = 00000000" for instance <O1>.
    Set property "INIT = 00000000" for instance <O2>.
    Set property "INIT = 00000000" for instance <O3>.
    Set property "INIT = 00000000" for instance <O4>.
    Set property "INIT = 00000000" for instance <O5>.
    Set property "INIT = 00000000" for instance <O6>.
    Set property "INIT = 00000000" for instance <O7>.
    Summary:
	no macro.
Unit <RAM32X8S_MXILINX_slave_monitor> synthesized.

Synthesizing Unit <mux5bit>.
    Related source file is "d:/study/project/final_material/lab_base/source/mux5bit.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux5bit> synthesized.

Synthesizing Unit <cnt5>.
    Related source file is "d:/study/project/final_material/lab_base/source/cnt5.vhd".
    Found 5-bit register for signal <cnt_s>.
    Found 5-bit adder for signal <cnt_s[4]_GND_13_o_add_0_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <cnt5> synthesized.

Synthesizing Unit <FD8CE_HXILINX_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FD8CE_HXILINX_SOURCE> synthesized.

Synthesizing Unit <myslv_monitor_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Summary:
	no macro.
Unit <myslv_monitor_MUSER_SOURCE> synthesized.

Synthesizing Unit <buf5_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Summary:
	no macro.
Unit <buf5_MUSER_SOURCE> synthesized.

Synthesizing Unit <MUX4_32bit>.
    Related source file is "d:/study/project/final_material/lab_base/source/mux4_32bit.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <O> created at line 17.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4_32bit> synthesized.

Synthesizing Unit <id>.
    Related source file is "d:/study/project/final_material/lab_base/source/id.vhd".
    Summary:
	no macro.
Unit <id> synthesized.

Synthesizing Unit <Reg32>.
    Related source file is "d:/study/project/final_material/lab_base/source/reg32.vhd".
    Found 32-bit register for signal <Data_o>.
    Found 1-bit register for signal <ACK_N_o>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <Reg32> synthesized.

Synthesizing Unit <FULL_DLX_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
INFO:Xst:3210 - "d:/study/project/final_material/lab_base/source/source.vhf" line 2373: Output port <MAC_STOP> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/study/project/final_material/lab_base/source/source.vhf" line 2373: Output port <right> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <FULL_DLX_MUSER_SOURCE> synthesized.

Synthesizing Unit <DLXcontrolSchematic_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
INFO:Xst:3210 - "d:/study/project/final_material/lab_base/source/source.vhf" line 2116: Output port <req> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DLXcontrolSchematic_MUSER_SOURCE> synthesized.

Synthesizing Unit <myMACschematic_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Summary:
	no macro.
Unit <myMACschematic_MUSER_SOURCE> synthesized.

Synthesizing Unit <myMAC>.
    Related source file is "d:/study/project/final_material/lab_base/source/mymac.vhd".
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <myMAC> synthesized.

Synthesizing Unit <myDLX_state_machine>.
    Related source file is "d:/study/project/final_material/lab_base/source/mydlx_state_machine.vhd".
WARNING:Xst:647 - Input <opcode<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <func<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <right> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 5-bit register for signal <current_state>.
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 20                                             |
    | Transitions        | 48                                             |
    | Inputs             | 13                                             |
    | Outputs            | 24                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <myDLX_state_machine> synthesized.

Synthesizing Unit <Data_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
INFO:Xst:3210 - "d:/study/project/final_material/lab_base/source/source.vhf" line 1837: Output port <ALU_OVF> of the instance <XLXI_136> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Data_MUSER_SOURCE> synthesized.

Synthesizing Unit <FD32CE_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Set property "HU_SET = XLXI_3_62" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_6_63" for instance <XLXI_6>.
    Summary:
	no macro.
Unit <FD32CE_MUSER_SOURCE> synthesized.

Synthesizing Unit <FD16CE_HXILINX_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <FD16CE_HXILINX_SOURCE> synthesized.

Synthesizing Unit <PC_env_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Summary:
	no macro.
Unit <PC_env_MUSER_SOURCE> synthesized.

Synthesizing Unit <FD32RST_V>.
    Related source file is "d:/study/project/final_material/lab_base/source/fd32rst_v.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <FD32RST_V> synthesized.

Synthesizing Unit <const0>.
    Related source file is "d:/study/project/final_material/lab_base/source/const0.vhd".
    Summary:
	no macro.
Unit <const0> synthesized.

Synthesizing Unit <const1>.
    Related source file is "d:/study/project/final_material/lab_base/source/const1.vhd".
    Summary:
	no macro.
Unit <const1> synthesized.

Synthesizing Unit <ALU_mux>.
    Related source file is "d:/study/project/final_material/lab_base/source/alu_mux.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <ALU_mux> synthesized.

Synthesizing Unit <const31>.
    Related source file is "d:/study/project/final_material/lab_base/source/const31.vhd".
    Summary:
	no macro.
Unit <const31> synthesized.

Synthesizing Unit <shifter_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Summary:
	no macro.
Unit <shifter_MUSER_SOURCE> synthesized.

Synthesizing Unit <MUX32bit>.
    Related source file is "d:/study/project/final_material/lab_base/source/mux32bit.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX32bit> synthesized.

Synthesizing Unit <buf31vhdl>.
    Related source file is "d:/study/project/final_material/lab_base/source/buf31vhdl.vhd".
    Summary:
	no macro.
Unit <buf31vhdl> synthesized.

Synthesizing Unit <myGPR_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Summary:
	no macro.
Unit <myGPR_MUSER_SOURCE> synthesized.

Synthesizing Unit <NOR32_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Set property "HU_SET = XLXI_3_64" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_65" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <NOR32_MUSER_SOURCE> synthesized.

Synthesizing Unit <OR16_HXILINX_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Summary:
	no macro.
Unit <OR16_HXILINX_SOURCE> synthesized.

Synthesizing Unit <MMU>.
    Related source file is "d:/study/project/final_material/lab_base/source/mmu.vhd".
WARNING:Xst:647 - Input <AO_in<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <MMU> synthesized.

Synthesizing Unit <BUF32_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Summary:
	no macro.
Unit <BUF32_MUSER_SOURCE> synthesized.

Synthesizing Unit <buf16_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Summary:
	no macro.
Unit <buf16_MUSER_SOURCE> synthesized.

Synthesizing Unit <myIR_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Summary:
	no macro.
Unit <myIR_MUSER_SOURCE> synthesized.

Synthesizing Unit <BUF6_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Summary:
	no macro.
Unit <BUF6_MUSER_SOURCE> synthesized.

Synthesizing Unit <sign_ext32>.
    Related source file is "d:/study/project/final_material/lab_base/source/sign_ext32.vhd".
    Summary:
	no macro.
Unit <sign_ext32> synthesized.

Synthesizing Unit <myALU_device_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Summary:
	no macro.
Unit <myALU_device_MUSER_SOURCE> synthesized.

Synthesizing Unit <OR32>.
    Related source file is "d:/study/project/final_material/lab_base/source/or32.vhd".
    Summary:
	no macro.
Unit <OR32> synthesized.

Synthesizing Unit <AND32>.
    Related source file is "d:/study/project/final_material/lab_base/source/and32.vhd".
    Summary:
	no macro.
Unit <AND32> synthesized.

Synthesizing Unit <XOR32>.
    Related source file is "d:/study/project/final_material/lab_base/source/xor32.vhd".
    Summary:
Unit <XOR32> synthesized.

Synthesizing Unit <comp_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Summary:
	no macro.
Unit <comp_MUSER_SOURCE> synthesized.

Synthesizing Unit <zero_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Set property "HU_SET = XLXI_13_53" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_14_54" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_15_55" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_16_56" for instance <XLXI_16>.
    Summary:
	no macro.
Unit <zero_MUSER_SOURCE> synthesized.

Synthesizing Unit <OR8_HXILINX_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Summary:
	no macro.
Unit <OR8_HXILINX_SOURCE> synthesized.

Synthesizing Unit <zero31out>.
    Related source file is "d:/study/project/final_material/lab_base/source/zero31out.vhd".
    Summary:
	no macro.
Unit <zero31out> synthesized.

Synthesizing Unit <ALUFMUX3_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Summary:
	no macro.
Unit <ALUFMUX3_MUSER_SOURCE> synthesized.

Synthesizing Unit <ADD_SUB_32_MUSER_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Set property "HU_SET = XLXI_15_61" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_26_57" for instance <XLXI_26>.
    Set property "HU_SET = XLXI_27_58" for instance <XLXI_27>.
    Set property "HU_SET = XLXI_33_59" for instance <XLXI_33>.
    Set property "HU_SET = XLXI_37_60" for instance <XLXI_37>.
INFO:Xst:3210 - "d:/study/project/final_material/lab_base/source/source.vhf" line 546: Output port <OFL> of the instance <XLXI_37> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ADD_SUB_32_MUSER_SOURCE> synthesized.

Synthesizing Unit <M2_1_HXILINX_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_SOURCE> synthesized.

Synthesizing Unit <MUX16bit>.
    Related source file is "d:/study/project/final_material/lab_base/source/mux16bit.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX16bit> synthesized.

Synthesizing Unit <ADSU16_HXILINX_SOURCE>.
    Related source file is "d:/study/project/final_material/lab_base/source/source.vhf".
    Found 17-bit subtractor for signal <GND_59_o_GND_59_o_sub_3_OUT> created at line 205.
    Found 17-bit adder for signal <n0040> created at line 203.
    Found 17-bit adder for signal <BUS_0001_GND_59_o_add_1_OUT> created at line 203.
    Found 17-bit subtractor for signal <GND_59_o_GND_59_o_sub_4_OUT<16:0>> created at line 205.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <ADSU16_HXILINX_SOURCE> synthesized.

Synthesizing Unit <IO_LOGIC_U>.
    Related source file is "d:/study/project/final_material/lab_base/io_logic_u/io_logic_u.vhd".
INFO:Xst:3210 - "d:/study/project/final_material/lab_base/io_logic_u/io_logic_u.vhd" line 276: Output port <o> of the instance <u0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/study/project/final_material/lab_base/io_logic_u/io_logic_u.vhd" line 276: Output port <o_b> of the instance <u0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/study/project/final_material/lab_base/io_logic_u/io_logic_u.vhd" line 288: Output port <curr_state_o> of the instance <u2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/study/project/final_material/lab_base/io_logic_u/io_logic_u.vhd" line 320: Output port <sdram_done> of the instance <u3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <IO_LOGIC_U> synthesized.

Synthesizing Unit <ClkGen_U>.
    Related source file is "d:/study/project/final_material/lab_base/io_logic_u/clkgen_u.vhd".
        BASE_FREQ_G = 12.0
        CLK_MUL_G = 10
        CLK_DIV_G = 2
    Summary:
	no macro.
Unit <ClkGen_U> synthesized.

Synthesizing Unit <ClkToLogic>.
    Related source file is "d:/study/project/final_material/lab_base/io_logic_u/clkgen_u.vhd".
    Summary:
	no macro.
Unit <ClkToLogic> synthesized.

Synthesizing Unit <HostIoToDut_U>.
    Related source file is "d:/study/project/final_material/lab_base/io_logic_u/hostiotodut_u.vhd".
        ID_G = "11111111"
        PYLD_CNTR_LENGTH_G = 32
        FPGA_DEVICE_G = spartan6
        TAP_USER_INSTR_G = user1
        SIMPLE_G = true
INFO:Xst:3210 - "d:/study/project/final_material/lab_base/io_logic_u/hostiotodut_u.vhd" line 951: Output port <pyldCntr_o> of the instance <UHdrScanner> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <opcode_r>.
    Found 1-bit register for signal <opcodeRcvd_r>.
    Found 40-bit register for signal <shiftReg_r>.
    Found 6-bit register for signal <bitCntr_r>.
    Found 40-bit register for signal <vectorToDut_o>.
    Found 1-bit register for signal <activateClk_r>.
    Found 6-bit subtractor for signal <GND_75_o_GND_75_o_sub_8_OUT<5:0>> created at line 1018.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  90 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <HostIoToDut_U> synthesized.

Synthesizing Unit <BscanToHostIo>.
    Related source file is "d:/study/project/final_material/lab_base/io_logic_u/hostiotodut_u.vhd".
        FPGA_DEVICE_G = spartan6
        TAP_USER_INSTR_G = user1
    Summary:
	no macro.
Unit <BscanToHostIo> synthesized.

Synthesizing Unit <HostIoHdrScanner>.
    Related source file is "d:/study/project/final_material/lab_base/io_logic_u/hostiotodut_u.vhd".
        ID_G = "11111111"
        PYLD_CNTR_LENGTH_G = 32
    Found 32-bit register for signal <pyldCntr_r>.
    Found 1-bit register for signal <hdrRcvd_r>.
    Found 8-bit register for signal <id_r>.
    Found 32-bit subtractor for signal <GND_103_o_GND_103_o_sub_2_OUT<31:0>> created at line 384.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <HostIoHdrScanner> synthesized.

Synthesizing Unit <Interface_Ctrl_U>.
    Related source file is "d:/study/project/final_material/lab_base/io_logic_u/interface_ctrl_u.vhd".
WARNING:Xst:647 - Input <input_i<39:38>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MA_i<31:25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MA_i<23:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <debug_i_sa<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <debug_i_sc<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <curr_state>.
    Found 4-bit register for signal <Rst_proc.resetCnt_v>.
    Found 1-bit register for signal <done_s>.
    Found 1-bit register for signal <Ready_clk_i_s>.
    Found 3-bit register for signal <prev_state>.
    Found 1-bit register for signal <in_init_s>.
    Found 32-bit register for signal <address_in_s>.
    Found 32-bit register for signal <data_in_s>.
    Found 2-bit register for signal <feedback_done>.
    Found 1-bit register for signal <in_init_st_s<0>>.
    Found 1-bit register for signal <in_init_st_s<1>>.
    Found 1-bit register for signal <step_en_sh_s>.
    Found 1-bit register for signal <step_en_l_s>.
    Found 32-bit register for signal <data_out_s>.
    Found 1-bit register for signal <reset_s>.
    Found finite state machine <FSM_2> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_s (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_104_o_GND_104_o_sub_2_OUT<3:0>> created at line 167.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 113 D-type flip-flop(s).
	inferred  32 Latch(s).
	inferred 177 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Interface_Ctrl_U> synthesized.

Synthesizing Unit <sdram_adapter_U>.
    Related source file is "d:/study/project/final_material/lab_base/io_logic_u/sdram_adapter_u.vhd".
WARNING:Xst:647 - Input <opBegun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdPending> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_d>.
    Found 1-bit register for signal <as_d>.
    Found 2-bit register for signal <curr_state>.
    Found 32-bit register for signal <int_DO>.
    Found 1-bit register for signal <XSA_done_deasserted>.
    Found finite state machine <FSM_3> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | bufclk (rising_edge)                           |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sdram_adapter_U> synthesized.

Synthesizing Unit <Sync_U>.
    Related source file is "d:/study/project/final_material/lab_base/io_logic_u/io_logic_u.vhd".
    Summary:
	no macro.
Unit <Sync_U> synthesized.

Synthesizing Unit <RamCtrlSync>.
    Related source file is "d:/study/project/final_material/lab_base/io_logic_u/hostiotodut_u.vhd".
WARNING:Xst:647 - Input <drck_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <prevCtrlIn_v>.
    Found 1-bit register for signal <doneOut_o>.
    Found 1-bit register for signal <ctrlOut_o>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <RamCtrlSync> synthesized.

Synthesizing Unit <SyncToClock>.
    Related source file is "d:/study/project/final_material/lab_base/io_logic_u/synctoclk.vhd".
    Found 2-bit register for signal <sync_r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <SyncToClock> synthesized.

Synthesizing Unit <SdramCntl_U>.
    Related source file is "d:/study/project/final_material/lab_base/io_logic_u/sdramcntl.vhd".
        FREQ_G = 60.0
        IN_PHASE_G = true
        PIPE_EN_G = false
        MAX_NOP_G = 10000
        ENABLE_REFRESH_G = true
        MULTIPLE_ACTIVE_ROWS_G = false
        DATA_WIDTH_G = 16
        NROWS_G = 8192
        NCOLS_G = 512
        HADDR_WIDTH_G = 24
        SADDR_WIDTH_G = 13
        T_INIT_G = 200000.0
        T_RAS_G = 45.0
        T_RCD_G = 20.0
        T_REF_G = 64000000.0
        T_RFC_G = 65.0
        T_RP_G = 20.0
        T_XSR_G = 75.0
    Register <sDataDir_r> equivalent to <wrPipeline_r<0>> has been removed
    Found 14-bit register for signal <rfshCntr_r>.
    Found 14-bit register for signal <timer_r>.
    Found 14-bit register for signal <nopCntr_r>.
    Found 2-bit register for signal <rasTimer_r>.
    Found 2-bit register for signal <wrTimer_r>.
    Found 2-bit register for signal <ba_r>.
    Found 5-bit register for signal <rdPipeline_r>.
    Found 6-bit register for signal <cmd_r>.
    Found 13-bit register for signal <sAddr_r>.
    Found 16-bit register for signal <sData_r>.
    Found 16-bit register for signal <sdramData_r>.
    Found 3-bit register for signal <state_r>.
    Found 9-bit register for signal <refTimer_r>.
    Found 1-bit register for signal <activeFlag_r>.
    Found 1-bit register for signal <opBegun_r>.
    Found 1-bit register for signal <wrPipeline_r>.
    Found 1-bit register for signal <cke_r>.
    Found 2-bit register for signal <activeBank_r>.
    Found 13-bit register for signal <activeRow_r<0>>.
    Found finite state machine <FSM_4> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 28                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | initwait                                       |
    | Power Up State     | initwait                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <nopCntr_r[13]_GND_144_o_add_11_OUT> created at line 510.
    Found 14-bit adder for signal <rfshCntr_r[13]_GND_144_o_add_22_OUT> created at line 556.
    Found 2-bit subtractor for signal <GND_144_o_GND_144_o_sub_16_OUT<1:0>> created at line 526.
    Found 2-bit subtractor for signal <GND_144_o_GND_144_o_sub_19_OUT<1:0>> created at line 539.
    Found 9-bit subtractor for signal <GND_144_o_GND_144_o_sub_22_OUT<8:0>> created at line 550.
    Found 14-bit subtractor for signal <GND_144_o_GND_144_o_sub_27_OUT<13:0>> created at line 565.
    Found 14-bit subtractor for signal <GND_144_o_GND_144_o_sub_82_OUT<13:0>> created at line 746.
    Found 13-bit 7-to-1 multiplexer for signal <state_r[2]_col_s[11]_wide_mux_91_OUT> created at line 574.
    Found 1-bit tristate buffer for signal <sdData_io<15>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<14>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<13>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<12>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<11>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<10>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<9>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<8>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<7>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<6>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<5>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<4>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<3>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<2>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<1>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<0>> created at line 394
    Found 2-bit comparator not equal for signal <n0026> created at line 493
    Found 13-bit comparator not equal for signal <n0028> created at line 493
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  67 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <SdramCntl_U> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 14-bit adder                                          : 2
 14-bit subtractor                                     : 2
 17-bit addsub                                         : 6
 2-bit subtractor                                      : 2
 32-bit subtractor                                     : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 6-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Registers                                            : 70
 1-bit register                                        : 25
 13-bit register                                       : 2
 14-bit register                                       : 3
 16-bit register                                       : 14
 2-bit register                                        : 8
 3-bit register                                        : 1
 32-bit register                                       : 7
 4-bit register                                        : 1
 40-bit register                                       : 2
 5-bit register                                        : 2
 6-bit register                                        : 2
 8-bit register                                        : 2
 9-bit register                                        : 1
# Latches                                              : 32
 1-bit latch                                           : 32
# Comparators                                          : 2
 13-bit comparator not equal                           : 1
 2-bit comparator not equal                            : 1
# Multiplexers                                         : 293
 1-bit 2-to-1 multiplexer                              : 206
 10-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 13-bit 7-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 19
 16-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 10
 21-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 15
 32-bit 4-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 4
 40-bit 2-to-1 multiplexer                             : 5
 5-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 10
 9-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 5
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_26> is unconnected in block <XLXI_19>.
   It will be removed from the design.
WARNING:Xst:1293 - FF/Latch <ba_r_0> has a constant value of 0 in block <u5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ba_r_1> has a constant value of 0 in block <u5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <activeBank_r_0> (without init value) has a constant value of 0 in block <u5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <activeBank_r_1> (without init value) has a constant value of 0 in block <u5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_5> has a constant value of 0 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_6> has a constant value of 0 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_7> has a constant value of 0 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <address_in_s_21> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <address_in_s_22> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <address_in_s_23> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <address_in_s_25> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <address_in_s_26> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <address_in_s_27> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <address_in_s_28> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <address_in_s_29> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <address_in_s_30> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <address_in_s_31> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <vectorToDut_o_38> of sequential type is unconnected in block <u1>.
WARNING:Xst:2677 - Node <vectorToDut_o_39> of sequential type is unconnected in block <u1>.

Synthesizing (advanced) Unit <Interface_Ctrl_U>.
The following registers are absorbed into counter <Rst_proc.resetCnt_v>: 1 register on signal <Rst_proc.resetCnt_v>.
Unit <Interface_Ctrl_U> synthesized (advanced).

Synthesizing (advanced) Unit <SdramCntl_U>.
The following registers are absorbed into counter <timer_r>: 1 register on signal <timer_r>.
The following registers are absorbed into counter <nopCntr_r>: 1 register on signal <nopCntr_r>.
Unit <SdramCntl_U> synthesized (advanced).

Synthesizing (advanced) Unit <cnt5>.
The following registers are absorbed into counter <cnt_s>: 1 register on signal <cnt_s>.
Unit <cnt5> synthesized (advanced).
WARNING:Xst:2677 - Node <address_in_s_21> of sequential type is unconnected in block <Interface_Ctrl_U>.
WARNING:Xst:2677 - Node <address_in_s_22> of sequential type is unconnected in block <Interface_Ctrl_U>.
WARNING:Xst:2677 - Node <address_in_s_23> of sequential type is unconnected in block <Interface_Ctrl_U>.
WARNING:Xst:2677 - Node <address_in_s_25> of sequential type is unconnected in block <Interface_Ctrl_U>.
WARNING:Xst:2677 - Node <address_in_s_26> of sequential type is unconnected in block <Interface_Ctrl_U>.
WARNING:Xst:2677 - Node <address_in_s_27> of sequential type is unconnected in block <Interface_Ctrl_U>.
WARNING:Xst:2677 - Node <address_in_s_28> of sequential type is unconnected in block <Interface_Ctrl_U>.
WARNING:Xst:2677 - Node <address_in_s_29> of sequential type is unconnected in block <Interface_Ctrl_U>.
WARNING:Xst:2677 - Node <address_in_s_30> of sequential type is unconnected in block <Interface_Ctrl_U>.
WARNING:Xst:2677 - Node <address_in_s_31> of sequential type is unconnected in block <Interface_Ctrl_U>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 14-bit adder                                          : 1
 14-bit subtractor                                     : 1
 17-bit addsub                                         : 6
 2-bit subtractor                                      : 2
 32-bit subtractor                                     : 1
 6-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Counters                                             : 4
 14-bit down counter                                   : 1
 14-bit up counter                                     : 1
 4-bit down counter                                    : 1
 5-bit up counter                                      : 1
# Registers                                            : 650
 Flip-Flops                                            : 650
# Comparators                                          : 2
 13-bit comparator not equal                           : 1
 2-bit comparator not equal                            : 1
# Multiplexers                                         : 298
 1-bit 2-to-1 multiplexer                              : 214
 13-bit 2-to-1 multiplexer                             : 1
 13-bit 7-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 17
 16-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 10
 21-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 15
 32-bit 4-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 4
 40-bit 2-to-1 multiplexer                             : 5
 5-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 10
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 5
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_20/u2/FSM_2> on signal <curr_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 100   | 100
 011   | 011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_20/u3/FSM_3> on signal <curr_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_20/u5/FSM_4> on signal <state_r[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 initwait    | 000
 initpchg    | 001
 initsetmode | 010
 initrfsh    | 011
 rw          | 100
 activate    | 101
 refreshrow  | 110
 selfrefresh | 111
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_18/XLXI_1/FSM_0> on signal <current_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_18/XLXI_1/XLXI_27/FSM_1> on signal <current_state[1:20]> with one-hot encoding.
-------------------------------
 State | Encoding
-------------------------------
 00000 | 00000000000000000001
 00001 | 00000000000000000010
 00010 | 00000000000000000100
 10011 | 00000000000000001000
 10001 | 00000000000000010000
 01111 | 00000000000000100000
 01110 | 00000000000001000000
 01001 | 00000000000010000000
 00110 | 00000000000100000000
 00111 | 00000000001000000000
 00100 | 00000000010000000000
 00011 | 00000000100000000000
 00101 | 00000001000000000000
 01000 | 00000010000000000000
 01010 | 00000100000000000000
 01100 | 00001000000000000000
 01011 | 00010000000000000000
 01101 | 00100000000000000000
 10000 | 01000000000000000000
 10010 | 10000000000000000000
-------------------------------
WARNING:Xst:1293 - FF/Latch <cmd_r_0> has a constant value of 0 in block <SdramCntl_U>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_r_1> has a constant value of 0 in block <SdramCntl_U>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_r_5> has a constant value of 0 in block <SdramCntl_U>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <RAM32X8S_MXILINX_slave_monitor> ...

Optimizing unit <FD8CE_HXILINX_SOURCE> ...

Optimizing unit <FD16CE_HXILINX_SOURCE> ...

Optimizing unit <buf16_MUSER_SOURCE> ...

Optimizing unit <ALUFMUX3_MUSER_SOURCE> ...

Optimizing unit <comp_MUSER_SOURCE> ...

Optimizing unit <FD32RST_V> ...

Optimizing unit <SOURCE> ...

Optimizing unit <Interface_Ctrl_U> ...
WARNING:Xst:1294 - Latch <DO_s_31> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_30> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_29> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_28> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_25> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_27> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_26> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_24> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_23> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_22> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_21> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_18> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_20> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_19> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_17> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_16> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_15> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_14> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_11> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_13> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_12> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_10> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_9> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_8> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_7> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_4> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_6> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_5> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_3> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_2> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_1> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_0> is equivalent to a wire in block <Interface_Ctrl_U>.

Optimizing unit <sdram_adapter_U> ...

Optimizing unit <HostIoToDut_U> ...

Optimizing unit <HostIoHdrScanner> ...

Optimizing unit <myslv_monitor_MUSER_SOURCE> ...

Optimizing unit <myLogicAnalyzer_MUSER_SOURCE> ...

Optimizing unit <Reg32> ...

Optimizing unit <Data_MUSER_SOURCE> ...

Optimizing unit <myIR_MUSER_SOURCE> ...

Optimizing unit <myGPR_MUSER_SOURCE> ...

Optimizing unit <OR16_HXILINX_SOURCE> ...

Optimizing unit <myALU_device_MUSER_SOURCE> ...

Optimizing unit <ADD_SUB_32_MUSER_SOURCE> ...

Optimizing unit <ADSU16_HXILINX_SOURCE> ...

Optimizing unit <M2_1_HXILINX_SOURCE> ...

Optimizing unit <OR8_HXILINX_SOURCE> ...

Optimizing unit <DLXcontrolSchematic_MUSER_SOURCE> ...

Optimizing unit <myDLX_state_machine> ...
WARNING:Xst:1293 - FF/Latch <Q_5> has a constant value of 0 in block <XLXI_10/XLXI_1/XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_6> has a constant value of 0 in block <XLXI_10/XLXI_1/XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_7> has a constant value of 0 in block <XLXI_10/XLXI_1/XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_20/u5/activeBank_r_1> (without init value) has a constant value of 0 in block <SOURCE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_20/u5/activeBank_r_0> (without init value) has a constant value of 0 in block <SOURCE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_20/u5/ba_r_1> has a constant value of 0 in block <SOURCE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_20/u5/ba_r_0> has a constant value of 0 in block <SOURCE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <XLXI_20/u5/opBegun_r> of sequential type is unconnected in block <SOURCE>.
WARNING:Xst:2677 - Node <XLXI_20/u1/vectorToDut_o_39> of sequential type is unconnected in block <SOURCE>.
WARNING:Xst:2677 - Node <XLXI_20/u1/vectorToDut_o_38> of sequential type is unconnected in block <SOURCE>.
WARNING:Xst:2677 - Node <Q_5> of sequential type is unconnected in block <XLXI_18/XLXI_7/XLXI_19/XLXI_6>.
WARNING:Xst:2677 - Node <Q_6> of sequential type is unconnected in block <XLXI_18/XLXI_7/XLXI_19/XLXI_6>.
WARNING:Xst:2677 - Node <Q_7> of sequential type is unconnected in block <XLXI_18/XLXI_7/XLXI_19/XLXI_6>.
WARNING:Xst:2677 - Node <Q_8> of sequential type is unconnected in block <XLXI_18/XLXI_7/XLXI_19/XLXI_6>.
WARNING:Xst:2677 - Node <Q_9> of sequential type is unconnected in block <XLXI_18/XLXI_7/XLXI_19/XLXI_6>.
WARNING:Xst:2677 - Node <Q_10> of sequential type is unconnected in block <XLXI_18/XLXI_7/XLXI_19/XLXI_6>.
WARNING:Xst:2677 - Node <Q_11> of sequential type is unconnected in block <XLXI_18/XLXI_7/XLXI_19/XLXI_6>.
WARNING:Xst:2677 - Node <Q_12> of sequential type is unconnected in block <XLXI_18/XLXI_7/XLXI_19/XLXI_6>.
WARNING:Xst:2677 - Node <Q_13> of sequential type is unconnected in block <XLXI_18/XLXI_7/XLXI_19/XLXI_6>.
WARNING:Xst:2677 - Node <Q_14> of sequential type is unconnected in block <XLXI_18/XLXI_7/XLXI_19/XLXI_6>.
WARNING:Xst:2677 - Node <Q_15> of sequential type is unconnected in block <XLXI_18/XLXI_7/XLXI_19/XLXI_6>.
WARNING:Xst:1290 - Hierarchical block <XLXI_18/XLXI_7/XLXI_136/XLXI_19/XLXI_26> is unconnected in block <SOURCE>.
   It will be removed from the design.
WARNING:Xst:2398 - RAMs <XLXI_10/XLXI_1/XLXI_1/ram00/O7>, <XLXI_10/XLXI_1/XLXI_1/ram01/O0> are equivalent
WARNING:Xst:1293 - FF/Latch <XLXI_20/u2/Rst_proc.resetCnt_v_3> has a constant value of 0 in block <SOURCE>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <XLXI_20/u5/wrPipeline_r_0> in Unit <SOURCE> is equivalent to the following FF/Latch, which will be removed : <XLXI_20/u5/wrTimer_r_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SOURCE, actual ratio is 12.
FlipFlop XLXI_18/XLXI_1/XLXI_27/current_state_FSM_FFd11 has been replicated 1 time(s)
FlipFlop XLXI_18/XLXI_1/XLXI_27/current_state_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 693
 Flip-Flops                                            : 693

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SOURCE.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1542
#      AND2                        : 10
#      AND2B1                      : 5
#      AND3                        : 3
#      AND3B1                      : 1
#      AND5B2                      : 1
#      BUF                         : 87
#      GND                         : 1
#      INV                         : 90
#      LUT1                        : 16
#      LUT2                        : 51
#      LUT3                        : 187
#      LUT4                        : 143
#      LUT5                        : 124
#      LUT6                        : 435
#      MUXCY                       : 184
#      MUXF7                       : 2
#      OR2                         : 8
#      OR3                         : 1
#      OR5                         : 1
#      VCC                         : 1
#      XOR4                        : 1
#      XORCY                       : 190
# FlipFlops/Latches                : 694
#      FD                          : 60
#      FDC                         : 104
#      FDCE                        : 283
#      FDE                         : 140
#      FDP                         : 10
#      FDPE                        : 29
#      FDR                         : 4
#      FDRE                        : 61
#      FDSE                        : 2
#      ODDR2                       : 1
# RAMS                             : 128
#      RAM32X1S                    : 128
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 40
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 23
# DCMs                             : 1
#      DCM_SP                      : 1
# Logical                          : 2
#      NOR2                        : 1
#      NOR4                        : 1
# Others                           : 1
#      BSCAN_SPARTAN6              : 1

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             694  out of  30064     2%  
 Number of Slice LUTs:                 1174  out of  15032     7%  
    Number used as Logic:              1046  out of  15032     6%  
    Number used as Memory:              128  out of   3664     3%  
       Number used as RAM:              128

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1499
   Number with an unused Flip Flop:     805  out of   1499    53%  
   Number with an unused LUT:           325  out of   1499    21%  
   Number of fully used LUT-FF pairs:   369  out of   1499    24%  
   Number of unique control sets:        36

IO Utilization: 
 Number of IOs:                          41
 Number of bonded IOBs:                  41  out of    186    22%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)            | Load  |
-----------------------------------+----------------------------------+-------+
sdClkFb_i                          | BUFGP                            | 692   |
fpgaClk_i                          | DCM_SP:CLKFX                     | 1     |
fpgaClk_i                          | DCM_SP:CLKFX180                  | 1     |
XLXI_20/u1/drck_s                  | NONE(XLXI_20/u1/vectorToDut_o_37)| 129   |
-----------------------------------+----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 27.724ns (Maximum Frequency: 36.070MHz)
   Minimum input arrival time before clock: 4.938ns
   Maximum output required time after clock: 5.748ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sdClkFb_i'
  Clock period: 27.724ns (frequency: 36.070MHz)
  Total number of paths / destination ports: 7071940 / 1835
-------------------------------------------------------------------------
Delay:               27.724ns (Levels of Logic = 39)
  Source:            XLXI_18/XLXI_1/XLXI_27/current_state_FSM_FFd13 (FF)
  Destination:       XLXI_18/XLXI_7/XLXI_12/XLXI_3/Q_0 (FF)
  Source Clock:      sdClkFb_i rising
  Destination Clock: sdClkFb_i rising

  Data Path: XLXI_18/XLXI_1/XLXI_27/current_state_FSM_FFd13 to XLXI_18/XLXI_7/XLXI_12/XLXI_3/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             29   0.525   1.470  XLXI_18/XLXI_1/XLXI_27/current_state_FSM_FFd13 (XLXI_18/XLXI_1/XLXI_27/current_state_FSM_FFd13)
     LUT2:I1->O            1   0.254   0.682  XLXI_18/XLXI_1/XLXI_27/current_state_add_SW0 (N108)
     LUT6:I5->O            7   0.254   1.365  XLXI_18/XLXI_1/XLXI_27/current_state_add (samp<17>)
     AND2:I0->O            1   0.254   1.137  XLXI_18/XLXI_7/XLXI_136/XLXI_15/XLXI_1 (XLXI_18/XLXI_7/XLXI_136/XLXI_15/XLXN_62)
     OR2:I0->O            34   0.254   1.552  XLXI_18/XLXI_7/XLXI_136/XLXI_15/XLXI_13 (XLXI_18/XLXI_7/XLXI_136/F<0>)
     INV:I->O              1   0.710   1.112  XLXI_18/XLXI_7/XLXI_136/XLXI_8 (XLXI_18/XLXI_7/XLXI_136/XLXN_1)
     OR2:I1->O             4   0.279   0.803  XLXI_18/XLXI_7/XLXI_136/XLXI_9 (XLXI_18/XLXI_7/XLXI_136/XLXN_119)
     INV:I->O            108   0.710   2.233  XLXI_18/XLXI_7/XLXI_136/XLXI_19/XLXI_10 (XLXI_18/XLXI_7/XLXI_136/XLXI_19/add)
     begin scope: 'XLXI_18/XLXI_7/XLXI_136/XLXI_19/XLXI_37:ADD'
     INV:I->O              2   0.255   0.725  ADD_inv2_INV_0 (ADD_inv)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<0> (Mmux_adsu_p.adsu_tmp_A_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<1> (Mmux_adsu_p.adsu_tmp_A_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<2> (Mmux_adsu_p.adsu_tmp_A_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<3> (Mmux_adsu_p.adsu_tmp_A_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<4> (Mmux_adsu_p.adsu_tmp_A_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<5> (Mmux_adsu_p.adsu_tmp_A_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<6> (Mmux_adsu_p.adsu_tmp_A_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<7> (Mmux_adsu_p.adsu_tmp_A_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<8> (Mmux_adsu_p.adsu_tmp_A_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<9> (Mmux_adsu_p.adsu_tmp_A_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<10> (Mmux_adsu_p.adsu_tmp_A_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<11> (Mmux_adsu_p.adsu_tmp_A_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<12> (Mmux_adsu_p.adsu_tmp_A_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<13> (Mmux_adsu_p.adsu_tmp_A_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<14> (Mmux_adsu_p.adsu_tmp_A_rs_cy<14>)
     XORCY:CI->O           1   0.206   0.682  Mmux_adsu_p.adsu_tmp_A_rs_xor<15> (Mmux_adsu_p.adsu_tmp_rs_A<15>)
     LUT3:I2->O            1   0.254   0.000  Mmux_adsu_p.adsu_tmp_rs_lut<15> (Mmux_adsu_p.adsu_tmp_rs_lut<15>)
     MUXCY:S->O            0   0.215   0.000  Mmux_adsu_p.adsu_tmp_rs_cy<15> (Mmux_adsu_p.adsu_tmp_rs_cy<15>)
     XORCY:CI->O           1   0.206   0.682  Mmux_adsu_p.adsu_tmp_rs_xor<16> (adsu_p.adsu_tmp<16>)
     LUT2:I1->O           19   0.254   1.261  Mmux_CO11 (CO)
     end scope: 'XLXI_18/XLXI_7/XLXI_136/XLXI_19/XLXI_37:CO'
     LUT3:I2->O            2   0.254   0.954  XLXI_18/XLXI_7/XLXI_136/XLXI_19/XLXI_25/Mmux_O61 (XLXI_18/XLXI_7/XLXI_136/S<21>)
     begin scope: 'XLXI_18/XLXI_7/XLXI_136/XLXI_12/XLXI_19/XLXI_15:I2'
     LUT3:I0->O            1   0.235   0.682  O_SW0 (N01)
     LUT6:I5->O            1   0.254   1.112  O (O)
     end scope: 'XLXI_18/XLXI_7/XLXI_136/XLXI_12/XLXI_19/XLXI_15:O'
     NOR4:I1->O            2   0.279   1.181  XLXI_18/XLXI_7/XLXI_136/XLXI_12/XLXI_19/XLXI_18 (XLXI_18/XLXI_7/XLXI_136/XLXI_12/zero_out)
     AND2:I0->O            1   0.254   1.137  XLXI_18/XLXI_7/XLXI_136/XLXI_12/XLXI_1 (XLXI_18/XLXI_7/XLXI_136/XLXI_12/XLXN_40)
     OR2:I0->O             1   0.254   1.137  XLXI_18/XLXI_7/XLXI_136/XLXI_12/XLXI_12 (XLXI_18/XLXI_7/XLXI_136/XLXI_12/XLXN_48)
     OR2:I0->O             2   0.254   0.726  XLXI_18/XLXI_7/XLXI_136/XLXI_12/XLXI_14 (XLXI_18/XLXI_7/XLXI_136/COMP_OUT<0>)
     LUT5:I4->O            3   0.254   0.000  XLXI_18/XLXI_7/XLXI_144/Mmux_O112 (XLXI_18/XLXI_7/DINT<0>)
     begin scope: 'XLXI_18/XLXI_7/XLXI_12/XLXI_3:D<0>'
     FDCE:D                    0.074          Q_0
    ----------------------------------------
    Total                     27.724ns (7.091ns logic, 20.633ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_20/u1/drck_s'
  Clock period: 7.422ns (frequency: 134.727MHz)
  Total number of paths / destination ports: 3726 / 282
-------------------------------------------------------------------------
Delay:               7.422ns (Levels of Logic = 4)
  Source:            XLXI_20/u1/UHdrScanner/hdrRcvd_r (FF)
  Destination:       XLXI_20/u1/UHdrScanner/pyldCntr_r_30 (FF)
  Source Clock:      XLXI_20/u1/drck_s rising
  Destination Clock: XLXI_20/u1/drck_s rising

  Data Path: XLXI_20/u1/UHdrScanner/hdrRcvd_r to XLXI_20/u1/UHdrScanner/pyldCntr_r_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            36   0.525   2.042  XLXI_20/u1/UHdrScanner/hdrRcvd_r (XLXI_20/u1/UHdrScanner/hdrRcvd_r)
     LUT6:I0->O            1   0.254   1.137  XLXI_20/u1/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_167_o1 (XLXI_20/u1/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_167_o1)
     LUT6:I0->O            1   0.254   0.682  XLXI_20/u1/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_167_o7 (XLXI_20/u1/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_167_o7)
     LUT4:I3->O           41   0.254   1.947  XLXI_20/u1/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_167_o8 (XLXI_20/u1/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_167_o)
     LUT4:I0->O            1   0.254   0.000  XLXI_20/u1/UHdrScanner/Mmux_GND_103_o_PWR_71_o_mux_5_OUT110 (XLXI_20/u1/UHdrScanner/GND_103_o_PWR_71_o_mux_5_OUT<0>)
     FD:D                      0.074          XLXI_20/u1/UHdrScanner/pyldCntr_r_0
    ----------------------------------------
    Total                      7.422ns (1.615ns logic, 5.807ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sdClkFb_i'
  Total number of paths / destination ports: 74 / 74
-------------------------------------------------------------------------
Offset:              4.938ns (Levels of Logic = 3)
  Source:            XLXI_20/u1/USimple.UBscanHostIo/spartan6_bscan.UBscanUser:DRCK (PAD)
  Destination:       XLXI_20/u2/curr_state_FSM_FFd3 (FF)
  Destination Clock: sdClkFb_i rising

  Data Path: XLXI_20/u1/USimple.UBscanHostIo/spartan6_bscan.UBscanUser:DRCK to XLXI_20/u2/curr_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:DRCK  134   0.000   2.422  XLXI_20/u1/USimple.UBscanHostIo/spartan6_bscan.UBscanUser (XLXI_20/u1/drck_s)
     LUT2:I0->O            2   0.250   1.002  XLXI_20/u1/Mmux_clkToDut_o11 (XLXI_20/Ready_clk)
     LUT6:I2->O            1   0.254   0.682  XLXI_20/u2/curr_state_FSM_FFd3-In_SW0 (N20)
     LUT4:I3->O            1   0.254   0.000  XLXI_20/u2/curr_state_FSM_FFd3-In (XLXI_20/u2/curr_state_FSM_FFd3-In)
     FDC:D                     0.074          XLXI_20/u2/curr_state_FSM_FFd3
    ----------------------------------------
    Total                      4.938ns (0.832ns logic, 4.106ns route)
                                       (16.8% logic, 83.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_20/u1/drck_s'
  Total number of paths / destination ports: 126 / 43
-------------------------------------------------------------------------
Offset:              3.487ns (Levels of Logic = 2)
  Source:            XLXI_20/u1/USimple.UBscanHostIo/spartan6_bscan.UBscanUser:RESET (PAD)
  Destination:       XLXI_20/u1/UHdrScanner/pyldCntr_r_30 (FF)
  Destination Clock: XLXI_20/u1/drck_s rising

  Data Path: XLXI_20/u1/USimple.UBscanHostIo/spartan6_bscan.UBscanUser:RESET to XLXI_20/u1/UHdrScanner/pyldCntr_r_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:RESET    1   0.000   0.958  XLXI_20/u1/USimple.UBscanHostIo/spartan6_bscan.UBscanUser (XLXI_20/u1/USimple.UBscanHostIo/bscanReset_s)
     LUT4:I0->O           41   0.254   1.947  XLXI_20/u1/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_167_o8 (XLXI_20/u1/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_167_o)
     LUT4:I0->O            1   0.254   0.000  XLXI_20/u1/UHdrScanner/Mmux_GND_103_o_PWR_71_o_mux_5_OUT110 (XLXI_20/u1/UHdrScanner/GND_103_o_PWR_71_o_mux_5_OUT<0>)
     FD:D                      0.074          XLXI_20/u1/UHdrScanner/pyldCntr_r_0
    ----------------------------------------
    Total                      3.487ns (0.582ns logic, 2.905ns route)
                                       (16.7% logic, 83.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sdClkFb_i'
  Total number of paths / destination ports: 49 / 33
-------------------------------------------------------------------------
Offset:              5.748ns (Levels of Logic = 2)
  Source:            XLXI_20/u5/wrPipeline_r_0 (FF)
  Destination:       sdData_io<15> (PAD)
  Source Clock:      sdClkFb_i rising

  Data Path: XLXI_20/u5/wrPipeline_r_0 to sdData_io<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.525   0.875  XLXI_20/u5/wrPipeline_r_0 (XLXI_20/u5/wrPipeline_r_0)
     INV:I->O             16   0.255   1.181  XLXI_20/u5/wrPipeline_r_inv1_INV_0 (XLXI_20/u5/wrPipeline_r_inv)
     IOBUF:T->IO               2.912          sdData_io_15_IOBUF (sdData_io<15>)
    ----------------------------------------
    Total                      5.748ns (3.692ns logic, 2.056ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_20/u1/drck_s'
  Total number of paths / destination ports: 10 / 1
-------------------------------------------------------------------------
Offset:              3.905ns (Levels of Logic = 2)
  Source:            XLXI_20/u1/UHdrScanner/hdrRcvd_r (FF)
  Destination:       XLXI_20/u1/USimple.UBscanHostIo/spartan6_bscan.UBscanUser:TDO (PAD)
  Source Clock:      XLXI_20/u1/drck_s rising

  Data Path: XLXI_20/u1/UHdrScanner/hdrRcvd_r to XLXI_20/u1/USimple.UBscanHostIo/spartan6_bscan.UBscanUser:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            36   0.525   2.042  XLXI_20/u1/UHdrScanner/hdrRcvd_r (XLXI_20/u1/UHdrScanner/hdrRcvd_r)
     LUT6:I0->O            2   0.254   0.834  XLXI_20/u1/UHdrScanner/active_o (XLXI_20/u1/active_s)
     LUT2:I0->O            0   0.250   0.000  XLXI_20/u1/Mmux_tdo_s11 (XLXI_20/u1/tdo_s)
    BSCAN_SPARTAN6:TDO         0.000          XLXI_20/u1/USimple.UBscanHostIo/spartan6_bscan.UBscanUser
    ----------------------------------------
    Total                      3.905ns (1.029ns logic, 2.876ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_20/u1/drck_s
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_20/u1/drck_s|    7.422|         |         |         |
sdClkFb_i        |    2.724|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock sdClkFb_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_20/u1/drck_s|   11.198|         |         |         |
sdClkFb_i        |   27.724|         |         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.35 secs
 
--> 

Total memory usage is 213484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  162 (   0 filtered)
Number of infos    :   14 (   0 filtered)

