# 5. Electrical Characteristics

```
Last Version: 2025/11/18
```

## 5.1 Pin AC/DC Operating Conditions

<table>
<tbody>
<tr>
<td><strong>Item</td>
<td><strong>Symbol</strong><strong>/Pin</strong></td>
<td><strong>Min</strong></td>
<td><strong>Typ</strong></td>
<td><strong>Max</strong></td>
<td><strong>Unit</strong></td>
<td><strong>Note</strong></td>
</tr>
<tr>
<td>Digital Power</td>
<td>VCC_M1</td>
<td>0.85</td>
<td>0.9</td>
<td>1.0</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td rowspan=2 colspan=1>PLL</td>
<td>AVDD09_PLL</td>
<td>0.855</td>
<td>0.9</td>
<td>0.945</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>AVDD18_PLL</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td rowspan=2 colspan=1>OSC</td>
<td>AVDD09_AFEAP</td>
<td>0.855</td>
<td>0.9</td>
<td>0.945</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>AVDD18_AFEAP</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td rowspan=2 colspan=1>PCIeC</td>
<td>AVDD18_PCIEC</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>AVDD09_PCIEC</td>
<td>0.855</td>
<td>0.9</td>
<td>0.945</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td rowspan=2 colspan=1>PCIeB</td>
<td>AVDD18_PCIEB</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>AVDD09_PCIEB</td>
<td>0.855</td>
<td>0.9</td>
<td>0.945</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td rowspan=2 colspan=1>PCIeA</td>
<td>AVDD18_PCIEA</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>AVDD09_PCIEA</td>
<td>0.855</td>
<td>0.9</td>
<td>0.945</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>USB IO</td>
<td>AVDD33_USB</td>
<td>3.135</td>
<td>3.3</td>
<td>3.465</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td rowspan=2 colspan=1>USB PHY</td>
<td>AVDD18_USB</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>AVDD09_USB</td>
<td>0.855</td>
<td>0.9</td>
<td>0.945</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td rowspan=2 colspan=1>MIPI DSI PHY</td>
<td>AVDD09_DSI1</td>
<td>0.855</td>
<td>0.9</td>
<td>0.945</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>AVDD18_DSI1</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>MIPI DSI IO</td>
<td>AVDD12_DSI1</td>
<td>1.14</td>
<td>1.2</td>
<td>1.26</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td rowspan=2 colspan=1>MIPI CSI PHY</td>
<td>AVDD09_CSI</td>
<td>0.855</td>
<td>0.9</td>
<td>0.945</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>AVDD18_CSI</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td rowspan=3 colspan=1>HDMI</td>
<td>AVDD09_HDMI</td>
<td>0.855</td>
<td>0.9</td>
<td>0.945</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>AVDD18_HDMI</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>AVDD33_HDMI</td>
<td>3.135</td>
<td>3.3</td>
<td>3.465</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td rowspan=2 colspan=1>eMMC</td>
<td>VDD09_EMMC</td>
<td>0.855</td>
<td>0.9</td>
<td>0.945</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>V18_EMMC</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td rowspan=2 colspan=1>QSPI</td>
<td rowspan=2 colspan=1>VCC1833_QSPI</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td rowspan=2 colspan=1>Dual power domain</td>
</tr>
<tr>
<td>3.135</td>
<td>3.3</td>
<td>3.465</td>
<td>V</td>
</tr>
<tr>
<td rowspan=2 colspan=1>SD</td>
<td rowspan=2 colspan=1>VCC1833_MMC1</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td rowspan=2 colspan=1>Dual power domain</td>
</tr>
<tr>
<td>3.135</td>
<td>3.3</td>
<td>3.465</td>
<td>V</td>
</tr>
<tr>
<td rowspan=6 colspan=1>DDR PHY<br/></td>
<td>AVDD18_PHY</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>AVDD18_DDR</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td rowspan=2 colspan=1>AVDD11_DDR</td>
<td>1.045</td>
<td>1.1</td>
<td>1.155</td>
<td>V</td>
<td>LP4/4X</td>
</tr>
<tr>
<td>1.14</td>
<td>1.2</td>
<td>1.26</td>
<td>V</td>
<td>LP3</td>
</tr>
<tr>
<td>AVDDU_PHY</td>
<td>0.855</td>
<td>0.9</td>
<td>0.945</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>AVDDU_DDR</td>
<td>0.855</td>
<td>0.9</td>
<td>0.945</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td rowspan=2 colspan=1>DDR IO</td>
<td>AVDD06_DDR</td>
<td>0.57</td>
<td>0.6</td>
<td>0.63</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>VDDQ_V1P2</td>
<td>1.14</td>
<td>1.2</td>
<td>1.26</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>eFuse</td>
<td>AVDD18_EFUSE</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>Audio Logic </td>
<td>AUD_VDDU09</td>
<td>0.855</td>
<td>0.9</td>
<td>0.945</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>Audio Power NEG</td>
<td>AUD_VNEG</td>
<td>-1.71</td>
<td>-1.8</td>
<td>-1.89</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>Audio Power POS</td>
<td>AUD_VPOS</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td rowspan=2 colspan=1>Audio Analog</td>
<td>AVDD18_AUD</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>AVDD3V3_AUD</td>
<td>3.135</td>
<td>3.3</td>
<td>3.465</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td>GPIO</td>
<td>VCC18_GPIO</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td> </td>
</tr>
<tr>
<td rowspan=2 colspan=1>GIOP3</td>
<td rowspan=2 colspan=1>VCC1833_GPIO3</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td rowspan=2 colspan=1>Dual power domain</td>
</tr>
<tr>
<td>3.135</td>
<td>3.3</td>
<td>3.465</td>
<td>V</td>
</tr>
<tr>
<td rowspan=2 colspan=1>GIOP2</td>
<td rowspan=2 colspan=1>VCC1833_GPIO2</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
<td rowspan=2 colspan=1>Dual power domain</td>
</tr>
<tr>
<td>3.135</td>
<td>3.3</td>
<td>3.465</td>
<td>V</td>
</tr>
</tbody>
</table>

## 5.2 Absolute Max Ratings

### For Pins

<table>
<tbody>
<tr>
<td>Item</td>
<td><strong>Symbol</strong><strong>/Pin</strong></td>
<td><strong>Min</strong></td>
<td><strong>Max</strong></td>
<td><strong>Unit</strong></td>
</tr>
<tr>
<td>Digital Power</td>
<td>VCC_M1</td>
<td>-0.1</td>
<td>1.035</td>
<td>V</td>
</tr>
<tr>
<td rowspan=2 colspan=1>PLL</td>
<td>AVDD09_PLL</td>
<td>-0.1</td>
<td>1.035</td>
<td>V</td>
</tr>
<tr>
<td>AVDD18_PLL</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td rowspan=2 colspan=1>OSC</td>
<td>AVDD09_AFEAP</td>
<td>-0.1</td>
<td>1.035</td>
<td>V</td>
</tr>
<tr>
<td>AVDD18_AFEAP</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td rowspan=2 colspan=1>PCIeC</td>
<td>AVDD18_PCIEC</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td>AVDD09_PCIEC</td>
<td>-0.1</td>
<td>1.035</td>
<td>V</td>
</tr>
<tr>
<td rowspan=2 colspan=1>PCIeB</td>
<td>AVDD18_PCIEB</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td>AVDD09_PCIEB</td>
<td>-0.1</td>
<td>1.035</td>
<td>V</td>
</tr>
<tr>
<td rowspan=2 colspan=1>PCIeA</td>
<td>AVDD18_PCIEA</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td>AVDD09_PCIEA</td>
<td>-0.1</td>
<td>1.035</td>
<td>V</td>
</tr>
<tr>
<td>USB IO</td>
<td>AVDD33_USB</td>
<td>-0.1</td>
<td>3.795</td>
<td>V</td>
</tr>
<tr>
<td rowspan=2 colspan=1>USB PHY</td>
<td>AVDD18_USB</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td>AVDD09_USB</td>
<td>-0.1</td>
<td>1.035</td>
<td>V</td>
</tr>
<tr>
<td>MIPI DSI IO</td>
<td>AVDD12_DSI1</td>
<td>-0.1</td>
<td>1.38</td>
<td>V</td>
</tr>
<tr>
<td rowspan=2 colspan=1>MIPI DSI PHY</td>
<td>AVDD09_DSI1</td>
<td>-0.1</td>
<td>1.035</td>
<td>V</td>
</tr>
<tr>
<td>AVDD18_DSI1</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td rowspan=2 colspan=1>MIPI CSI PHY</td>
<td>AVDD09_CSI</td>
<td>-0.1</td>
<td>1.035</td>
<td>V</td>
</tr>
<tr>
<td>AVDD18_CSI</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td rowspan=3 colspan=1>HDMI</td>
<td>AVDD09_HDMI</td>
<td>-0.1</td>
<td>1.035</td>
<td>V</td>
</tr>
<tr>
<td>AVDD18_HDMI</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td>AVDD33_HDMI</td>
<td>-0.1</td>
<td>3.795</td>
<td>V</td>
</tr>
<tr>
<td rowspan=2 colspan=1>eMMC</td>
<td>VDD09_EMMC</td>
<td>-0.1</td>
<td>1.035</td>
<td>V</td>
</tr>
<tr>
<td>V18_EMMC</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td rowspan=2 colspan=1>QSPI</td>
<td rowspan=2 colspan=1>VCC1833_QSPI</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td>-0.1</td>
<td>3.795</td>
<td>V</td>
</tr>
<tr>
<td rowspan=2 colspan=1>SD</td>
<td rowspan=2 colspan=1>VCC1833_MMC1</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td>-0.1</td>
<td>3.795</td>
<td>V</td>
</tr>
<tr>
<td rowspan=6 colspan=1>DDR PHY</td>
<td>AVDD18_PHY</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td>AVDD18_DDR</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td>AVDD11_DDR</td>
<td>-0.1</td>
<td>1.265</td>
<td>V</td>
</tr>
<tr>
<td>AVDD11_DDR</td>
<td>-0.1</td>
<td>1.38</td>
<td>V</td>
</tr>
<tr>
<td>AVDDU_PHY</td>
<td>-0.1</td>
<td>1.035</td>
<td>V</td>
</tr>
<tr>
<td>AVDDU_DDR</td>
<td>-0.1</td>
<td>1.035</td>
<td>V</td>
</tr>
<tr>
<td rowspan=2 colspan=1>DDR IO</td>
<td>AVDD06_DDR</td>
<td>-0.1</td>
<td>0.69</td>
<td>V</td>
</tr>
<tr>
<td>VDDQ_V1P2</td>
<td>-0.1</td>
<td>1.38</td>
<td>V</td>
</tr>
<tr>
<td>eFuse</td>
<td>AVDD18_EFUSE</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td>Audio Logic </td>
<td>AUD_VDDU09</td>
<td>-0.1</td>
<td>1.035</td>
<td>V</td>
</tr>
<tr>
<td>Audio Power NEG</td>
<td>AUD_VNEG</td>
<td>N/A</td>
<td>-2.07</td>
<td>V</td>
</tr>
<tr>
<td>Audio Power POS</td>
<td>AUD_VPOS</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td rowspan=2 colspan=1>Audio Analog</td>
<td>AVDD18_AUD</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td>AVDD3V3_AUD</td>
<td>-0.1</td>
<td>3.795</td>
<td>V</td>
</tr>
<tr>
<td>GPIO</td>
<td>VCC18_GPIO</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td rowspan=2 colspan=1>GPIO3</td>
<td rowspan=2 colspan=1>VCC1833_GPIO3</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td>-0.1</td>
<td>3.795</td>
<td>V</td>
</tr>
<tr>
<td rowspan=2 colspan=1>GPIO2</td>
<td rowspan=2 colspan=1>VCC1833_GPIO2</td>
<td>-0.1</td>
<td>2.07</td>
<td>V</td>
</tr>
<tr>
<td>-0.1</td>
<td>3.795</td>
<td>V</td>
</tr>
</tbody>
</table>

### For Packages

<table>
<tbody>
<tr>
<td><strong>Item</strong></td>
<td><strong>Symbol</strong></td>
<td><strong>Min</strong></td>
<td><strong>Max</strong></td>
<td><strong>Unit</strong></td>
</tr>
<tr>
<td>Operating Temperature<br/>(Industrial Standard)</td>
<td>Ta</td>
<td>-40</td>
<td>+85</td>
<td>°C </td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>Tj</td>
<td>N/A</td>
<td>125</td>
<td>℃</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>Tstg</td>
<td>-40</td>
<td>125</td>
<td>℃</td>
</tr>
</tbody>
</table>

## 5.3 Pin Max Currents

<table>
<tbody>
<tr>
<td><strong>Item</strong></td>
<td><strong>Symbol</strong><strong>/Pin</strong></td>
<td><strong>Max</strong></td>
<td><strong>Unit</strong></td>
</tr>
<tr>
<td>Digital Power</td>
<td>VCC_M1</td>
<td>10000</td>
<td>mA</td>
</tr>
<tr>
<td rowspan=2 colspan=1>PLL</td>
<td>AVDD09_PLL</td>
<td>5</td>
<td>mA</td>
</tr>
<tr>
<td>AVDD18_PLL</td>
<td>5</td>
<td>mA</td>
</tr>
<tr>
<td rowspan=2 colspan=1>OSC</td>
<td>AVDD09_AFEAP</td>
<td>5</td>
<td>mA</td>
</tr>
<tr>
<td>AVDD18_AFEAP</td>
<td>5</td>
<td>mA</td>
</tr>
<tr>
<td rowspan=2 colspan=1>PCIeC</td>
<td>AVDD18_PCIEC</td>
<td>50</td>
<td>mA</td>
</tr>
<tr>
<td>AVDD09_PCIEC</td>
<td>100</td>
<td>mA</td>
</tr>
<tr>
<td rowspan=2 colspan=1>PCIeB</td>
<td>AVDD18_PCIEB</td>
<td>50</td>
<td>mA</td>
</tr>
<tr>
<td>AVDD09_PCIEB</td>
<td>100</td>
<td>mA</td>
</tr>
<tr>
<td rowspan=2 colspan=1>PCIeA</td>
<td>AVDD18_PCIEA</td>
<td>50</td>
<td>mA</td>
</tr>
<tr>
<td>AVDD09_PCIEA</td>
<td>100</td>
<td>mA</td>
</tr>
<tr>
<td>USB IO</td>
<td>AVDD33_USB</td>
<td>90</td>
<td>mA</td>
</tr>
<tr>
<td rowspan=2 colspan=1>USB PHY</td>
<td>AVDD18_USB</td>
<td>90</td>
<td>mA</td>
</tr>
<tr>
<td>AVDD09_USB</td>
<td>15</td>
<td>mA</td>
</tr>
<tr>
<td rowspan=2 colspan=1>MIPI DSI PHY</td>
<td>AVDD09_DSI1</td>
<td>20</td>
<td>mA</td>
</tr>
<tr>
<td>AVDD18_DSI1</td>
<td>50</td>
<td>mA</td>
</tr>
<tr>
<td>MIPI DSI IO</td>
<td>AVDD12_DSI1</td>
<td>50</td>
<td>mA</td>
</tr>
<tr>
<td rowspan=2 colspan=1>MIPI CSI PHY</td>
<td>AVDD09_CSI</td>
<td>70</td>
<td>mA</td>
</tr>
<tr>
<td>AVDD18_CSI</td>
<td>100</td>
<td>mA</td>
</tr>
<tr>
<td rowspan=3 colspan=1>HDMI</td>
<td>AVDD09_HDMI</td>
<td>10</td>
<td>mA</td>
</tr>
<tr>
<td>AVDD18_HDMI</td>
<td>10</td>
<td>mA</td>
</tr>
<tr>
<td>AVDD33_HDMI</td>
<td>10</td>
<td>mA</td>
</tr>
<tr>
<td rowspan=2 colspan=1>eMMC</td>
<td>VDD09_EMMC</td>
<td>50</td>
<td>mA</td>
</tr>
<tr>
<td>V18_EMMC</td>
<td>50</td>
<td>mA</td>
</tr>
<tr>
<td>QSPI</td>
<td>VCC1833_QSPI</td>
<td>150</td>
<td>mA</td>
</tr>
<tr>
<td>SD</td>
<td>VCC1833_MMC1</td>
<td>150</td>
<td>mA</td>
</tr>
<tr>
<td rowspan=5 colspan=1>DDR PHY</td>
<td>AVDD18_PHY</td>
<td>200</td>
<td>mA</td>
</tr>
<tr>
<td>AVDD18_DDR</td>
<td>20</td>
<td>mA</td>
</tr>
<tr>
<td>AVDD11_DDR</td>
<td>100</td>
<td>mA</td>
</tr>
<tr>
<td>AVDDU_PHY</td>
<td>100</td>
<td>mA</td>
</tr>
<tr>
<td>AVDDU_DDR</td>
<td>100</td>
<td>mA</td>
</tr>
<tr>
<td rowspan=2 colspan=1>DDR IO</td>
<td>AVDD06_DDR</td>
<td>100</td>
<td>mA</td>
</tr>
<tr>
<td>VDDQ_V1P2</td>
<td>600</td>
<td>mA</td>
</tr>
<tr>
<td>eFuse</td>
<td>AVDD18_EFUSE</td>
<td>150</td>
<td>mA</td>
</tr>
<tr>
<td>Audio Logic </td>
<td>AUD_VDDU09</td>
<td>1</td>
<td>mA</td>
</tr>
<tr>
<td>Audio Power NEG</td>
<td>AUD_VNEG</td>
<td>102</td>
<td>mA</td>
</tr>
<tr>
<td>Audio Power POS</td>
<td>AUD_VPOS</td>
<td>102</td>
<td>mA</td>
</tr>
<tr>
<td rowspan=2 colspan=1>Audio Analog</td>
<td>AVDD18_AUD</td>
<td>10</td>
<td>mA</td>
</tr>
<tr>
<td>AVDD3V3_AUD</td>
<td>100</td>
<td>mA</td>
</tr>
</tbody>
</table>

## 5.4 Power On/Off Sequence

### Power On Sequence

- A short pressure (i.e. 1 second) of the power button will turn on the K1 processor automatically if it was off before (cold start)
- The Power Management IC (PMIC) will turn on <u>firstly</u> the core logic <u>then</u> the external I/O to ensure proper initialization
- PMIC will asserts a Power-On-Reset (POR) to initialize the system and ensure a defined starting state

The order of the involved pins with state change during the power on sequence is depicted below.

![](static/power_on.png)

### Power Off Sequence

- A long pressure (i.e. 6 seconds) of the power button will turn off the K1 processor.

The order of the involved pins with state change during the power off sequence is depicted below.

![](static/power_off.png)

## 5.5 Power Consumption

### In Typical Application Scenarios

To be defined soon.

### In Particular Application Scenarios

To be defined soon.
