-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    magnitude_mat_data8_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    magnitude_mat_data8_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    magnitude_mat_data8_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    magnitude_mat_data8_empty_n : IN STD_LOGIC;
    magnitude_mat_data8_read : OUT STD_LOGIC;
    phase_mat_data9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    phase_mat_data9_num_data_valid : IN STD_LOGIC_VECTOR (13 downto 0);
    phase_mat_data9_fifo_cap : IN STD_LOGIC_VECTOR (13 downto 0);
    phase_mat_data9_empty_n : IN STD_LOGIC;
    phase_mat_data9_read : OUT STD_LOGIC;
    nms_mat_data10_din : OUT STD_LOGIC_VECTOR (1 downto 0);
    nms_mat_data10_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    nms_mat_data10_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    nms_mat_data10_full_n : IN STD_LOGIC;
    nms_mat_data10_write : OUT STD_LOGIC;
    low_threshold_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    low_threshold_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    low_threshold_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    low_threshold_empty_n : IN STD_LOGIC;
    low_threshold_read : OUT STD_LOGIC;
    high_threshold_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    high_threshold_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    high_threshold_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    high_threshold_empty_n : IN STD_LOGIC;
    high_threshold_read : OUT STD_LOGIC;
    imgheight_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    imgheight_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    imgheight_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    imgheight_empty_n : IN STD_LOGIC;
    imgheight_read : OUT STD_LOGIC;
    imgwidth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    imgwidth_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    imgwidth_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    imgwidth_empty_n : IN STD_LOGIC;
    imgwidth_read : OUT STD_LOGIC;
    img_height_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    img_height_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_height_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_height_c_full_n : IN STD_LOGIC;
    img_height_c_write : OUT STD_LOGIC;
    img_width_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    img_width_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_width_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_width_c_full_n : IN STD_LOGIC;
    img_width_c_write : OUT STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv8_2D : STD_LOGIC_VECTOR (7 downto 0) := "00101101";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_5A : STD_LOGIC_VECTOR (7 downto 0) := "01011010";
    constant ap_const_lv8_87 : STD_LOGIC_VECTOR (7 downto 0) := "10000111";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal nms_mat_data10_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal low_threshold_blk_n : STD_LOGIC;
    signal high_threshold_blk_n : STD_LOGIC;
    signal imgheight_blk_n : STD_LOGIC;
    signal imgwidth_blk_n : STD_LOGIC;
    signal img_height_c_blk_n : STD_LOGIC;
    signal img_width_c_blk_n : STD_LOGIC;
    signal imgwidth_read_reg_878 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgheight_read_reg_884 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_high_threshold_reg_890 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_low_threshold_reg_896 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1035_fu_283_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1035_reg_902 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal zext_ln1035_1_fu_286_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1035_1_reg_907 : STD_LOGIC_VECTOR (15 downto 0);
    signal bottom_V_fu_355_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal bottom_V_reg_915 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln1027_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mid_V_fu_386_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal mid_V_reg_920 : STD_LOGIC_VECTOR (1 downto 0);
    signal top_V_fu_417_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal top_V_reg_925 : STD_LOGIC_VECTOR (1 downto 0);
    signal cmp_i_i163_i_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i163_i_reg_930 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_73_fu_432_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_73_reg_935 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_74_fu_437_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_74_reg_940 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_75_fu_442_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_75_reg_945 : STD_LOGIC_VECTOR (0 downto 0);
    signal angle_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal angle_V_ce0 : STD_LOGIC;
    signal angle_V_we0 : STD_LOGIC;
    signal angle_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal angle_V_ce1 : STD_LOGIC;
    signal angle_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal angle_V_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_ce0 : STD_LOGIC;
    signal buf_V_we0 : STD_LOGIC;
    signal buf_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_V_ce1 : STD_LOGIC;
    signal buf_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_1_ce0 : STD_LOGIC;
    signal buf_V_1_we0 : STD_LOGIC;
    signal buf_V_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_V_1_ce1 : STD_LOGIC;
    signal buf_V_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_V_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_start : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_done : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_idle : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_ready : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_magnitude_mat_data8_read : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_phase_mat_data9_read : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_ce0 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_we0 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_ce0 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_we0 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_ce0 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_we0 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_ext_blocking_n : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_str_blocking_n : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_int_blocking_n : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_start : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_done : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_idle : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_ready : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_magnitude_mat_data8_read : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_phase_mat_data9_read : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_nms_mat_data10_din : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_nms_mat_data10_write : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_ce0 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_we0 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_ce1 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_ce0 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_we0 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_ce1 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_ce0 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_we0 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_ce1 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_ce0 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_we0 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_ce1 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_ce0 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_we0 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_ce1 : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp31_i_i_0_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp31_i_i_0_out_ap_vld : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp23_i_i_0_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp23_i_i_0_out_ap_vld : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp20_i_i_0_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp20_i_i_0_out_ap_vld : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out_ap_vld : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp9_i_i_0_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp9_i_i_0_out_ap_vld : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp2_i_i_0_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp2_i_i_0_out_ap_vld : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp131_0_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp131_0_out_ap_vld : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_ext_blocking_n : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_str_blocking_n : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_int_blocking_n : STD_LOGIC;
    signal grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal row_ind_V_fu_96 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_2_fu_471_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal read_ind_V_fu_100 : STD_LOGIC_VECTOR (12 downto 0);
    signal read_ind_V_2_fu_485_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal write_ind_V_fu_104 : STD_LOGIC_VECTOR (12 downto 0);
    signal write_ind_V_2_fu_499_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_V_fu_108 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_V_3_fu_507_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal top_fu_112 : STD_LOGIC_VECTOR (1 downto 0);
    signal mid_fu_116 : STD_LOGIC_VECTOR (1 downto 0);
    signal bottom_fu_120 : STD_LOGIC_VECTOR (1 downto 0);
    signal P0_V_fu_781_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1027_fu_292_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln368_fu_319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln368_2_fu_339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln368_1_fu_333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_68_fu_349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_67_fu_345_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln368_fu_325_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_70_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_69_fu_372_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln368_1_fu_364_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_72_fu_411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_71_fu_403_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln368_2_fu_395_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_ind_V_1_fu_447_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1019_fu_465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_ind_V_1_fu_453_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1019_1_fu_479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_ind_V_1_fu_459_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1019_2_fu_493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_586_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_2_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_4_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1031_fu_594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_1_fu_580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_1_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln211_fu_605_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1035_4_fu_645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_5_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln65_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_3_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln65_1_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_663_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln46_fu_625_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1031_fu_691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1031_2_fu_697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_6_fu_679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_fu_703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_5_fu_685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_1_fu_709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_fu_715_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1019_fu_671_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1035_fu_569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_7_fu_731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_6_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_1_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_2_fu_755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1019_fu_769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1019_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1019_1_fu_723_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln105_fu_761_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_int_blocking_cur_n : STD_LOGIC;
    signal ap_ext_blocking_sub_n : STD_LOGIC;
    signal ap_wait_0 : STD_LOGIC;
    signal ap_sub_ext_blocking_0 : STD_LOGIC;
    signal ap_wait_1 : STD_LOGIC;
    signal ap_sub_ext_blocking_1 : STD_LOGIC;
    signal ap_str_blocking_sub_n : STD_LOGIC;
    signal ap_sub_str_blocking_0 : STD_LOGIC;
    signal ap_sub_str_blocking_1 : STD_LOGIC;
    signal ap_int_blocking_sub_n : STD_LOGIC;
    signal ap_sub_int_blocking_0 : STD_LOGIC;
    signal ap_sub_int_blocking_1 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component canny_accel_xFSuppression3x3_Pipeline_bufColLoop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        magnitude_mat_data8_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        magnitude_mat_data8_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        magnitude_mat_data8_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        magnitude_mat_data8_empty_n : IN STD_LOGIC;
        magnitude_mat_data8_read : OUT STD_LOGIC;
        phase_mat_data9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        phase_mat_data9_num_data_valid : IN STD_LOGIC_VECTOR (13 downto 0);
        phase_mat_data9_fifo_cap : IN STD_LOGIC_VECTOR (13 downto 0);
        phase_mat_data9_empty_n : IN STD_LOGIC;
        phase_mat_data9_read : OUT STD_LOGIC;
        imgwidth_load : IN STD_LOGIC_VECTOR (15 downto 0);
        angle_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        angle_V_ce0 : OUT STD_LOGIC;
        angle_V_we0 : OUT STD_LOGIC;
        angle_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_1_ce0 : OUT STD_LOGIC;
        buf_V_1_we0 : OUT STD_LOGIC;
        buf_V_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_we0 : OUT STD_LOGIC;
        buf_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component canny_accel_xFSuppression3x3_Pipeline_colLoop1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        magnitude_mat_data8_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        magnitude_mat_data8_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        magnitude_mat_data8_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        magnitude_mat_data8_empty_n : IN STD_LOGIC;
        magnitude_mat_data8_read : OUT STD_LOGIC;
        phase_mat_data9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        phase_mat_data9_num_data_valid : IN STD_LOGIC_VECTOR (13 downto 0);
        phase_mat_data9_fifo_cap : IN STD_LOGIC_VECTOR (13 downto 0);
        phase_mat_data9_empty_n : IN STD_LOGIC;
        phase_mat_data9_read : OUT STD_LOGIC;
        nms_mat_data10_din : OUT STD_LOGIC_VECTOR (1 downto 0);
        nms_mat_data10_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        nms_mat_data10_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        nms_mat_data10_full_n : IN STD_LOGIC;
        nms_mat_data10_write : OUT STD_LOGIC;
        imgwidth_load : IN STD_LOGIC_VECTOR (15 downto 0);
        zext_ln1035 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln1035_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_we0 : OUT STD_LOGIC;
        buf_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_1_ce0 : OUT STD_LOGIC;
        buf_V_1_we0 : OUT STD_LOGIC;
        buf_V_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_V_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_1_ce1 : OUT STD_LOGIC;
        buf_V_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_2_ce0 : OUT STD_LOGIC;
        buf_V_2_we0 : OUT STD_LOGIC;
        buf_V_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_V_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_2_ce1 : OUT STD_LOGIC;
        buf_V_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        top_V : IN STD_LOGIC_VECTOR (1 downto 0);
        mid_V : IN STD_LOGIC_VECTOR (1 downto 0);
        bottom_V : IN STD_LOGIC_VECTOR (1 downto 0);
        angle_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        angle_V_ce0 : OUT STD_LOGIC;
        angle_V_we0 : OUT STD_LOGIC;
        angle_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        angle_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        angle_V_ce1 : OUT STD_LOGIC;
        angle_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        angle_V_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        angle_V_1_ce0 : OUT STD_LOGIC;
        angle_V_1_we0 : OUT STD_LOGIC;
        angle_V_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        angle_V_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        angle_V_1_ce1 : OUT STD_LOGIC;
        angle_V_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        write_ind_V_cast : IN STD_LOGIC_VECTOR (0 downto 0);
        read_ind_V_cast : IN STD_LOGIC_VECTOR (0 downto 0);
        row_ind_V_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        cmp_i_i163_i : IN STD_LOGIC_VECTOR (0 downto 0);
        agg_tmp31_i_i_0_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        agg_tmp31_i_i_0_out_ap_vld : OUT STD_LOGIC;
        agg_tmp23_i_i_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        agg_tmp23_i_i_0_out_ap_vld : OUT STD_LOGIC;
        agg_tmp20_i_i_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        agg_tmp20_i_i_0_out_ap_vld : OUT STD_LOGIC;
        agg_tmp12_i_i_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        agg_tmp12_i_i_0_out_ap_vld : OUT STD_LOGIC;
        agg_tmp9_i_i_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        agg_tmp9_i_i_0_out_ap_vld : OUT STD_LOGIC;
        agg_tmp2_i_i_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        agg_tmp2_i_i_0_out_ap_vld : OUT STD_LOGIC;
        agg_tmp131_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        agg_tmp131_0_out_ap_vld : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s_angle_V_RAM_Ag8j IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s_buf_V_RAM_AUTibs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    angle_V_U : component canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s_angle_V_RAM_Ag8j
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => angle_V_address0,
        ce0 => angle_V_ce0,
        we0 => angle_V_we0,
        d0 => angle_V_d0,
        address1 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_address1,
        ce1 => angle_V_ce1,
        q1 => angle_V_q1);

    angle_V_1_U : component canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s_angle_V_RAM_Ag8j
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_address0,
        ce0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_ce0,
        we0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_we0,
        d0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_d0,
        address1 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_address1,
        ce1 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_ce1,
        q1 => angle_V_1_q1);

    buf_V_U : component canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s_buf_V_RAM_AUTibs
    generic map (
        DataWidth => 16,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_address0,
        ce0 => buf_V_ce0,
        we0 => buf_V_we0,
        d0 => buf_V_d0,
        address1 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_address1,
        ce1 => buf_V_ce1,
        q1 => buf_V_q1);

    buf_V_1_U : component canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s_buf_V_RAM_AUTibs
    generic map (
        DataWidth => 16,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_1_address0,
        ce0 => buf_V_1_ce0,
        we0 => buf_V_1_we0,
        d0 => buf_V_1_d0,
        address1 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_address1,
        ce1 => buf_V_1_ce1,
        q1 => buf_V_1_q1);

    buf_V_2_U : component canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s_buf_V_RAM_AUTibs
    generic map (
        DataWidth => 16,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_address0,
        ce0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_ce0,
        we0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_we0,
        d0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_d0,
        address1 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_address1,
        ce1 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_ce1,
        q1 => buf_V_2_q1);

    grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219 : component canny_accel_xFSuppression3x3_Pipeline_bufColLoop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_start,
        ap_done => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_done,
        ap_idle => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_idle,
        ap_ready => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_ready,
        magnitude_mat_data8_dout => magnitude_mat_data8_dout,
        magnitude_mat_data8_num_data_valid => ap_const_lv2_0,
        magnitude_mat_data8_fifo_cap => ap_const_lv2_0,
        magnitude_mat_data8_empty_n => magnitude_mat_data8_empty_n,
        magnitude_mat_data8_read => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_magnitude_mat_data8_read,
        phase_mat_data9_dout => phase_mat_data9_dout,
        phase_mat_data9_num_data_valid => ap_const_lv14_0,
        phase_mat_data9_fifo_cap => ap_const_lv14_0,
        phase_mat_data9_empty_n => phase_mat_data9_empty_n,
        phase_mat_data9_read => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_phase_mat_data9_read,
        imgwidth_load => imgwidth_read_reg_878,
        angle_V_address0 => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_address0,
        angle_V_ce0 => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_ce0,
        angle_V_we0 => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_we0,
        angle_V_d0 => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_d0,
        buf_V_1_address0 => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_address0,
        buf_V_1_ce0 => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_ce0,
        buf_V_1_we0 => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_we0,
        buf_V_1_d0 => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_d0,
        buf_V_address0 => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_address0,
        buf_V_ce0 => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_ce0,
        buf_V_we0 => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_we0,
        buf_V_d0 => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_d0,
        ap_ext_blocking_n => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_ext_blocking_n,
        ap_str_blocking_n => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_str_blocking_n,
        ap_int_blocking_n => grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_int_blocking_n);

    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231 : component canny_accel_xFSuppression3x3_Pipeline_colLoop1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_start,
        ap_done => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_done,
        ap_idle => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_idle,
        ap_ready => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_ready,
        magnitude_mat_data8_dout => magnitude_mat_data8_dout,
        magnitude_mat_data8_num_data_valid => ap_const_lv2_0,
        magnitude_mat_data8_fifo_cap => ap_const_lv2_0,
        magnitude_mat_data8_empty_n => magnitude_mat_data8_empty_n,
        magnitude_mat_data8_read => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_magnitude_mat_data8_read,
        phase_mat_data9_dout => phase_mat_data9_dout,
        phase_mat_data9_num_data_valid => ap_const_lv14_0,
        phase_mat_data9_fifo_cap => ap_const_lv14_0,
        phase_mat_data9_empty_n => phase_mat_data9_empty_n,
        phase_mat_data9_read => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_phase_mat_data9_read,
        nms_mat_data10_din => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_nms_mat_data10_din,
        nms_mat_data10_num_data_valid => ap_const_lv2_0,
        nms_mat_data10_fifo_cap => ap_const_lv2_0,
        nms_mat_data10_full_n => nms_mat_data10_full_n,
        nms_mat_data10_write => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_nms_mat_data10_write,
        imgwidth_load => imgwidth_read_reg_878,
        zext_ln1035 => p_low_threshold_reg_896,
        zext_ln1035_1 => p_high_threshold_reg_890,
        buf_V_address0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_address0,
        buf_V_ce0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_ce0,
        buf_V_we0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_we0,
        buf_V_d0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_d0,
        buf_V_address1 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_address1,
        buf_V_ce1 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_ce1,
        buf_V_q1 => buf_V_q1,
        buf_V_1_address0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_address0,
        buf_V_1_ce0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_ce0,
        buf_V_1_we0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_we0,
        buf_V_1_d0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_d0,
        buf_V_1_address1 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_address1,
        buf_V_1_ce1 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_ce1,
        buf_V_1_q1 => buf_V_1_q1,
        buf_V_2_address0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_address0,
        buf_V_2_ce0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_ce0,
        buf_V_2_we0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_we0,
        buf_V_2_d0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_d0,
        buf_V_2_address1 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_address1,
        buf_V_2_ce1 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_ce1,
        buf_V_2_q1 => buf_V_2_q1,
        top_V => top_V_reg_925,
        mid_V => mid_V_reg_920,
        bottom_V => bottom_V_reg_915,
        angle_V_address0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_address0,
        angle_V_ce0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_ce0,
        angle_V_we0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_we0,
        angle_V_d0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_d0,
        angle_V_address1 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_address1,
        angle_V_ce1 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_ce1,
        angle_V_q1 => angle_V_q1,
        angle_V_1_address0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_address0,
        angle_V_1_ce0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_ce0,
        angle_V_1_we0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_we0,
        angle_V_1_d0 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_d0,
        angle_V_1_address1 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_address1,
        angle_V_1_ce1 => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_ce1,
        angle_V_1_q1 => angle_V_1_q1,
        write_ind_V_cast => empty_74_reg_940,
        read_ind_V_cast => empty_75_reg_945,
        row_ind_V_cast => empty_73_reg_935,
        cmp_i_i163_i => cmp_i_i163_i_reg_930,
        agg_tmp31_i_i_0_out => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp31_i_i_0_out,
        agg_tmp31_i_i_0_out_ap_vld => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp31_i_i_0_out_ap_vld,
        agg_tmp23_i_i_0_out => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp23_i_i_0_out,
        agg_tmp23_i_i_0_out_ap_vld => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp23_i_i_0_out_ap_vld,
        agg_tmp20_i_i_0_out => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp20_i_i_0_out,
        agg_tmp20_i_i_0_out_ap_vld => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp20_i_i_0_out_ap_vld,
        agg_tmp12_i_i_0_out => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out,
        agg_tmp12_i_i_0_out_ap_vld => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out_ap_vld,
        agg_tmp9_i_i_0_out => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp9_i_i_0_out,
        agg_tmp9_i_i_0_out_ap_vld => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp9_i_i_0_out_ap_vld,
        agg_tmp2_i_i_0_out => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp2_i_i_0_out,
        agg_tmp2_i_i_0_out_ap_vld => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp2_i_i_0_out_ap_vld,
        agg_tmp131_0_out => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp131_0_out,
        agg_tmp131_0_out_ap_vld => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp131_0_out_ap_vld,
        ap_ext_blocking_n => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_ext_blocking_n,
        ap_str_blocking_n => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_str_blocking_n,
        ap_int_blocking_n => grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_int_blocking_n);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1027_fu_296_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_ready = ap_const_logic_1)) then 
                    grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1027_fu_296_p2 = ap_const_lv1_0))) then 
                    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_ready = ap_const_logic_1)) then 
                    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    read_ind_V_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((img_width_c_full_n = ap_const_logic_0) or (img_height_c_full_n = ap_const_logic_0) or (imgwidth_empty_n = ap_const_logic_0) or (imgheight_empty_n = ap_const_logic_0) or (high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read_ind_V_fu_100 <= ap_const_lv13_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1027_fu_296_p2 = ap_const_lv1_0))) then 
                read_ind_V_fu_100 <= read_ind_V_2_fu_485_p3;
            end if; 
        end if;
    end process;

    row_V_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((img_width_c_full_n = ap_const_logic_0) or (img_height_c_full_n = ap_const_logic_0) or (imgwidth_empty_n = ap_const_logic_0) or (imgheight_empty_n = ap_const_logic_0) or (high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                row_V_fu_108 <= ap_const_lv13_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1027_fu_296_p2 = ap_const_lv1_0))) then 
                row_V_fu_108 <= row_V_3_fu_507_p2;
            end if; 
        end if;
    end process;

    row_ind_V_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((img_width_c_full_n = ap_const_logic_0) or (img_height_c_full_n = ap_const_logic_0) or (imgwidth_empty_n = ap_const_logic_0) or (imgheight_empty_n = ap_const_logic_0) or (high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                row_ind_V_fu_96 <= ap_const_lv13_2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1027_fu_296_p2 = ap_const_lv1_0))) then 
                row_ind_V_fu_96 <= row_ind_V_2_fu_471_p3;
            end if; 
        end if;
    end process;

    write_ind_V_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((img_width_c_full_n = ap_const_logic_0) or (img_height_c_full_n = ap_const_logic_0) or (imgwidth_empty_n = ap_const_logic_0) or (imgheight_empty_n = ap_const_logic_0) or (high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                write_ind_V_fu_104 <= ap_const_lv13_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1027_fu_296_p2 = ap_const_lv1_0))) then 
                write_ind_V_fu_104 <= write_ind_V_2_fu_499_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1027_fu_296_p2 = ap_const_lv1_0))) then
                bottom_V_reg_915 <= bottom_V_fu_355_p3;
                bottom_fu_120 <= bottom_V_fu_355_p3;
                cmp_i_i163_i_reg_930 <= cmp_i_i163_i_fu_426_p2;
                empty_73_reg_935 <= empty_73_fu_432_p1;
                empty_74_reg_940 <= empty_74_fu_437_p1;
                empty_75_reg_945 <= empty_75_fu_442_p1;
                mid_V_reg_920 <= mid_V_fu_386_p3;
                mid_fu_116 <= mid_V_fu_386_p3;
                top_V_reg_925 <= top_V_fu_417_p3;
                top_fu_112 <= top_V_fu_417_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                imgheight_read_reg_884 <= imgheight_dout;
                imgwidth_read_reg_878 <= imgwidth_dout;
                p_high_threshold_reg_890 <= high_threshold_dout;
                p_low_threshold_reg_896 <= low_threshold_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                    zext_ln1035_1_reg_907(7 downto 0) <= zext_ln1035_1_fu_286_p1(7 downto 0);
                    zext_ln1035_reg_902(7 downto 0) <= zext_ln1035_fu_283_p1(7 downto 0);
            end if;
        end if;
    end process;
    zext_ln1035_reg_902(15 downto 8) <= "00000000";
    zext_ln1035_1_reg_907(15 downto 8) <= "00000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, nms_mat_data10_full_n, low_threshold_empty_n, high_threshold_empty_n, imgheight_empty_n, imgwidth_empty_n, img_height_c_full_n, img_width_c_full_n, ap_CS_fsm_state7, ap_CS_fsm_state5, icmp_ln1027_fu_296_p2, grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_done, grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((img_width_c_full_n = ap_const_logic_0) or (img_height_c_full_n = ap_const_logic_0) or (imgwidth_empty_n = ap_const_logic_0) or (imgheight_empty_n = ap_const_logic_0) or (high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1027_fu_296_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((nms_mat_data10_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    P0_V_fu_781_p3 <= 
        select_ln1019_1_fu_723_p3 when (and_ln1019_fu_775_p2(0) = '1') else 
        select_ln105_fu_761_p3;
    and_ln1019_fu_775_p2 <= (xor_ln1019_fu_769_p2 and icmp_ln1035_fu_569_p2);
    and_ln105_1_fu_749_p2 <= (icmp_ln1035_6_fu_737_p2 and icmp_ln1035_3_fu_639_p2);
    and_ln105_2_fu_755_p2 <= (and_ln105_fu_743_p2 and and_ln105_1_fu_749_p2);
    and_ln105_fu_743_p2 <= (icmp_ln1035_fu_569_p2 and icmp_ln1019_7_fu_731_p2);
    and_ln46_1_fu_619_p2 <= (icmp_ln1035_1_fu_580_p2 and and_ln46_fu_613_p2);
    and_ln46_fu_613_p2 <= (xor_ln1031_fu_594_p2 and icmp_ln1019_4_fu_574_p2);
    and_ln65_1_fu_657_p2 <= (icmp_ln1035_3_fu_639_p2 and and_ln65_fu_651_p2);
    and_ln65_fu_651_p2 <= (icmp_ln1035_4_fu_645_p2 and icmp_ln1019_5_fu_633_p2);
    and_ln85_1_fu_709_p2 <= (icmp_ln1035_5_fu_685_p2 and and_ln85_fu_703_p2);
    and_ln85_fu_703_p2 <= (xor_ln1031_2_fu_697_p2 and icmp_ln1019_6_fu_679_p2);

    angle_V_address0_assign_proc : process(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_address0, grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            angle_V_address0 <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            angle_V_address0 <= grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_address0;
        else 
            angle_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    angle_V_ce0_assign_proc : process(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_ce0, grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            angle_V_ce0 <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            angle_V_ce0 <= grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_ce0;
        else 
            angle_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    angle_V_ce1_assign_proc : process(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            angle_V_ce1 <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_ce1;
        else 
            angle_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    angle_V_d0_assign_proc : process(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_d0, grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_d0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            angle_V_d0 <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            angle_V_d0 <= grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_d0;
        else 
            angle_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    angle_V_we0_assign_proc : process(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_we0, grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_we0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            angle_V_we0 <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            angle_V_we0 <= grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_we0;
        else 
            angle_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg, low_threshold_empty_n, high_threshold_empty_n, imgheight_empty_n, imgwidth_empty_n, img_height_c_full_n, img_width_c_full_n)
    begin
        if (((img_width_c_full_n = ap_const_logic_0) or (img_height_c_full_n = ap_const_logic_0) or (imgwidth_empty_n = ap_const_logic_0) or (imgheight_empty_n = ap_const_logic_0) or (high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_done)
    begin
        if ((grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_done)
    begin
        if ((grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(nms_mat_data10_full_n)
    begin
        if ((nms_mat_data10_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, low_threshold_empty_n, high_threshold_empty_n, imgheight_empty_n, imgwidth_empty_n, img_height_c_full_n, img_width_c_full_n)
    begin
                ap_block_state1 <= ((img_width_c_full_n = ap_const_logic_0) or (img_height_c_full_n = ap_const_logic_0) or (imgwidth_empty_n = ap_const_logic_0) or (imgheight_empty_n = ap_const_logic_0) or (high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state5, icmp_ln1027_fu_296_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1027_fu_296_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_ext_blocking_n <= (ap_ext_blocking_sub_n and ap_const_logic_1);

    ap_ext_blocking_sub_n_assign_proc : process(ap_wait_0, ap_sub_ext_blocking_0, ap_wait_1, ap_sub_ext_blocking_1)
    begin
        if ((((ap_wait_1 and ap_sub_ext_blocking_1) = ap_const_logic_1) and ((ap_wait_0 and ap_sub_ext_blocking_0) = ap_const_logic_1))) then 
            ap_ext_blocking_sub_n <= ap_const_logic_0;
        else 
            ap_ext_blocking_sub_n <= ap_const_logic_1;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_int_blocking_cur_n <= (nms_mat_data10_blk_n and low_threshold_blk_n and imgwidth_blk_n and imgheight_blk_n and img_width_c_blk_n and img_height_c_blk_n and high_threshold_blk_n);
    ap_int_blocking_n <= (ap_int_blocking_sub_n and ap_int_blocking_cur_n);

    ap_int_blocking_sub_n_assign_proc : process(ap_wait_0, ap_wait_1, ap_sub_int_blocking_0, ap_sub_int_blocking_1)
    begin
        if ((((ap_wait_1 and ap_sub_int_blocking_1) = ap_const_logic_1) and ((ap_wait_0 and ap_sub_int_blocking_0) = ap_const_logic_1))) then 
            ap_int_blocking_sub_n <= ap_const_logic_0;
        else 
            ap_int_blocking_sub_n <= ap_const_logic_1;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    ap_str_blocking_n <= (ap_str_blocking_sub_n and ap_const_logic_1);

    ap_str_blocking_sub_n_assign_proc : process(ap_wait_0, ap_wait_1, ap_sub_str_blocking_0, ap_sub_str_blocking_1)
    begin
        if ((((ap_wait_1 and ap_sub_str_blocking_1) = ap_const_logic_1) and ((ap_wait_0 and ap_sub_str_blocking_0) = ap_const_logic_1))) then 
            ap_str_blocking_sub_n <= ap_const_logic_0;
        else 
            ap_str_blocking_sub_n <= ap_const_logic_1;
        end if; 
    end process;


    ap_sub_ext_blocking_0_assign_proc : process(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_ext_blocking_n)
    begin
        if ((grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_0 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_ext_blocking_1_assign_proc : process(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_ext_blocking_n)
    begin
        if ((grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_1 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_0_assign_proc : process(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_int_blocking_n)
    begin
        if ((grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_0 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_1_assign_proc : process(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_int_blocking_n)
    begin
        if ((grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_1 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_0_assign_proc : process(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_str_blocking_n)
    begin
        if ((grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_0 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_1_assign_proc : process(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_str_blocking_n)
    begin
        if ((grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_1 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_0_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state3 = ap_CS_fsm)) then 
            ap_wait_0 <= ap_const_logic_1;
        else 
            ap_wait_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_1_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state6 = ap_CS_fsm)) then 
            ap_wait_1 <= ap_const_logic_1;
        else 
            ap_wait_1 <= ap_const_logic_0;
        end if; 
    end process;

    bottom_V_fu_355_p3 <= 
        empty_67_fu_345_p1 when (empty_68_fu_349_p2(0) = '1') else 
        select_ln368_fu_325_p3;

    buf_V_1_address0_assign_proc : process(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_address0, grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_1_address0 <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_1_address0 <= grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_address0;
        else 
            buf_V_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_V_1_ce0_assign_proc : process(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_ce0, grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_1_ce0 <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_1_ce0 <= grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_ce0;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_ce1_assign_proc : process(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_1_ce1 <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_ce1;
        else 
            buf_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_d0_assign_proc : process(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_d0, grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_d0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_1_d0 <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_1_d0 <= grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_d0;
        else 
            buf_V_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_1_we0_assign_proc : process(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_we0, grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_we0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_1_we0 <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_1_we0 <= grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_we0;
        else 
            buf_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_address0_assign_proc : process(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_address0, grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_address0 <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_address0 <= grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_address0;
        else 
            buf_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_V_ce0_assign_proc : process(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_ce0, grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_ce0 <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_ce0 <= grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_ce0;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_ce1_assign_proc : process(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_ce1 <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_ce1;
        else 
            buf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_d0_assign_proc : process(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_d0, grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_d0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_d0 <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_d0 <= grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_d0;
        else 
            buf_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_we0_assign_proc : process(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_we0, grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_we0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_we0 <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_we0 <= grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_we0;
        else 
            buf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i163_i_fu_426_p2 <= "1" when (unsigned(zext_ln1027_fu_292_p1) < unsigned(imgheight_read_reg_884)) else "0";
    empty_67_fu_345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln368_2_fu_339_p2),2));
    empty_68_fu_349_p2 <= (icmp_ln368_2_fu_339_p2 or icmp_ln368_1_fu_333_p2);
    empty_69_fu_372_p3 <= 
        ap_const_lv2_0 when (icmp_ln368_2_fu_339_p2(0) = '1') else 
        ap_const_lv2_2;
    empty_70_fu_380_p2 <= (icmp_ln368_2_fu_339_p2 or icmp_ln368_1_fu_333_p2);
    empty_71_fu_403_p3 <= 
        ap_const_lv2_2 when (icmp_ln368_2_fu_339_p2(0) = '1') else 
        ap_const_lv2_1;
    empty_72_fu_411_p2 <= (icmp_ln368_2_fu_339_p2 or icmp_ln368_1_fu_333_p2);
    empty_73_fu_432_p1 <= row_ind_V_fu_96(2 - 1 downto 0);
    empty_74_fu_437_p1 <= write_ind_V_fu_104(1 - 1 downto 0);
    empty_75_fu_442_p1 <= read_ind_V_fu_100(1 - 1 downto 0);
    grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_start <= grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_start_reg;
    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_start <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_start_reg;

    high_threshold_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, high_threshold_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            high_threshold_blk_n <= high_threshold_empty_n;
        else 
            high_threshold_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    high_threshold_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, low_threshold_empty_n, high_threshold_empty_n, imgheight_empty_n, imgwidth_empty_n, img_height_c_full_n, img_width_c_full_n)
    begin
        if ((not(((img_width_c_full_n = ap_const_logic_0) or (img_height_c_full_n = ap_const_logic_0) or (imgwidth_empty_n = ap_const_logic_0) or (imgheight_empty_n = ap_const_logic_0) or (high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            high_threshold_read <= ap_const_logic_1;
        else 
            high_threshold_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1019_1_fu_479_p2 <= "1" when (read_ind_V_1_fu_453_p2 = ap_const_lv13_2) else "0";
    icmp_ln1019_2_fu_493_p2 <= "1" when (write_ind_V_1_fu_459_p2 = ap_const_lv13_2) else "0";
    icmp_ln1019_4_fu_574_p2 <= "1" when (grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp31_i_i_0_out = ap_const_lv8_0) else "0";
    icmp_ln1019_5_fu_633_p2 <= "1" when (grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp31_i_i_0_out = ap_const_lv8_2D) else "0";
    icmp_ln1019_6_fu_679_p2 <= "1" when (grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp31_i_i_0_out = ap_const_lv8_5A) else "0";
    icmp_ln1019_7_fu_731_p2 <= "1" when (grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp31_i_i_0_out = ap_const_lv8_87) else "0";
    icmp_ln1019_fu_465_p2 <= "1" when (row_ind_V_1_fu_447_p2 = ap_const_lv13_3) else "0";
    icmp_ln1027_fu_296_p2 <= "1" when (unsigned(zext_ln1027_fu_292_p1) > unsigned(imgheight_read_reg_884)) else "0";
    icmp_ln1031_fu_691_p2 <= "1" when (signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out) < signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp23_i_i_0_out)) else "0";
    icmp_ln1035_1_fu_580_p2 <= "1" when (signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp9_i_i_0_out) < signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out)) else "0";
    icmp_ln1035_2_fu_600_p2 <= "1" when (signed(zext_ln1035_1_reg_907) < signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out)) else "0";
    icmp_ln1035_3_fu_639_p2 <= "1" when (signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1035_4_fu_645_p2 <= "1" when (signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp20_i_i_0_out) < signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out)) else "0";
    icmp_ln1035_5_fu_685_p2 <= "1" when (signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp2_i_i_0_out) < signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out)) else "0";
    icmp_ln1035_6_fu_737_p2 <= "1" when (signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp131_0_out) < signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out)) else "0";
    icmp_ln1035_fu_569_p2 <= "1" when (signed(zext_ln1035_reg_902) < signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out)) else "0";
    icmp_ln368_1_fu_333_p2 <= "1" when (row_ind_V_fu_96 = ap_const_lv13_0) else "0";
    icmp_ln368_2_fu_339_p2 <= "1" when (row_ind_V_fu_96 = ap_const_lv13_1) else "0";
    icmp_ln368_fu_319_p2 <= "1" when (row_ind_V_fu_96 = ap_const_lv13_2) else "0";

    img_height_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, img_height_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_height_c_blk_n <= img_height_c_full_n;
        else 
            img_height_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_height_c_din <= imgheight_dout;

    img_height_c_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, low_threshold_empty_n, high_threshold_empty_n, imgheight_empty_n, imgwidth_empty_n, img_height_c_full_n, img_width_c_full_n)
    begin
        if ((not(((img_width_c_full_n = ap_const_logic_0) or (img_height_c_full_n = ap_const_logic_0) or (imgwidth_empty_n = ap_const_logic_0) or (imgheight_empty_n = ap_const_logic_0) or (high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_height_c_write <= ap_const_logic_1;
        else 
            img_height_c_write <= ap_const_logic_0;
        end if; 
    end process;


    img_width_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, img_width_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_width_c_blk_n <= img_width_c_full_n;
        else 
            img_width_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_width_c_din <= imgwidth_dout;

    img_width_c_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, low_threshold_empty_n, high_threshold_empty_n, imgheight_empty_n, imgwidth_empty_n, img_height_c_full_n, img_width_c_full_n)
    begin
        if ((not(((img_width_c_full_n = ap_const_logic_0) or (img_height_c_full_n = ap_const_logic_0) or (imgwidth_empty_n = ap_const_logic_0) or (imgheight_empty_n = ap_const_logic_0) or (high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_width_c_write <= ap_const_logic_1;
        else 
            img_width_c_write <= ap_const_logic_0;
        end if; 
    end process;


    imgheight_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, imgheight_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            imgheight_blk_n <= imgheight_empty_n;
        else 
            imgheight_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    imgheight_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, low_threshold_empty_n, high_threshold_empty_n, imgheight_empty_n, imgwidth_empty_n, img_height_c_full_n, img_width_c_full_n)
    begin
        if ((not(((img_width_c_full_n = ap_const_logic_0) or (img_height_c_full_n = ap_const_logic_0) or (imgwidth_empty_n = ap_const_logic_0) or (imgheight_empty_n = ap_const_logic_0) or (high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            imgheight_read <= ap_const_logic_1;
        else 
            imgheight_read <= ap_const_logic_0;
        end if; 
    end process;


    imgwidth_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, imgwidth_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            imgwidth_blk_n <= imgwidth_empty_n;
        else 
            imgwidth_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    imgwidth_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, low_threshold_empty_n, high_threshold_empty_n, imgheight_empty_n, imgwidth_empty_n, img_height_c_full_n, img_width_c_full_n)
    begin
        if ((not(((img_width_c_full_n = ap_const_logic_0) or (img_height_c_full_n = ap_const_logic_0) or (imgwidth_empty_n = ap_const_logic_0) or (imgheight_empty_n = ap_const_logic_0) or (high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            imgwidth_read <= ap_const_logic_1;
        else 
            imgwidth_read <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln1027_fu_296_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1027_fu_296_p2 = ap_const_lv1_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    low_threshold_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, low_threshold_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            low_threshold_blk_n <= low_threshold_empty_n;
        else 
            low_threshold_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    low_threshold_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, low_threshold_empty_n, high_threshold_empty_n, imgheight_empty_n, imgwidth_empty_n, img_height_c_full_n, img_width_c_full_n)
    begin
        if ((not(((img_width_c_full_n = ap_const_logic_0) or (img_height_c_full_n = ap_const_logic_0) or (imgwidth_empty_n = ap_const_logic_0) or (imgheight_empty_n = ap_const_logic_0) or (high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            low_threshold_read <= ap_const_logic_1;
        else 
            low_threshold_read <= ap_const_logic_0;
        end if; 
    end process;


    magnitude_mat_data8_read_assign_proc : process(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_magnitude_mat_data8_read, grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_magnitude_mat_data8_read, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            magnitude_mat_data8_read <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_magnitude_mat_data8_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            magnitude_mat_data8_read <= grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_magnitude_mat_data8_read;
        else 
            magnitude_mat_data8_read <= ap_const_logic_0;
        end if; 
    end process;

    mid_V_fu_386_p3 <= 
        empty_69_fu_372_p3 when (empty_70_fu_380_p2(0) = '1') else 
        select_ln368_1_fu_364_p3;

    nms_mat_data10_blk_n_assign_proc : process(nms_mat_data10_full_n, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            nms_mat_data10_blk_n <= nms_mat_data10_full_n;
        else 
            nms_mat_data10_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    nms_mat_data10_din_assign_proc : process(nms_mat_data10_full_n, ap_CS_fsm_state7, grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_nms_mat_data10_din, ap_CS_fsm_state6, P0_V_fu_781_p3)
    begin
        if (((nms_mat_data10_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            nms_mat_data10_din <= P0_V_fu_781_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            nms_mat_data10_din <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_nms_mat_data10_din;
        else 
            nms_mat_data10_din <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_nms_mat_data10_din;
        end if; 
    end process;


    nms_mat_data10_write_assign_proc : process(nms_mat_data10_full_n, ap_CS_fsm_state7, grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_nms_mat_data10_write, ap_CS_fsm_state6)
    begin
        if (((nms_mat_data10_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            nms_mat_data10_write <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            nms_mat_data10_write <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_nms_mat_data10_write;
        else 
            nms_mat_data10_write <= ap_const_logic_0;
        end if; 
    end process;


    phase_mat_data9_read_assign_proc : process(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_phase_mat_data9_read, grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_phase_mat_data9_read, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            phase_mat_data9_read <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_phase_mat_data9_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            phase_mat_data9_read <= grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_phase_mat_data9_read;
        else 
            phase_mat_data9_read <= ap_const_logic_0;
        end if; 
    end process;

    read_ind_V_1_fu_453_p2 <= std_logic_vector(unsigned(read_ind_V_fu_100) + unsigned(ap_const_lv13_1));
    read_ind_V_2_fu_485_p3 <= 
        ap_const_lv13_0 when (icmp_ln1019_1_fu_479_p2(0) = '1') else 
        read_ind_V_1_fu_453_p2;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    row_V_3_fu_507_p2 <= std_logic_vector(unsigned(row_V_fu_108) + unsigned(ap_const_lv13_1));
    row_ind_V_1_fu_447_p2 <= std_logic_vector(unsigned(row_ind_V_fu_96) + unsigned(ap_const_lv13_1));
    row_ind_V_2_fu_471_p3 <= 
        ap_const_lv13_0 when (icmp_ln1019_fu_465_p2(0) = '1') else 
        row_ind_V_1_fu_447_p2;
    select_ln1019_1_fu_723_p3 <= 
        select_ln85_fu_715_p3 when (icmp_ln1019_6_fu_679_p2(0) = '1') else 
        select_ln1019_fu_671_p3;
    select_ln1019_fu_671_p3 <= 
        select_ln65_fu_663_p3 when (icmp_ln1019_5_fu_633_p2(0) = '1') else 
        select_ln46_fu_625_p3;
    select_ln105_fu_761_p3 <= 
        select_ln211_fu_605_p3 when (and_ln105_2_fu_755_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln211_fu_605_p3 <= 
        ap_const_lv2_3 when (icmp_ln1035_2_fu_600_p2(0) = '1') else 
        ap_const_lv2_1;
    select_ln368_1_fu_364_p3 <= 
        ap_const_lv2_1 when (icmp_ln368_fu_319_p2(0) = '1') else 
        mid_fu_116;
    select_ln368_2_fu_395_p3 <= 
        ap_const_lv2_0 when (icmp_ln368_fu_319_p2(0) = '1') else 
        top_fu_112;
    select_ln368_fu_325_p3 <= 
        ap_const_lv2_2 when (icmp_ln368_fu_319_p2(0) = '1') else 
        bottom_fu_120;
    select_ln46_fu_625_p3 <= 
        select_ln211_fu_605_p3 when (and_ln46_1_fu_619_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln65_fu_663_p3 <= 
        select_ln211_fu_605_p3 when (and_ln65_1_fu_657_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln85_fu_715_p3 <= 
        select_ln211_fu_605_p3 when (and_ln85_1_fu_709_p2(0) = '1') else 
        ap_const_lv2_0;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_586_p3 <= grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out(15 downto 15);
    top_V_fu_417_p3 <= 
        empty_71_fu_403_p3 when (empty_72_fu_411_p2(0) = '1') else 
        select_ln368_2_fu_395_p3;
    write_ind_V_1_fu_459_p2 <= std_logic_vector(unsigned(write_ind_V_fu_104) + unsigned(ap_const_lv13_1));
    write_ind_V_2_fu_499_p3 <= 
        ap_const_lv13_0 when (icmp_ln1019_2_fu_493_p2(0) = '1') else 
        write_ind_V_1_fu_459_p2;
    xor_ln1019_fu_769_p2 <= (icmp_ln1019_7_fu_731_p2 xor ap_const_lv1_1);
    xor_ln1031_2_fu_697_p2 <= (icmp_ln1031_fu_691_p2 xor ap_const_lv1_1);
    xor_ln1031_fu_594_p2 <= (tmp_fu_586_p3 xor ap_const_lv1_1);
    zext_ln1027_fu_292_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_V_fu_108),16));
    zext_ln1035_1_fu_286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_high_threshold_reg_890),16));
    zext_ln1035_fu_283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_low_threshold_reg_896),16));
end behav;
