ARM GAS  /tmp/ccgv18Lq.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB132:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** 
  27:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccgv18Lq.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** 
  32:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32l4xx_hal_msp.c **** 
  37:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32l4xx_hal_msp.c **** 
  42:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32l4xx_hal_msp.c **** 
  47:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32l4xx_hal_msp.c **** 
  52:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32l4xx_hal_msp.c **** 
  57:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32l4xx_hal_msp.c **** 
  59:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32l4xx_hal_msp.c **** /**
  61:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32l4xx_hal_msp.c ****   */
  63:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32l4xx_hal_msp.c **** 
  67:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32l4xx_hal_msp.c **** 
  69:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 69 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 69 3 view .LVU2
  43              		.loc 1 69 3 view .LVU3
  44 0004 0D4B     		ldr	r3, .L3
  45 0006 1A6E     		ldr	r2, [r3, #96]
  46 0008 42F00102 		orr	r2, r2, #1
ARM GAS  /tmp/ccgv18Lq.s 			page 3


  47 000c 1A66     		str	r2, [r3, #96]
  48              		.loc 1 69 3 view .LVU4
  49 000e 1A6E     		ldr	r2, [r3, #96]
  50 0010 02F00102 		and	r2, r2, #1
  51 0014 0092     		str	r2, [sp]
  52              		.loc 1 69 3 view .LVU5
  53 0016 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 70 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 70 3 view .LVU8
  59              		.loc 1 70 3 view .LVU9
  60 0018 9A6D     		ldr	r2, [r3, #88]
  61 001a 42F08052 		orr	r2, r2, #268435456
  62 001e 9A65     		str	r2, [r3, #88]
  63              		.loc 1 70 3 view .LVU10
  64 0020 9B6D     		ldr	r3, [r3, #88]
  65 0022 03F08053 		and	r3, r3, #268435456
  66 0026 0193     		str	r3, [sp, #4]
  67              		.loc 1 70 3 view .LVU11
  68 0028 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32l4xx_hal_msp.c **** 
  72:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32l4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  74:Core/Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  71              		.loc 1 74 3 view .LVU13
  72 002a 0022     		movs	r2, #0
  73 002c 0F21     		movs	r1, #15
  74 002e 6FF00100 		mvn	r0, #1
  75 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  76              	.LVL0:
  75:Core/Src/stm32l4xx_hal_msp.c **** 
  76:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32l4xx_hal_msp.c **** 
  78:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32l4xx_hal_msp.c **** }
  77              		.loc 1 79 1 is_stmt 0 view .LVU14
  78 0036 03B0     		add	sp, sp, #12
  79              	.LCFI2:
  80              		.cfi_def_cfa_offset 4
  81              		@ sp needed
  82 0038 5DF804FB 		ldr	pc, [sp], #4
  83              	.L4:
  84              		.align	2
  85              	.L3:
  86 003c 00100240 		.word	1073876992
  87              		.cfi_endproc
  88              	.LFE132:
  90              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  91              		.align	1
  92              		.global	HAL_UART_MspInit
  93              		.syntax unified
  94              		.thumb
ARM GAS  /tmp/ccgv18Lq.s 			page 4


  95              		.thumb_func
  97              	HAL_UART_MspInit:
  98              	.LVL1:
  99              	.LFB133:
  80:Core/Src/stm32l4xx_hal_msp.c **** 
  81:Core/Src/stm32l4xx_hal_msp.c **** /**
  82:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
  83:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
  85:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32l4xx_hal_msp.c **** */
  87:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  88:Core/Src/stm32l4xx_hal_msp.c **** {
 100              		.loc 1 88 1 is_stmt 1 view -0
 101              		.cfi_startproc
 102              		@ args = 0, pretend = 0, frame = 168
 103              		@ frame_needed = 0, uses_anonymous_args = 0
 104              		.loc 1 88 1 is_stmt 0 view .LVU16
 105 0000 10B5     		push	{r4, lr}
 106              	.LCFI3:
 107              		.cfi_def_cfa_offset 8
 108              		.cfi_offset 4, -8
 109              		.cfi_offset 14, -4
 110 0002 AAB0     		sub	sp, sp, #168
 111              	.LCFI4:
 112              		.cfi_def_cfa_offset 176
 113 0004 0446     		mov	r4, r0
  89:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 114              		.loc 1 89 3 is_stmt 1 view .LVU17
 115              		.loc 1 89 20 is_stmt 0 view .LVU18
 116 0006 0021     		movs	r1, #0
 117 0008 2591     		str	r1, [sp, #148]
 118 000a 2691     		str	r1, [sp, #152]
 119 000c 2791     		str	r1, [sp, #156]
 120 000e 2891     		str	r1, [sp, #160]
 121 0010 2991     		str	r1, [sp, #164]
  90:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 122              		.loc 1 90 3 is_stmt 1 view .LVU19
 123              		.loc 1 90 28 is_stmt 0 view .LVU20
 124 0012 8822     		movs	r2, #136
 125 0014 03A8     		add	r0, sp, #12
 126              	.LVL2:
 127              		.loc 1 90 28 view .LVU21
 128 0016 FFF7FEFF 		bl	memset
 129              	.LVL3:
  91:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 130              		.loc 1 91 3 is_stmt 1 view .LVU22
 131              		.loc 1 91 11 is_stmt 0 view .LVU23
 132 001a 2268     		ldr	r2, [r4]
 133              		.loc 1 91 5 view .LVU24
 134 001c 184B     		ldr	r3, .L11
 135 001e 9A42     		cmp	r2, r3
 136 0020 01D0     		beq	.L9
 137              	.L5:
  92:Core/Src/stm32l4xx_hal_msp.c ****   {
  93:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
  94:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccgv18Lq.s 			page 5


  95:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
  96:Core/Src/stm32l4xx_hal_msp.c **** 
  97:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
  98:Core/Src/stm32l4xx_hal_msp.c ****   */
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 100:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 101:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 102:Core/Src/stm32l4xx_hal_msp.c ****     {
 103:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 104:Core/Src/stm32l4xx_hal_msp.c ****     }
 105:Core/Src/stm32l4xx_hal_msp.c **** 
 106:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 107:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 108:Core/Src/stm32l4xx_hal_msp.c **** 
 109:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 110:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 111:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 112:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 113:Core/Src/stm32l4xx_hal_msp.c ****     */
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 118:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 119:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 120:Core/Src/stm32l4xx_hal_msp.c **** 
 121:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 122:Core/Src/stm32l4xx_hal_msp.c **** 
 123:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 124:Core/Src/stm32l4xx_hal_msp.c ****   }
 125:Core/Src/stm32l4xx_hal_msp.c **** 
 126:Core/Src/stm32l4xx_hal_msp.c **** }
 138              		.loc 1 126 1 view .LVU25
 139 0022 2AB0     		add	sp, sp, #168
 140              	.LCFI5:
 141              		.cfi_remember_state
 142              		.cfi_def_cfa_offset 8
 143              		@ sp needed
 144 0024 10BD     		pop	{r4, pc}
 145              	.LVL4:
 146              	.L9:
 147              	.LCFI6:
 148              		.cfi_restore_state
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 149              		.loc 1 99 5 is_stmt 1 view .LVU26
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 150              		.loc 1 99 40 is_stmt 0 view .LVU27
 151 0026 0223     		movs	r3, #2
 152 0028 0393     		str	r3, [sp, #12]
 100:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 153              		.loc 1 100 5 is_stmt 1 view .LVU28
 101:Core/Src/stm32l4xx_hal_msp.c ****     {
 154              		.loc 1 101 5 view .LVU29
 101:Core/Src/stm32l4xx_hal_msp.c ****     {
 155              		.loc 1 101 9 is_stmt 0 view .LVU30
 156 002a 03A8     		add	r0, sp, #12
 157 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
ARM GAS  /tmp/ccgv18Lq.s 			page 6


 158              	.LVL5:
 101:Core/Src/stm32l4xx_hal_msp.c ****     {
 159              		.loc 1 101 8 view .LVU31
 160 0030 10BB     		cbnz	r0, .L10
 161              	.L7:
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 162              		.loc 1 107 5 is_stmt 1 view .LVU32
 163              	.LBB4:
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 164              		.loc 1 107 5 view .LVU33
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 165              		.loc 1 107 5 view .LVU34
 166 0032 144B     		ldr	r3, .L11+4
 167 0034 9A6D     		ldr	r2, [r3, #88]
 168 0036 42F40032 		orr	r2, r2, #131072
 169 003a 9A65     		str	r2, [r3, #88]
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 170              		.loc 1 107 5 view .LVU35
 171 003c 9A6D     		ldr	r2, [r3, #88]
 172 003e 02F40032 		and	r2, r2, #131072
 173 0042 0192     		str	r2, [sp, #4]
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 174              		.loc 1 107 5 view .LVU36
 175 0044 019A     		ldr	r2, [sp, #4]
 176              	.LBE4:
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 177              		.loc 1 107 5 view .LVU37
 109:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 178              		.loc 1 109 5 view .LVU38
 179              	.LBB5:
 109:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 180              		.loc 1 109 5 view .LVU39
 109:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 181              		.loc 1 109 5 view .LVU40
 182 0046 DA6C     		ldr	r2, [r3, #76]
 183 0048 42F00102 		orr	r2, r2, #1
 184 004c DA64     		str	r2, [r3, #76]
 109:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 185              		.loc 1 109 5 view .LVU41
 186 004e DB6C     		ldr	r3, [r3, #76]
 187 0050 03F00103 		and	r3, r3, #1
 188 0054 0293     		str	r3, [sp, #8]
 109:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 189              		.loc 1 109 5 view .LVU42
 190 0056 029B     		ldr	r3, [sp, #8]
 191              	.LBE5:
 109:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 192              		.loc 1 109 5 view .LVU43
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 193              		.loc 1 114 5 view .LVU44
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 194              		.loc 1 114 25 is_stmt 0 view .LVU45
 195 0058 0C23     		movs	r3, #12
 196 005a 2593     		str	r3, [sp, #148]
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 197              		.loc 1 115 5 is_stmt 1 view .LVU46
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccgv18Lq.s 			page 7


 198              		.loc 1 115 26 is_stmt 0 view .LVU47
 199 005c 0223     		movs	r3, #2
 200 005e 2693     		str	r3, [sp, #152]
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 201              		.loc 1 116 5 is_stmt 1 view .LVU48
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 202              		.loc 1 116 26 is_stmt 0 view .LVU49
 203 0060 0023     		movs	r3, #0
 204 0062 2793     		str	r3, [sp, #156]
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 205              		.loc 1 117 5 is_stmt 1 view .LVU50
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 206              		.loc 1 117 27 is_stmt 0 view .LVU51
 207 0064 0323     		movs	r3, #3
 208 0066 2893     		str	r3, [sp, #160]
 118:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 209              		.loc 1 118 5 is_stmt 1 view .LVU52
 118:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 210              		.loc 1 118 31 is_stmt 0 view .LVU53
 211 0068 0723     		movs	r3, #7
 212 006a 2993     		str	r3, [sp, #164]
 119:Core/Src/stm32l4xx_hal_msp.c **** 
 213              		.loc 1 119 5 is_stmt 1 view .LVU54
 214 006c 25A9     		add	r1, sp, #148
 215 006e 4FF09040 		mov	r0, #1207959552
 216 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 217              	.LVL6:
 218              		.loc 1 126 1 is_stmt 0 view .LVU55
 219 0076 D4E7     		b	.L5
 220              	.L10:
 103:Core/Src/stm32l4xx_hal_msp.c ****     }
 221              		.loc 1 103 7 is_stmt 1 view .LVU56
 222 0078 FFF7FEFF 		bl	Error_Handler
 223              	.LVL7:
 224 007c D9E7     		b	.L7
 225              	.L12:
 226 007e 00BF     		.align	2
 227              	.L11:
 228 0080 00440040 		.word	1073759232
 229 0084 00100240 		.word	1073876992
 230              		.cfi_endproc
 231              	.LFE133:
 233              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 234              		.align	1
 235              		.global	HAL_UART_MspDeInit
 236              		.syntax unified
 237              		.thumb
 238              		.thumb_func
 240              	HAL_UART_MspDeInit:
 241              	.LVL8:
 242              	.LFB134:
 127:Core/Src/stm32l4xx_hal_msp.c **** 
 128:Core/Src/stm32l4xx_hal_msp.c **** /**
 129:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 130:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 131:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 132:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccgv18Lq.s 			page 8


 133:Core/Src/stm32l4xx_hal_msp.c **** */
 134:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 135:Core/Src/stm32l4xx_hal_msp.c **** {
 243              		.loc 1 135 1 view -0
 244              		.cfi_startproc
 245              		@ args = 0, pretend = 0, frame = 0
 246              		@ frame_needed = 0, uses_anonymous_args = 0
 247              		.loc 1 135 1 is_stmt 0 view .LVU58
 248 0000 08B5     		push	{r3, lr}
 249              	.LCFI7:
 250              		.cfi_def_cfa_offset 8
 251              		.cfi_offset 3, -8
 252              		.cfi_offset 14, -4
 136:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 253              		.loc 1 136 3 is_stmt 1 view .LVU59
 254              		.loc 1 136 11 is_stmt 0 view .LVU60
 255 0002 0268     		ldr	r2, [r0]
 256              		.loc 1 136 5 view .LVU61
 257 0004 074B     		ldr	r3, .L17
 258 0006 9A42     		cmp	r2, r3
 259 0008 00D0     		beq	.L16
 260              	.LVL9:
 261              	.L13:
 137:Core/Src/stm32l4xx_hal_msp.c ****   {
 138:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 139:Core/Src/stm32l4xx_hal_msp.c **** 
 140:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 141:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 142:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 143:Core/Src/stm32l4xx_hal_msp.c **** 
 144:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 145:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 146:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 147:Core/Src/stm32l4xx_hal_msp.c ****     */
 148:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 149:Core/Src/stm32l4xx_hal_msp.c **** 
 150:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 151:Core/Src/stm32l4xx_hal_msp.c **** 
 152:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 153:Core/Src/stm32l4xx_hal_msp.c ****   }
 154:Core/Src/stm32l4xx_hal_msp.c **** 
 155:Core/Src/stm32l4xx_hal_msp.c **** }
 262              		.loc 1 155 1 view .LVU62
 263 000a 08BD     		pop	{r3, pc}
 264              	.LVL10:
 265              	.L16:
 142:Core/Src/stm32l4xx_hal_msp.c **** 
 266              		.loc 1 142 5 is_stmt 1 view .LVU63
 267 000c 064A     		ldr	r2, .L17+4
 268 000e 936D     		ldr	r3, [r2, #88]
 269 0010 23F40033 		bic	r3, r3, #131072
 270 0014 9365     		str	r3, [r2, #88]
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 271              		.loc 1 148 5 view .LVU64
 272 0016 0C21     		movs	r1, #12
 273 0018 4FF09040 		mov	r0, #1207959552
 274              	.LVL11:
ARM GAS  /tmp/ccgv18Lq.s 			page 9


 148:Core/Src/stm32l4xx_hal_msp.c **** 
 275              		.loc 1 148 5 is_stmt 0 view .LVU65
 276 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 277              	.LVL12:
 278              		.loc 1 155 1 view .LVU66
 279 0020 F3E7     		b	.L13
 280              	.L18:
 281 0022 00BF     		.align	2
 282              	.L17:
 283 0024 00440040 		.word	1073759232
 284 0028 00100240 		.word	1073876992
 285              		.cfi_endproc
 286              	.LFE134:
 288              		.text
 289              	.Letext0:
 290              		.file 2 "/root/Linux-Dev/Car-IV-Firmware/Tools/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/includ
 291              		.file 3 "/root/Linux-Dev/Car-IV-Firmware/Tools/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/includ
 292              		.file 4 "../Resources/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 293              		.file 5 "../Resources/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 294              		.file 6 "../Resources/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 295              		.file 7 "../Resources/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 296              		.file 8 "../Resources/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 297              		.file 9 "../Resources/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 298              		.file 10 "Core/Inc/main.h"
 299              		.file 11 "../Resources/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 300              		.file 12 "<built-in>"
ARM GAS  /tmp/ccgv18Lq.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/ccgv18Lq.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccgv18Lq.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccgv18Lq.s:86     .text.HAL_MspInit:000000000000003c $d
     /tmp/ccgv18Lq.s:91     .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccgv18Lq.s:97     .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccgv18Lq.s:228    .text.HAL_UART_MspInit:0000000000000080 $d
     /tmp/ccgv18Lq.s:234    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccgv18Lq.s:240    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccgv18Lq.s:283    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
