Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 192754afe6d44059b947d2f973e30b29 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_1_behav xil_defaultlib.test_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <processador_top> not found while processing module instance <processador_top> [C:/Users/Haroldo/Documents/PCID/processador_DCP/processador_DCP.srcs/sources_1/new/top_module.sv:14]
ERROR: [VRFC 10-2063] Module <memoria_instrucoes> not found while processing module instance <memoria_instrucoes> [C:/Users/Haroldo/Documents/PCID/processador_DCP/processador_DCP.srcs/sources_1/new/top_module.sv:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
