

================================================================
== Vivado HLS Report for 'sort'
================================================================
* Date:           Tue Aug  3 13:09:50 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       optimized
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.674 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      355|     4707| 3.550 us | 47.070 us |  355|  4707|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- copy_in_to_sorting    |        0|      256|         2|          1|          1| 0 ~ 256 |    yes   |
        |- radix_sort            |      352|     4448| 44 ~ 556 |          -|          -|        8|    no    |
        | + init_histogram       |       16|       16|         1|          1|          1|       16|    yes   |
        | + compute_histogram    |        2|      258|         3|          1|          1| 0 ~ 256 |    yes   |
        | + find_digit_location  |       15|       15|         1|          1|          1|       15|    yes   |
        | + re_sort              |        2|      258|         3|          1|          1| 0 ~ 256 |    yes   |
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 5
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 1, States = { 6 }
  Pipeline-2 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-3 : II = 1, D = 1, States = { 12 }
  Pipeline-4 : II = 1, D = 3, States = { 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 6 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 8 
11 --> 12 
12 --> 13 12 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 14 
17 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%previous_sorting_val = alloca [256 x i32], align 4" [./hls-src/huffman_sort.cpp:11->./hls-src/huffman_encoding.cpp:33]   --->   Operation 18 'alloca' 'previous_sorting_val' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%previous_sorting_fre = alloca [256 x i32], align 4" [./hls-src/huffman_sort.cpp:11->./hls-src/huffman_encoding.cpp:33]   --->   Operation 19 'alloca' 'previous_sorting_fre' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sorting_value_V = alloca [256 x i32], align 4" [./hls-src/huffman_sort.cpp:11->./hls-src/huffman_encoding.cpp:33]   --->   Operation 20 'alloca' 'sorting_value_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sorting_frequency_V = alloca [256 x i32], align 4" [./hls-src/huffman_sort.cpp:11->./hls-src/huffman_encoding.cpp:33]   --->   Operation 21 'alloca' 'sorting_frequency_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%current_digit_V = alloca [256 x i4], align 1" [./hls-src/huffman_sort.cpp:15->./hls-src/huffman_encoding.cpp:33]   --->   Operation 22 'alloca' 'current_digit_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %n, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 23 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%n_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %n)" [./hls-src/huffman_encoding.cpp:33]   --->   Operation 24 'read' 'n_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %n_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 25 'specinterface' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %n_out, i32 %n_read)" [./hls-src/huffman_encoding.cpp:33]   --->   Operation 26 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %._crit_edge175.i.i" [./hls-src/huffman_sort.cpp:18->./hls-src/huffman_encoding.cpp:33]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i32 [ %j, %copy_in_to_sorting ], [ 0, %entry ]"   --->   Operation 28 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.47ns)   --->   "%icmp_ln20 = icmp eq i32 %j_0_i_i, %n_read" [./hls-src/huffman_sort.cpp:20->./hls-src/huffman_encoding.cpp:33]   --->   Operation 29 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 30 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%j = add nsw i32 %j_0_i_i, 1" [./hls-src/huffman_sort.cpp:20->./hls-src/huffman_encoding.cpp:33]   --->   Operation 31 'add' 'j' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.preheader174.i.i.preheader, label %copy_in_to_sorting" [./hls-src/huffman_sort.cpp:20->./hls-src/huffman_encoding.cpp:33]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i32 %j_0_i_i to i64" [./hls-src/huffman_sort.cpp:22->./hls-src/huffman_encoding.cpp:33]   --->   Operation 33 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%in_value_V_addr = getelementptr [256 x i32]* %in_value_V, i64 0, i64 %zext_ln22" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:22->./hls-src/huffman_encoding.cpp:33]   --->   Operation 34 'getelementptr' 'in_value_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%in_value_V_load = load i32* %in_value_V_addr, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:22->./hls-src/huffman_encoding.cpp:33]   --->   Operation 35 'load' 'in_value_V_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%in_frequency_V_addr = getelementptr [256 x i32]* %in_frequency_V, i64 0, i64 %zext_ln22" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:22->./hls-src/huffman_encoding.cpp:33]   --->   Operation 36 'getelementptr' 'in_frequency_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%in_frequency_V_load = load i32* %in_frequency_V_addr, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:22->./hls-src/huffman_encoding.cpp:33]   --->   Operation 37 'load' 'in_frequency_V_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str523) nounwind" [./hls-src/huffman_sort.cpp:20->./hls-src/huffman_encoding.cpp:33]   --->   Operation 38 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str523)" [./hls-src/huffman_sort.cpp:20->./hls-src/huffman_encoding.cpp:33]   --->   Operation 39 'specregionbegin' 'tmp_i_i' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str119) nounwind" [./hls-src/huffman_sort.cpp:21->./hls-src/huffman_encoding.cpp:33]   --->   Operation 40 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (3.25ns)   --->   "%in_value_V_load = load i32* %in_value_V_addr, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:22->./hls-src/huffman_encoding.cpp:33]   --->   Operation 41 'load' 'in_value_V_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sorting_value_V_addr = getelementptr [256 x i32]* %sorting_value_V, i64 0, i64 %zext_ln22" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:22->./hls-src/huffman_encoding.cpp:33]   --->   Operation 42 'getelementptr' 'sorting_value_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.25ns)   --->   "store i32 %in_value_V_load, i32* %sorting_value_V_addr, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:22->./hls-src/huffman_encoding.cpp:33]   --->   Operation 43 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 44 [1/2] (3.25ns)   --->   "%in_frequency_V_load = load i32* %in_frequency_V_addr, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:22->./hls-src/huffman_encoding.cpp:33]   --->   Operation 44 'load' 'in_frequency_V_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sorting_frequency_V_s = getelementptr [256 x i32]* %sorting_frequency_V, i64 0, i64 %zext_ln22" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:22->./hls-src/huffman_encoding.cpp:33]   --->   Operation 45 'getelementptr' 'sorting_frequency_V_s' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (3.25ns)   --->   "store i32 %in_frequency_V_load, i32* %sorting_frequency_V_s, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:22->./hls-src/huffman_encoding.cpp:33]   --->   Operation 46 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str523, i32 %tmp_i_i)" [./hls-src/huffman_sort.cpp:23->./hls-src/huffman_encoding.cpp:33]   --->   Operation 47 'specregionend' 'empty_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %._crit_edge175.i.i" [./hls-src/huffman_sort.cpp:20->./hls-src/huffman_encoding.cpp:33]   --->   Operation 48 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 49 [1/1] (1.76ns)   --->   "br label %.preheader174.i.i" [./hls-src/huffman_sort.cpp:26->./hls-src/huffman_encoding.cpp:33]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 1.76>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%digit_location_15_V = phi i32 [ %digit_location_15_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 50 'phi' 'digit_location_15_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%digit_location_14_V = phi i32 [ %digit_location_14_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 51 'phi' 'digit_location_14_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%digit_location_13_V = phi i32 [ %digit_location_13_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 52 'phi' 'digit_location_13_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%digit_location_12_V = phi i32 [ %digit_location_12_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 53 'phi' 'digit_location_12_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%digit_location_11_V = phi i32 [ %digit_location_11_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 54 'phi' 'digit_location_11_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%digit_location_10_V = phi i32 [ %digit_location_10_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 55 'phi' 'digit_location_10_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%digit_location_9_V_s = phi i32 [ %digit_location_9_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 56 'phi' 'digit_location_9_V_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%digit_location_8_V_s = phi i32 [ %digit_location_8_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 57 'phi' 'digit_location_8_V_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%digit_location_7_V_s = phi i32 [ %digit_location_7_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 58 'phi' 'digit_location_7_V_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%digit_location_6_V_s = phi i32 [ %digit_location_6_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 59 'phi' 'digit_location_6_V_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%digit_location_5_V_s = phi i32 [ %digit_location_5_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 60 'phi' 'digit_location_5_V_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%digit_location_4_V_s = phi i32 [ %digit_location_4_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 61 'phi' 'digit_location_4_V_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%digit_location_3_V_s = phi i32 [ %digit_location_3_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 62 'phi' 'digit_location_3_V_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%digit_location_2_V_s = phi i32 [ %digit_location_2_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 63 'phi' 'digit_location_2_V_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%digit_location_1_V_s = phi i32 [ %digit_location_1_V_32, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 64 'phi' 'digit_location_1_V_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%digit_histogram_15_s = phi i32 [ %digit_histogram_15_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 65 'phi' 'digit_histogram_15_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%digit_histogram_14_s = phi i32 [ %digit_histogram_14_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 66 'phi' 'digit_histogram_14_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%digit_histogram_13_s = phi i32 [ %digit_histogram_13_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 67 'phi' 'digit_histogram_13_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%digit_histogram_12_s = phi i32 [ %digit_histogram_12_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 68 'phi' 'digit_histogram_12_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%digit_histogram_11_s = phi i32 [ %digit_histogram_11_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 69 'phi' 'digit_histogram_11_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%digit_histogram_10_s = phi i32 [ %digit_histogram_10_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 70 'phi' 'digit_histogram_10_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%digit_histogram_9_V = phi i32 [ %digit_histogram_9_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 71 'phi' 'digit_histogram_9_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%digit_histogram_8_V = phi i32 [ %digit_histogram_8_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 72 'phi' 'digit_histogram_8_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%digit_histogram_7_V = phi i32 [ %digit_histogram_7_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 73 'phi' 'digit_histogram_7_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%digit_histogram_6_V = phi i32 [ %digit_histogram_6_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 74 'phi' 'digit_histogram_6_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%digit_histogram_5_V = phi i32 [ %digit_histogram_5_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 75 'phi' 'digit_histogram_5_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%digit_histogram_4_V = phi i32 [ %digit_histogram_4_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 76 'phi' 'digit_histogram_4_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%digit_histogram_3_V = phi i32 [ %digit_histogram_3_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 77 'phi' 'digit_histogram_3_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%digit_histogram_2_V = phi i32 [ %digit_histogram_2_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 78 'phi' 'digit_histogram_2_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%digit_histogram_1_V = phi i32 [ %digit_histogram_1_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 79 'phi' 'digit_histogram_1_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%digit_histogram_0_V_2 = phi i32 [ %digit_histogram_0_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 80 'phi' 'digit_histogram_0_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%op2_assign = phi i6 [ %shift, %radix_sort_end ], [ 0, %.preheader174.i.i.preheader ]"   --->   Operation 81 'phi' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %op2_assign, i32 5)" [./hls-src/huffman_sort.cpp:26->./hls-src/huffman_encoding.cpp:33]   --->   Operation 82 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 83 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.exit, label %radix_sort_begin" [./hls-src/huffman_sort.cpp:26->./hls-src/huffman_encoding.cpp:33]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %op2_assign to i32" [./hls-src/huffman_sort.cpp:26->./hls-src/huffman_encoding.cpp:33]   --->   Operation 85 'zext' 'zext_ln26' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str624) nounwind" [./hls-src/huffman_sort.cpp:26->./hls-src/huffman_encoding.cpp:33]   --->   Operation 86 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_3_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str624)" [./hls-src/huffman_sort.cpp:26->./hls-src/huffman_encoding.cpp:33]   --->   Operation 87 'specregionbegin' 'tmp_3_i_i' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.76ns)   --->   "br label %0" [./hls-src/huffman_sort.cpp:28->./hls-src/huffman_encoding.cpp:33]   --->   Operation 88 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 89 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.78>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%digit_histogram_15_1 = phi i32 [ %digit_histogram_15_s, %radix_sort_begin ], [ %digit_histogram_15_2, %init_histogram_end ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 90 'phi' 'digit_histogram_15_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%digit_histogram_14_1 = phi i32 [ %digit_histogram_14_s, %radix_sort_begin ], [ %digit_histogram_14_2, %init_histogram_end ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 91 'phi' 'digit_histogram_14_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%digit_histogram_13_1 = phi i32 [ %digit_histogram_13_s, %radix_sort_begin ], [ %digit_histogram_13_2, %init_histogram_end ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 92 'phi' 'digit_histogram_13_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%digit_histogram_12_1 = phi i32 [ %digit_histogram_12_s, %radix_sort_begin ], [ %digit_histogram_12_2, %init_histogram_end ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 93 'phi' 'digit_histogram_12_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%digit_histogram_11_1 = phi i32 [ %digit_histogram_11_s, %radix_sort_begin ], [ %digit_histogram_11_2, %init_histogram_end ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 94 'phi' 'digit_histogram_11_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%digit_histogram_10_1 = phi i32 [ %digit_histogram_10_s, %radix_sort_begin ], [ %digit_histogram_10_2, %init_histogram_end ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 95 'phi' 'digit_histogram_10_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%digit_histogram_9_V_1 = phi i32 [ %digit_histogram_9_V, %radix_sort_begin ], [ %digit_histogram_9_V_2, %init_histogram_end ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 96 'phi' 'digit_histogram_9_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%digit_histogram_8_V_1 = phi i32 [ %digit_histogram_8_V, %radix_sort_begin ], [ %digit_histogram_8_V_2, %init_histogram_end ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 97 'phi' 'digit_histogram_8_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%digit_histogram_7_V_1 = phi i32 [ %digit_histogram_7_V, %radix_sort_begin ], [ %digit_histogram_7_V_2, %init_histogram_end ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 98 'phi' 'digit_histogram_7_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%digit_histogram_6_V_1 = phi i32 [ %digit_histogram_6_V, %radix_sort_begin ], [ %digit_histogram_6_V_2, %init_histogram_end ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 99 'phi' 'digit_histogram_6_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%digit_histogram_5_V_1 = phi i32 [ %digit_histogram_5_V, %radix_sort_begin ], [ %digit_histogram_5_V_2, %init_histogram_end ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 100 'phi' 'digit_histogram_5_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%digit_histogram_4_V_1 = phi i32 [ %digit_histogram_4_V, %radix_sort_begin ], [ %digit_histogram_4_V_2, %init_histogram_end ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 101 'phi' 'digit_histogram_4_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%digit_histogram_3_V_1 = phi i32 [ %digit_histogram_3_V, %radix_sort_begin ], [ %digit_histogram_3_V_2, %init_histogram_end ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 102 'phi' 'digit_histogram_3_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%digit_histogram_2_V_1 = phi i32 [ %digit_histogram_2_V, %radix_sort_begin ], [ %digit_histogram_2_V_2, %init_histogram_end ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 103 'phi' 'digit_histogram_2_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%digit_histogram_1_V_1 = phi i32 [ %digit_histogram_1_V, %radix_sort_begin ], [ %digit_histogram_1_V_2, %init_histogram_end ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 104 'phi' 'digit_histogram_1_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%digit_histogram_0_V_1 = phi i32 [ %digit_histogram_0_V_2, %radix_sort_begin ], [ %digit_histogram_0_V_21, %init_histogram_end ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 105 'phi' 'digit_histogram_0_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i5 [ 0, %radix_sort_begin ], [ %i, %init_histogram_end ]"   --->   Operation 106 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.36ns)   --->   "%icmp_ln28 = icmp eq i5 %i_0_i_i, -16" [./hls-src/huffman_sort.cpp:28->./hls-src/huffman_encoding.cpp:33]   --->   Operation 107 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 108 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (1.78ns)   --->   "%i = add i5 %i_0_i_i, 1" [./hls-src/huffman_sort.cpp:28->./hls-src/huffman_encoding.cpp:33]   --->   Operation 109 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %.preheader173.i.i.preheader, label %init_histogram_begin" [./hls-src/huffman_sort.cpp:28->./hls-src/huffman_encoding.cpp:33]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str725) nounwind" [./hls-src/huffman_sort.cpp:28->./hls-src/huffman_encoding.cpp:33]   --->   Operation 111 'specloopname' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_4_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str725)" [./hls-src/huffman_sort.cpp:28->./hls-src/huffman_encoding.cpp:33]   --->   Operation 112 'specregionbegin' 'tmp_4_i_i' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str119) nounwind" [./hls-src/huffman_sort.cpp:29->./hls-src/huffman_encoding.cpp:33]   --->   Operation 113 'specpipeline' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i5 %i_0_i_i to i4" [./hls-src/huffman_sort.cpp:30->./hls-src/huffman_encoding.cpp:33]   --->   Operation 114 'trunc' 'trunc_ln321' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.76ns)   --->   "switch i4 %trunc_ln321, label %branch95.i.i [
    i4 0, label %init_histogram_end
    i4 1, label %branch81.i.i
    i4 2, label %branch82.i.i
    i4 3, label %branch83.i.i
    i4 4, label %branch84.i.i
    i4 5, label %branch85.i.i
    i4 6, label %branch86.i.i
    i4 7, label %branch87.i.i
    i4 -8, label %branch88.i.i
    i4 -7, label %branch89.i.i
    i4 -6, label %branch90.i.i
    i4 -5, label %branch91.i.i
    i4 -4, label %branch92.i.i
    i4 -3, label %branch93.i.i
    i4 -2, label %branch94.i.i
  ]" [./hls-src/huffman_sort.cpp:30->./hls-src/huffman_encoding.cpp:33]   --->   Operation 115 'switch' <Predicate = (!icmp_ln28)> <Delay = 1.76>
ST_6 : Operation 116 [1/1] (1.76ns)   --->   "br label %init_histogram_end" [./hls-src/huffman_sort.cpp:30->./hls-src/huffman_encoding.cpp:33]   --->   Operation 116 'br' <Predicate = (!icmp_ln28 & trunc_ln321 == 14)> <Delay = 1.76>
ST_6 : Operation 117 [1/1] (1.76ns)   --->   "br label %init_histogram_end" [./hls-src/huffman_sort.cpp:30->./hls-src/huffman_encoding.cpp:33]   --->   Operation 117 'br' <Predicate = (!icmp_ln28 & trunc_ln321 == 13)> <Delay = 1.76>
ST_6 : Operation 118 [1/1] (1.76ns)   --->   "br label %init_histogram_end" [./hls-src/huffman_sort.cpp:30->./hls-src/huffman_encoding.cpp:33]   --->   Operation 118 'br' <Predicate = (!icmp_ln28 & trunc_ln321 == 12)> <Delay = 1.76>
ST_6 : Operation 119 [1/1] (1.76ns)   --->   "br label %init_histogram_end" [./hls-src/huffman_sort.cpp:30->./hls-src/huffman_encoding.cpp:33]   --->   Operation 119 'br' <Predicate = (!icmp_ln28 & trunc_ln321 == 11)> <Delay = 1.76>
ST_6 : Operation 120 [1/1] (1.76ns)   --->   "br label %init_histogram_end" [./hls-src/huffman_sort.cpp:30->./hls-src/huffman_encoding.cpp:33]   --->   Operation 120 'br' <Predicate = (!icmp_ln28 & trunc_ln321 == 10)> <Delay = 1.76>
ST_6 : Operation 121 [1/1] (1.76ns)   --->   "br label %init_histogram_end" [./hls-src/huffman_sort.cpp:30->./hls-src/huffman_encoding.cpp:33]   --->   Operation 121 'br' <Predicate = (!icmp_ln28 & trunc_ln321 == 9)> <Delay = 1.76>
ST_6 : Operation 122 [1/1] (1.76ns)   --->   "br label %init_histogram_end" [./hls-src/huffman_sort.cpp:30->./hls-src/huffman_encoding.cpp:33]   --->   Operation 122 'br' <Predicate = (!icmp_ln28 & trunc_ln321 == 8)> <Delay = 1.76>
ST_6 : Operation 123 [1/1] (1.76ns)   --->   "br label %init_histogram_end" [./hls-src/huffman_sort.cpp:30->./hls-src/huffman_encoding.cpp:33]   --->   Operation 123 'br' <Predicate = (!icmp_ln28 & trunc_ln321 == 7)> <Delay = 1.76>
ST_6 : Operation 124 [1/1] (1.76ns)   --->   "br label %init_histogram_end" [./hls-src/huffman_sort.cpp:30->./hls-src/huffman_encoding.cpp:33]   --->   Operation 124 'br' <Predicate = (!icmp_ln28 & trunc_ln321 == 6)> <Delay = 1.76>
ST_6 : Operation 125 [1/1] (1.76ns)   --->   "br label %init_histogram_end" [./hls-src/huffman_sort.cpp:30->./hls-src/huffman_encoding.cpp:33]   --->   Operation 125 'br' <Predicate = (!icmp_ln28 & trunc_ln321 == 5)> <Delay = 1.76>
ST_6 : Operation 126 [1/1] (1.76ns)   --->   "br label %init_histogram_end" [./hls-src/huffman_sort.cpp:30->./hls-src/huffman_encoding.cpp:33]   --->   Operation 126 'br' <Predicate = (!icmp_ln28 & trunc_ln321 == 4)> <Delay = 1.76>
ST_6 : Operation 127 [1/1] (1.76ns)   --->   "br label %init_histogram_end" [./hls-src/huffman_sort.cpp:30->./hls-src/huffman_encoding.cpp:33]   --->   Operation 127 'br' <Predicate = (!icmp_ln28 & trunc_ln321 == 3)> <Delay = 1.76>
ST_6 : Operation 128 [1/1] (1.76ns)   --->   "br label %init_histogram_end" [./hls-src/huffman_sort.cpp:30->./hls-src/huffman_encoding.cpp:33]   --->   Operation 128 'br' <Predicate = (!icmp_ln28 & trunc_ln321 == 2)> <Delay = 1.76>
ST_6 : Operation 129 [1/1] (1.76ns)   --->   "br label %init_histogram_end" [./hls-src/huffman_sort.cpp:30->./hls-src/huffman_encoding.cpp:33]   --->   Operation 129 'br' <Predicate = (!icmp_ln28 & trunc_ln321 == 1)> <Delay = 1.76>
ST_6 : Operation 130 [1/1] (1.76ns)   --->   "br label %init_histogram_end" [./hls-src/huffman_sort.cpp:30->./hls-src/huffman_encoding.cpp:33]   --->   Operation 130 'br' <Predicate = (!icmp_ln28 & trunc_ln321 == 15)> <Delay = 1.76>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%digit_histogram_15_2 = phi i32 [ 0, %branch95.i.i ], [ %digit_histogram_15_1, %branch94.i.i ], [ %digit_histogram_15_1, %branch93.i.i ], [ %digit_histogram_15_1, %branch92.i.i ], [ %digit_histogram_15_1, %branch91.i.i ], [ %digit_histogram_15_1, %branch90.i.i ], [ %digit_histogram_15_1, %branch89.i.i ], [ %digit_histogram_15_1, %branch88.i.i ], [ %digit_histogram_15_1, %branch87.i.i ], [ %digit_histogram_15_1, %branch86.i.i ], [ %digit_histogram_15_1, %branch85.i.i ], [ %digit_histogram_15_1, %branch84.i.i ], [ %digit_histogram_15_1, %branch83.i.i ], [ %digit_histogram_15_1, %branch82.i.i ], [ %digit_histogram_15_1, %branch81.i.i ], [ %digit_histogram_15_1, %init_histogram_begin ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 131 'phi' 'digit_histogram_15_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%digit_histogram_14_2 = phi i32 [ %digit_histogram_14_1, %branch95.i.i ], [ 0, %branch94.i.i ], [ %digit_histogram_14_1, %branch93.i.i ], [ %digit_histogram_14_1, %branch92.i.i ], [ %digit_histogram_14_1, %branch91.i.i ], [ %digit_histogram_14_1, %branch90.i.i ], [ %digit_histogram_14_1, %branch89.i.i ], [ %digit_histogram_14_1, %branch88.i.i ], [ %digit_histogram_14_1, %branch87.i.i ], [ %digit_histogram_14_1, %branch86.i.i ], [ %digit_histogram_14_1, %branch85.i.i ], [ %digit_histogram_14_1, %branch84.i.i ], [ %digit_histogram_14_1, %branch83.i.i ], [ %digit_histogram_14_1, %branch82.i.i ], [ %digit_histogram_14_1, %branch81.i.i ], [ %digit_histogram_14_1, %init_histogram_begin ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 132 'phi' 'digit_histogram_14_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%digit_histogram_13_2 = phi i32 [ %digit_histogram_13_1, %branch95.i.i ], [ %digit_histogram_13_1, %branch94.i.i ], [ 0, %branch93.i.i ], [ %digit_histogram_13_1, %branch92.i.i ], [ %digit_histogram_13_1, %branch91.i.i ], [ %digit_histogram_13_1, %branch90.i.i ], [ %digit_histogram_13_1, %branch89.i.i ], [ %digit_histogram_13_1, %branch88.i.i ], [ %digit_histogram_13_1, %branch87.i.i ], [ %digit_histogram_13_1, %branch86.i.i ], [ %digit_histogram_13_1, %branch85.i.i ], [ %digit_histogram_13_1, %branch84.i.i ], [ %digit_histogram_13_1, %branch83.i.i ], [ %digit_histogram_13_1, %branch82.i.i ], [ %digit_histogram_13_1, %branch81.i.i ], [ %digit_histogram_13_1, %init_histogram_begin ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 133 'phi' 'digit_histogram_13_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%digit_histogram_12_2 = phi i32 [ %digit_histogram_12_1, %branch95.i.i ], [ %digit_histogram_12_1, %branch94.i.i ], [ %digit_histogram_12_1, %branch93.i.i ], [ 0, %branch92.i.i ], [ %digit_histogram_12_1, %branch91.i.i ], [ %digit_histogram_12_1, %branch90.i.i ], [ %digit_histogram_12_1, %branch89.i.i ], [ %digit_histogram_12_1, %branch88.i.i ], [ %digit_histogram_12_1, %branch87.i.i ], [ %digit_histogram_12_1, %branch86.i.i ], [ %digit_histogram_12_1, %branch85.i.i ], [ %digit_histogram_12_1, %branch84.i.i ], [ %digit_histogram_12_1, %branch83.i.i ], [ %digit_histogram_12_1, %branch82.i.i ], [ %digit_histogram_12_1, %branch81.i.i ], [ %digit_histogram_12_1, %init_histogram_begin ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 134 'phi' 'digit_histogram_12_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%digit_histogram_11_2 = phi i32 [ %digit_histogram_11_1, %branch95.i.i ], [ %digit_histogram_11_1, %branch94.i.i ], [ %digit_histogram_11_1, %branch93.i.i ], [ %digit_histogram_11_1, %branch92.i.i ], [ 0, %branch91.i.i ], [ %digit_histogram_11_1, %branch90.i.i ], [ %digit_histogram_11_1, %branch89.i.i ], [ %digit_histogram_11_1, %branch88.i.i ], [ %digit_histogram_11_1, %branch87.i.i ], [ %digit_histogram_11_1, %branch86.i.i ], [ %digit_histogram_11_1, %branch85.i.i ], [ %digit_histogram_11_1, %branch84.i.i ], [ %digit_histogram_11_1, %branch83.i.i ], [ %digit_histogram_11_1, %branch82.i.i ], [ %digit_histogram_11_1, %branch81.i.i ], [ %digit_histogram_11_1, %init_histogram_begin ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 135 'phi' 'digit_histogram_11_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%digit_histogram_10_2 = phi i32 [ %digit_histogram_10_1, %branch95.i.i ], [ %digit_histogram_10_1, %branch94.i.i ], [ %digit_histogram_10_1, %branch93.i.i ], [ %digit_histogram_10_1, %branch92.i.i ], [ %digit_histogram_10_1, %branch91.i.i ], [ 0, %branch90.i.i ], [ %digit_histogram_10_1, %branch89.i.i ], [ %digit_histogram_10_1, %branch88.i.i ], [ %digit_histogram_10_1, %branch87.i.i ], [ %digit_histogram_10_1, %branch86.i.i ], [ %digit_histogram_10_1, %branch85.i.i ], [ %digit_histogram_10_1, %branch84.i.i ], [ %digit_histogram_10_1, %branch83.i.i ], [ %digit_histogram_10_1, %branch82.i.i ], [ %digit_histogram_10_1, %branch81.i.i ], [ %digit_histogram_10_1, %init_histogram_begin ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 136 'phi' 'digit_histogram_10_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%digit_histogram_9_V_2 = phi i32 [ %digit_histogram_9_V_1, %branch95.i.i ], [ %digit_histogram_9_V_1, %branch94.i.i ], [ %digit_histogram_9_V_1, %branch93.i.i ], [ %digit_histogram_9_V_1, %branch92.i.i ], [ %digit_histogram_9_V_1, %branch91.i.i ], [ %digit_histogram_9_V_1, %branch90.i.i ], [ 0, %branch89.i.i ], [ %digit_histogram_9_V_1, %branch88.i.i ], [ %digit_histogram_9_V_1, %branch87.i.i ], [ %digit_histogram_9_V_1, %branch86.i.i ], [ %digit_histogram_9_V_1, %branch85.i.i ], [ %digit_histogram_9_V_1, %branch84.i.i ], [ %digit_histogram_9_V_1, %branch83.i.i ], [ %digit_histogram_9_V_1, %branch82.i.i ], [ %digit_histogram_9_V_1, %branch81.i.i ], [ %digit_histogram_9_V_1, %init_histogram_begin ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 137 'phi' 'digit_histogram_9_V_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%digit_histogram_8_V_2 = phi i32 [ %digit_histogram_8_V_1, %branch95.i.i ], [ %digit_histogram_8_V_1, %branch94.i.i ], [ %digit_histogram_8_V_1, %branch93.i.i ], [ %digit_histogram_8_V_1, %branch92.i.i ], [ %digit_histogram_8_V_1, %branch91.i.i ], [ %digit_histogram_8_V_1, %branch90.i.i ], [ %digit_histogram_8_V_1, %branch89.i.i ], [ 0, %branch88.i.i ], [ %digit_histogram_8_V_1, %branch87.i.i ], [ %digit_histogram_8_V_1, %branch86.i.i ], [ %digit_histogram_8_V_1, %branch85.i.i ], [ %digit_histogram_8_V_1, %branch84.i.i ], [ %digit_histogram_8_V_1, %branch83.i.i ], [ %digit_histogram_8_V_1, %branch82.i.i ], [ %digit_histogram_8_V_1, %branch81.i.i ], [ %digit_histogram_8_V_1, %init_histogram_begin ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 138 'phi' 'digit_histogram_8_V_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%digit_histogram_7_V_2 = phi i32 [ %digit_histogram_7_V_1, %branch95.i.i ], [ %digit_histogram_7_V_1, %branch94.i.i ], [ %digit_histogram_7_V_1, %branch93.i.i ], [ %digit_histogram_7_V_1, %branch92.i.i ], [ %digit_histogram_7_V_1, %branch91.i.i ], [ %digit_histogram_7_V_1, %branch90.i.i ], [ %digit_histogram_7_V_1, %branch89.i.i ], [ %digit_histogram_7_V_1, %branch88.i.i ], [ 0, %branch87.i.i ], [ %digit_histogram_7_V_1, %branch86.i.i ], [ %digit_histogram_7_V_1, %branch85.i.i ], [ %digit_histogram_7_V_1, %branch84.i.i ], [ %digit_histogram_7_V_1, %branch83.i.i ], [ %digit_histogram_7_V_1, %branch82.i.i ], [ %digit_histogram_7_V_1, %branch81.i.i ], [ %digit_histogram_7_V_1, %init_histogram_begin ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 139 'phi' 'digit_histogram_7_V_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%digit_histogram_6_V_2 = phi i32 [ %digit_histogram_6_V_1, %branch95.i.i ], [ %digit_histogram_6_V_1, %branch94.i.i ], [ %digit_histogram_6_V_1, %branch93.i.i ], [ %digit_histogram_6_V_1, %branch92.i.i ], [ %digit_histogram_6_V_1, %branch91.i.i ], [ %digit_histogram_6_V_1, %branch90.i.i ], [ %digit_histogram_6_V_1, %branch89.i.i ], [ %digit_histogram_6_V_1, %branch88.i.i ], [ %digit_histogram_6_V_1, %branch87.i.i ], [ 0, %branch86.i.i ], [ %digit_histogram_6_V_1, %branch85.i.i ], [ %digit_histogram_6_V_1, %branch84.i.i ], [ %digit_histogram_6_V_1, %branch83.i.i ], [ %digit_histogram_6_V_1, %branch82.i.i ], [ %digit_histogram_6_V_1, %branch81.i.i ], [ %digit_histogram_6_V_1, %init_histogram_begin ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 140 'phi' 'digit_histogram_6_V_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%digit_histogram_5_V_2 = phi i32 [ %digit_histogram_5_V_1, %branch95.i.i ], [ %digit_histogram_5_V_1, %branch94.i.i ], [ %digit_histogram_5_V_1, %branch93.i.i ], [ %digit_histogram_5_V_1, %branch92.i.i ], [ %digit_histogram_5_V_1, %branch91.i.i ], [ %digit_histogram_5_V_1, %branch90.i.i ], [ %digit_histogram_5_V_1, %branch89.i.i ], [ %digit_histogram_5_V_1, %branch88.i.i ], [ %digit_histogram_5_V_1, %branch87.i.i ], [ %digit_histogram_5_V_1, %branch86.i.i ], [ 0, %branch85.i.i ], [ %digit_histogram_5_V_1, %branch84.i.i ], [ %digit_histogram_5_V_1, %branch83.i.i ], [ %digit_histogram_5_V_1, %branch82.i.i ], [ %digit_histogram_5_V_1, %branch81.i.i ], [ %digit_histogram_5_V_1, %init_histogram_begin ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 141 'phi' 'digit_histogram_5_V_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%digit_histogram_4_V_2 = phi i32 [ %digit_histogram_4_V_1, %branch95.i.i ], [ %digit_histogram_4_V_1, %branch94.i.i ], [ %digit_histogram_4_V_1, %branch93.i.i ], [ %digit_histogram_4_V_1, %branch92.i.i ], [ %digit_histogram_4_V_1, %branch91.i.i ], [ %digit_histogram_4_V_1, %branch90.i.i ], [ %digit_histogram_4_V_1, %branch89.i.i ], [ %digit_histogram_4_V_1, %branch88.i.i ], [ %digit_histogram_4_V_1, %branch87.i.i ], [ %digit_histogram_4_V_1, %branch86.i.i ], [ %digit_histogram_4_V_1, %branch85.i.i ], [ 0, %branch84.i.i ], [ %digit_histogram_4_V_1, %branch83.i.i ], [ %digit_histogram_4_V_1, %branch82.i.i ], [ %digit_histogram_4_V_1, %branch81.i.i ], [ %digit_histogram_4_V_1, %init_histogram_begin ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 142 'phi' 'digit_histogram_4_V_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%digit_histogram_3_V_2 = phi i32 [ %digit_histogram_3_V_1, %branch95.i.i ], [ %digit_histogram_3_V_1, %branch94.i.i ], [ %digit_histogram_3_V_1, %branch93.i.i ], [ %digit_histogram_3_V_1, %branch92.i.i ], [ %digit_histogram_3_V_1, %branch91.i.i ], [ %digit_histogram_3_V_1, %branch90.i.i ], [ %digit_histogram_3_V_1, %branch89.i.i ], [ %digit_histogram_3_V_1, %branch88.i.i ], [ %digit_histogram_3_V_1, %branch87.i.i ], [ %digit_histogram_3_V_1, %branch86.i.i ], [ %digit_histogram_3_V_1, %branch85.i.i ], [ %digit_histogram_3_V_1, %branch84.i.i ], [ 0, %branch83.i.i ], [ %digit_histogram_3_V_1, %branch82.i.i ], [ %digit_histogram_3_V_1, %branch81.i.i ], [ %digit_histogram_3_V_1, %init_histogram_begin ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 143 'phi' 'digit_histogram_3_V_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%digit_histogram_2_V_2 = phi i32 [ %digit_histogram_2_V_1, %branch95.i.i ], [ %digit_histogram_2_V_1, %branch94.i.i ], [ %digit_histogram_2_V_1, %branch93.i.i ], [ %digit_histogram_2_V_1, %branch92.i.i ], [ %digit_histogram_2_V_1, %branch91.i.i ], [ %digit_histogram_2_V_1, %branch90.i.i ], [ %digit_histogram_2_V_1, %branch89.i.i ], [ %digit_histogram_2_V_1, %branch88.i.i ], [ %digit_histogram_2_V_1, %branch87.i.i ], [ %digit_histogram_2_V_1, %branch86.i.i ], [ %digit_histogram_2_V_1, %branch85.i.i ], [ %digit_histogram_2_V_1, %branch84.i.i ], [ %digit_histogram_2_V_1, %branch83.i.i ], [ 0, %branch82.i.i ], [ %digit_histogram_2_V_1, %branch81.i.i ], [ %digit_histogram_2_V_1, %init_histogram_begin ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 144 'phi' 'digit_histogram_2_V_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%digit_histogram_1_V_2 = phi i32 [ %digit_histogram_1_V_1, %branch95.i.i ], [ %digit_histogram_1_V_1, %branch94.i.i ], [ %digit_histogram_1_V_1, %branch93.i.i ], [ %digit_histogram_1_V_1, %branch92.i.i ], [ %digit_histogram_1_V_1, %branch91.i.i ], [ %digit_histogram_1_V_1, %branch90.i.i ], [ %digit_histogram_1_V_1, %branch89.i.i ], [ %digit_histogram_1_V_1, %branch88.i.i ], [ %digit_histogram_1_V_1, %branch87.i.i ], [ %digit_histogram_1_V_1, %branch86.i.i ], [ %digit_histogram_1_V_1, %branch85.i.i ], [ %digit_histogram_1_V_1, %branch84.i.i ], [ %digit_histogram_1_V_1, %branch83.i.i ], [ %digit_histogram_1_V_1, %branch82.i.i ], [ 0, %branch81.i.i ], [ %digit_histogram_1_V_1, %init_histogram_begin ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 145 'phi' 'digit_histogram_1_V_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%digit_histogram_0_V_21 = phi i32 [ %digit_histogram_0_V_1, %branch95.i.i ], [ %digit_histogram_0_V_1, %branch94.i.i ], [ %digit_histogram_0_V_1, %branch93.i.i ], [ %digit_histogram_0_V_1, %branch92.i.i ], [ %digit_histogram_0_V_1, %branch91.i.i ], [ %digit_histogram_0_V_1, %branch90.i.i ], [ %digit_histogram_0_V_1, %branch89.i.i ], [ %digit_histogram_0_V_1, %branch88.i.i ], [ %digit_histogram_0_V_1, %branch87.i.i ], [ %digit_histogram_0_V_1, %branch86.i.i ], [ %digit_histogram_0_V_1, %branch85.i.i ], [ %digit_histogram_0_V_1, %branch84.i.i ], [ %digit_histogram_0_V_1, %branch83.i.i ], [ %digit_histogram_0_V_1, %branch82.i.i ], [ %digit_histogram_0_V_1, %branch81.i.i ], [ 0, %init_histogram_begin ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 146 'phi' 'digit_histogram_0_V_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str725, i32 %tmp_4_i_i)" [./hls-src/huffman_sort.cpp:31->./hls-src/huffman_encoding.cpp:33]   --->   Operation 147 'specregionend' 'empty_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "br label %0" [./hls-src/huffman_sort.cpp:28->./hls-src/huffman_encoding.cpp:33]   --->   Operation 148 'br' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.76>
ST_7 : Operation 149 [1/1] (1.76ns)   --->   "br label %.preheader173.i.i" [./hls-src/huffman_sort.cpp:34->./hls-src/huffman_encoding.cpp:33]   --->   Operation 149 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 6> <Delay = 3.45>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%j5_0_i_i = phi i32 [ %j_1, %compute_histogram_end ], [ 0, %.preheader173.i.i.preheader ]"   --->   Operation 150 'phi' 'j5_0_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (2.47ns)   --->   "%icmp_ln34 = icmp eq i32 %j5_0_i_i, %n_read" [./hls-src/huffman_sort.cpp:34->./hls-src/huffman_encoding.cpp:33]   --->   Operation 151 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (2.55ns)   --->   "%j_1 = add nsw i32 %j5_0_i_i, 1" [./hls-src/huffman_sort.cpp:34->./hls-src/huffman_encoding.cpp:33]   --->   Operation 152 'add' 'j_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i32 %j5_0_i_i to i64" [./hls-src/huffman_sort.cpp:36->./hls-src/huffman_encoding.cpp:33]   --->   Operation 153 'zext' 'zext_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%sorting_frequency_V_1 = getelementptr [256 x i32]* %sorting_frequency_V, i64 0, i64 %zext_ln36" [./hls-src/huffman_sort.cpp:36->./hls-src/huffman_encoding.cpp:33]   --->   Operation 154 'getelementptr' 'sorting_frequency_V_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 155 [2/2] (3.25ns)   --->   "%sorting_frequency_V_2 = load i32* %sorting_frequency_V_1, align 4" [./hls-src/huffman_sort.cpp:36->./hls-src/huffman_encoding.cpp:33]   --->   Operation 155 'load' 'sorting_frequency_V_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%sorting_value_V_addr_1 = getelementptr [256 x i32]* %sorting_value_V, i64 0, i64 %zext_ln36" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:39->./hls-src/huffman_encoding.cpp:33]   --->   Operation 156 'getelementptr' 'sorting_value_V_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 157 [2/2] (3.25ns)   --->   "%sorting_value_V_load = load i32* %sorting_value_V_addr_1, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:39->./hls-src/huffman_encoding.cpp:33]   --->   Operation 157 'load' 'sorting_value_V_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 9 <SV = 7> <Delay = 7.67>
ST_9 : Operation 158 [1/2] (3.25ns)   --->   "%sorting_frequency_V_2 = load i32* %sorting_frequency_V_1, align 4" [./hls-src/huffman_sort.cpp:36->./hls-src/huffman_encoding.cpp:33]   --->   Operation 158 'load' 'sorting_frequency_V_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 159 [1/1] (4.42ns)   --->   "%lshr_ln1503 = lshr i32 %sorting_frequency_V_2, %zext_ln26" [./hls-src/huffman_sort.cpp:36->./hls-src/huffman_encoding.cpp:33]   --->   Operation 159 'lshr' 'lshr_ln1503' <Predicate = (!icmp_ln34)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%digit_V = trunc i32 %lshr_ln1503 to i4" [./hls-src/huffman_sort.cpp:36->./hls-src/huffman_encoding.cpp:33]   --->   Operation 160 'trunc' 'digit_V' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 161 [1/2] (3.25ns)   --->   "%sorting_value_V_load = load i32* %sorting_value_V_addr_1, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:39->./hls-src/huffman_encoding.cpp:33]   --->   Operation 161 'load' 'sorting_value_V_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%previous_sorting_val_1 = getelementptr [256 x i32]* %previous_sorting_val, i64 0, i64 %zext_ln36" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:39->./hls-src/huffman_encoding.cpp:33]   --->   Operation 162 'getelementptr' 'previous_sorting_val_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (3.25ns)   --->   "store i32 %sorting_value_V_load, i32* %previous_sorting_val_1, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:39->./hls-src/huffman_encoding.cpp:33]   --->   Operation 163 'store' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%previous_sorting_fre_1 = getelementptr [256 x i32]* %previous_sorting_fre, i64 0, i64 %zext_ln36" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:39->./hls-src/huffman_encoding.cpp:33]   --->   Operation 164 'getelementptr' 'previous_sorting_fre_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (3.25ns)   --->   "store i32 %sorting_frequency_V_2, i32* %previous_sorting_fre_1, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:39->./hls-src/huffman_encoding.cpp:33]   --->   Operation 165 'store' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 10 <SV = 8> <Delay = 6.38>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%digit_histogram_15_3 = phi i32 [ %digit_histogram_15_4, %compute_histogram_end ], [ %digit_histogram_15_1, %.preheader173.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 166 'phi' 'digit_histogram_15_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%digit_histogram_14_3 = phi i32 [ %digit_histogram_14_4, %compute_histogram_end ], [ %digit_histogram_14_1, %.preheader173.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 167 'phi' 'digit_histogram_14_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%digit_histogram_13_3 = phi i32 [ %digit_histogram_13_4, %compute_histogram_end ], [ %digit_histogram_13_1, %.preheader173.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 168 'phi' 'digit_histogram_13_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%digit_histogram_12_3 = phi i32 [ %digit_histogram_12_4, %compute_histogram_end ], [ %digit_histogram_12_1, %.preheader173.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 169 'phi' 'digit_histogram_12_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%digit_histogram_11_3 = phi i32 [ %digit_histogram_11_4, %compute_histogram_end ], [ %digit_histogram_11_1, %.preheader173.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 170 'phi' 'digit_histogram_11_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%digit_histogram_10_3 = phi i32 [ %digit_histogram_10_4, %compute_histogram_end ], [ %digit_histogram_10_1, %.preheader173.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 171 'phi' 'digit_histogram_10_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%digit_histogram_9_V_3 = phi i32 [ %digit_histogram_9_V_4, %compute_histogram_end ], [ %digit_histogram_9_V_1, %.preheader173.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 172 'phi' 'digit_histogram_9_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%digit_histogram_8_V_3 = phi i32 [ %digit_histogram_8_V_4, %compute_histogram_end ], [ %digit_histogram_8_V_1, %.preheader173.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 173 'phi' 'digit_histogram_8_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%digit_histogram_7_V_3 = phi i32 [ %digit_histogram_7_V_4, %compute_histogram_end ], [ %digit_histogram_7_V_1, %.preheader173.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 174 'phi' 'digit_histogram_7_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%digit_histogram_6_V_3 = phi i32 [ %digit_histogram_6_V_4, %compute_histogram_end ], [ %digit_histogram_6_V_1, %.preheader173.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 175 'phi' 'digit_histogram_6_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%digit_histogram_5_V_3 = phi i32 [ %digit_histogram_5_V_4, %compute_histogram_end ], [ %digit_histogram_5_V_1, %.preheader173.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 176 'phi' 'digit_histogram_5_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%digit_histogram_4_V_3 = phi i32 [ %digit_histogram_4_V_4, %compute_histogram_end ], [ %digit_histogram_4_V_1, %.preheader173.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 177 'phi' 'digit_histogram_4_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%digit_histogram_3_V_3 = phi i32 [ %digit_histogram_3_V_4, %compute_histogram_end ], [ %digit_histogram_3_V_1, %.preheader173.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 178 'phi' 'digit_histogram_3_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%digit_histogram_2_V_3 = phi i32 [ %digit_histogram_2_V_4, %compute_histogram_end ], [ %digit_histogram_2_V_1, %.preheader173.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 179 'phi' 'digit_histogram_2_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%digit_histogram_1_V_3 = phi i32 [ %digit_histogram_1_V_4, %compute_histogram_end ], [ %digit_histogram_1_V_1, %.preheader173.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 180 'phi' 'digit_histogram_1_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%digit_histogram_0_V_3 = phi i32 [ %digit_histogram_0_V_4, %compute_histogram_end ], [ %digit_histogram_0_V_1, %.preheader173.i.i.preheader ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 181 'phi' 'digit_histogram_0_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 182 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %.preheader.preheader, label %compute_histogram_begin" [./hls-src/huffman_sort.cpp:34->./hls-src/huffman_encoding.cpp:33]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str826) nounwind" [./hls-src/huffman_sort.cpp:34->./hls-src/huffman_encoding.cpp:33]   --->   Operation 184 'specloopname' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_5_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str826)" [./hls-src/huffman_sort.cpp:34->./hls-src/huffman_encoding.cpp:33]   --->   Operation 185 'specregionbegin' 'tmp_5_i_i' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str119) nounwind" [./hls-src/huffman_sort.cpp:35->./hls-src/huffman_encoding.cpp:33]   --->   Operation 186 'specpipeline' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%current_digit_V_addr = getelementptr [256 x i4]* %current_digit_V, i64 0, i64 %zext_ln36" [./hls-src/huffman_sort.cpp:37->./hls-src/huffman_encoding.cpp:33]   --->   Operation 187 'getelementptr' 'current_digit_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (3.25ns)   --->   "store i4 %digit_V, i4* %current_digit_V_addr, align 1" [./hls-src/huffman_sort.cpp:37->./hls-src/huffman_encoding.cpp:33]   --->   Operation 188 'store' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 189 [1/1] (2.06ns)   --->   "%t_V = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %digit_histogram_0_V_3, i32 %digit_histogram_1_V_3, i32 %digit_histogram_2_V_3, i32 %digit_histogram_3_V_3, i32 %digit_histogram_4_V_3, i32 %digit_histogram_5_V_3, i32 %digit_histogram_6_V_3, i32 %digit_histogram_7_V_3, i32 %digit_histogram_8_V_3, i32 %digit_histogram_9_V_3, i32 %digit_histogram_10_3, i32 %digit_histogram_11_3, i32 %digit_histogram_12_3, i32 %digit_histogram_13_3, i32 %digit_histogram_14_3, i32 %digit_histogram_15_3, i4 %digit_V)" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 189 'mux' 't_V' <Predicate = (!icmp_ln34)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (2.55ns)   --->   "%digit_histogram_0_V = add i32 1, %t_V" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 190 'add' 'digit_histogram_0_V' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (1.76ns)   --->   "switch i4 %digit_V, label %branch79.i.i [
    i4 0, label %compute_histogram_end
    i4 1, label %branch65.i.i
    i4 2, label %branch66.i.i
    i4 3, label %branch67.i.i
    i4 4, label %branch68.i.i
    i4 5, label %branch69.i.i
    i4 6, label %branch70.i.i
    i4 7, label %branch71.i.i
    i4 -8, label %branch72.i.i
    i4 -7, label %branch73.i.i
    i4 -6, label %branch74.i.i
    i4 -5, label %branch75.i.i
    i4 -4, label %branch76.i.i
    i4 -3, label %branch77.i.i
    i4 -2, label %branch78.i.i
  ]" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 191 'switch' <Predicate = (!icmp_ln34)> <Delay = 1.76>
ST_10 : Operation 192 [1/1] (1.76ns)   --->   "br label %compute_histogram_end" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 192 'br' <Predicate = (!icmp_ln34 & digit_V == 14)> <Delay = 1.76>
ST_10 : Operation 193 [1/1] (1.76ns)   --->   "br label %compute_histogram_end" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 193 'br' <Predicate = (!icmp_ln34 & digit_V == 13)> <Delay = 1.76>
ST_10 : Operation 194 [1/1] (1.76ns)   --->   "br label %compute_histogram_end" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 194 'br' <Predicate = (!icmp_ln34 & digit_V == 12)> <Delay = 1.76>
ST_10 : Operation 195 [1/1] (1.76ns)   --->   "br label %compute_histogram_end" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 195 'br' <Predicate = (!icmp_ln34 & digit_V == 11)> <Delay = 1.76>
ST_10 : Operation 196 [1/1] (1.76ns)   --->   "br label %compute_histogram_end" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 196 'br' <Predicate = (!icmp_ln34 & digit_V == 10)> <Delay = 1.76>
ST_10 : Operation 197 [1/1] (1.76ns)   --->   "br label %compute_histogram_end" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 197 'br' <Predicate = (!icmp_ln34 & digit_V == 9)> <Delay = 1.76>
ST_10 : Operation 198 [1/1] (1.76ns)   --->   "br label %compute_histogram_end" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 198 'br' <Predicate = (!icmp_ln34 & digit_V == 8)> <Delay = 1.76>
ST_10 : Operation 199 [1/1] (1.76ns)   --->   "br label %compute_histogram_end" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 199 'br' <Predicate = (!icmp_ln34 & digit_V == 7)> <Delay = 1.76>
ST_10 : Operation 200 [1/1] (1.76ns)   --->   "br label %compute_histogram_end" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 200 'br' <Predicate = (!icmp_ln34 & digit_V == 6)> <Delay = 1.76>
ST_10 : Operation 201 [1/1] (1.76ns)   --->   "br label %compute_histogram_end" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 201 'br' <Predicate = (!icmp_ln34 & digit_V == 5)> <Delay = 1.76>
ST_10 : Operation 202 [1/1] (1.76ns)   --->   "br label %compute_histogram_end" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 202 'br' <Predicate = (!icmp_ln34 & digit_V == 4)> <Delay = 1.76>
ST_10 : Operation 203 [1/1] (1.76ns)   --->   "br label %compute_histogram_end" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 203 'br' <Predicate = (!icmp_ln34 & digit_V == 3)> <Delay = 1.76>
ST_10 : Operation 204 [1/1] (1.76ns)   --->   "br label %compute_histogram_end" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 204 'br' <Predicate = (!icmp_ln34 & digit_V == 2)> <Delay = 1.76>
ST_10 : Operation 205 [1/1] (1.76ns)   --->   "br label %compute_histogram_end" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 205 'br' <Predicate = (!icmp_ln34 & digit_V == 1)> <Delay = 1.76>
ST_10 : Operation 206 [1/1] (1.76ns)   --->   "br label %compute_histogram_end" [./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33]   --->   Operation 206 'br' <Predicate = (!icmp_ln34 & digit_V == 15)> <Delay = 1.76>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%digit_histogram_15_4 = phi i32 [ %digit_histogram_0_V, %branch79.i.i ], [ %digit_histogram_15_3, %branch78.i.i ], [ %digit_histogram_15_3, %branch77.i.i ], [ %digit_histogram_15_3, %branch76.i.i ], [ %digit_histogram_15_3, %branch75.i.i ], [ %digit_histogram_15_3, %branch74.i.i ], [ %digit_histogram_15_3, %branch73.i.i ], [ %digit_histogram_15_3, %branch72.i.i ], [ %digit_histogram_15_3, %branch71.i.i ], [ %digit_histogram_15_3, %branch70.i.i ], [ %digit_histogram_15_3, %branch69.i.i ], [ %digit_histogram_15_3, %branch68.i.i ], [ %digit_histogram_15_3, %branch67.i.i ], [ %digit_histogram_15_3, %branch66.i.i ], [ %digit_histogram_15_3, %branch65.i.i ], [ %digit_histogram_15_3, %compute_histogram_begin ]"   --->   Operation 207 'phi' 'digit_histogram_15_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%digit_histogram_14_4 = phi i32 [ %digit_histogram_14_3, %branch79.i.i ], [ %digit_histogram_0_V, %branch78.i.i ], [ %digit_histogram_14_3, %branch77.i.i ], [ %digit_histogram_14_3, %branch76.i.i ], [ %digit_histogram_14_3, %branch75.i.i ], [ %digit_histogram_14_3, %branch74.i.i ], [ %digit_histogram_14_3, %branch73.i.i ], [ %digit_histogram_14_3, %branch72.i.i ], [ %digit_histogram_14_3, %branch71.i.i ], [ %digit_histogram_14_3, %branch70.i.i ], [ %digit_histogram_14_3, %branch69.i.i ], [ %digit_histogram_14_3, %branch68.i.i ], [ %digit_histogram_14_3, %branch67.i.i ], [ %digit_histogram_14_3, %branch66.i.i ], [ %digit_histogram_14_3, %branch65.i.i ], [ %digit_histogram_14_3, %compute_histogram_begin ]"   --->   Operation 208 'phi' 'digit_histogram_14_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%digit_histogram_13_4 = phi i32 [ %digit_histogram_13_3, %branch79.i.i ], [ %digit_histogram_13_3, %branch78.i.i ], [ %digit_histogram_0_V, %branch77.i.i ], [ %digit_histogram_13_3, %branch76.i.i ], [ %digit_histogram_13_3, %branch75.i.i ], [ %digit_histogram_13_3, %branch74.i.i ], [ %digit_histogram_13_3, %branch73.i.i ], [ %digit_histogram_13_3, %branch72.i.i ], [ %digit_histogram_13_3, %branch71.i.i ], [ %digit_histogram_13_3, %branch70.i.i ], [ %digit_histogram_13_3, %branch69.i.i ], [ %digit_histogram_13_3, %branch68.i.i ], [ %digit_histogram_13_3, %branch67.i.i ], [ %digit_histogram_13_3, %branch66.i.i ], [ %digit_histogram_13_3, %branch65.i.i ], [ %digit_histogram_13_3, %compute_histogram_begin ]"   --->   Operation 209 'phi' 'digit_histogram_13_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%digit_histogram_12_4 = phi i32 [ %digit_histogram_12_3, %branch79.i.i ], [ %digit_histogram_12_3, %branch78.i.i ], [ %digit_histogram_12_3, %branch77.i.i ], [ %digit_histogram_0_V, %branch76.i.i ], [ %digit_histogram_12_3, %branch75.i.i ], [ %digit_histogram_12_3, %branch74.i.i ], [ %digit_histogram_12_3, %branch73.i.i ], [ %digit_histogram_12_3, %branch72.i.i ], [ %digit_histogram_12_3, %branch71.i.i ], [ %digit_histogram_12_3, %branch70.i.i ], [ %digit_histogram_12_3, %branch69.i.i ], [ %digit_histogram_12_3, %branch68.i.i ], [ %digit_histogram_12_3, %branch67.i.i ], [ %digit_histogram_12_3, %branch66.i.i ], [ %digit_histogram_12_3, %branch65.i.i ], [ %digit_histogram_12_3, %compute_histogram_begin ]"   --->   Operation 210 'phi' 'digit_histogram_12_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%digit_histogram_11_4 = phi i32 [ %digit_histogram_11_3, %branch79.i.i ], [ %digit_histogram_11_3, %branch78.i.i ], [ %digit_histogram_11_3, %branch77.i.i ], [ %digit_histogram_11_3, %branch76.i.i ], [ %digit_histogram_0_V, %branch75.i.i ], [ %digit_histogram_11_3, %branch74.i.i ], [ %digit_histogram_11_3, %branch73.i.i ], [ %digit_histogram_11_3, %branch72.i.i ], [ %digit_histogram_11_3, %branch71.i.i ], [ %digit_histogram_11_3, %branch70.i.i ], [ %digit_histogram_11_3, %branch69.i.i ], [ %digit_histogram_11_3, %branch68.i.i ], [ %digit_histogram_11_3, %branch67.i.i ], [ %digit_histogram_11_3, %branch66.i.i ], [ %digit_histogram_11_3, %branch65.i.i ], [ %digit_histogram_11_3, %compute_histogram_begin ]"   --->   Operation 211 'phi' 'digit_histogram_11_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%digit_histogram_10_4 = phi i32 [ %digit_histogram_10_3, %branch79.i.i ], [ %digit_histogram_10_3, %branch78.i.i ], [ %digit_histogram_10_3, %branch77.i.i ], [ %digit_histogram_10_3, %branch76.i.i ], [ %digit_histogram_10_3, %branch75.i.i ], [ %digit_histogram_0_V, %branch74.i.i ], [ %digit_histogram_10_3, %branch73.i.i ], [ %digit_histogram_10_3, %branch72.i.i ], [ %digit_histogram_10_3, %branch71.i.i ], [ %digit_histogram_10_3, %branch70.i.i ], [ %digit_histogram_10_3, %branch69.i.i ], [ %digit_histogram_10_3, %branch68.i.i ], [ %digit_histogram_10_3, %branch67.i.i ], [ %digit_histogram_10_3, %branch66.i.i ], [ %digit_histogram_10_3, %branch65.i.i ], [ %digit_histogram_10_3, %compute_histogram_begin ]"   --->   Operation 212 'phi' 'digit_histogram_10_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%digit_histogram_9_V_4 = phi i32 [ %digit_histogram_9_V_3, %branch79.i.i ], [ %digit_histogram_9_V_3, %branch78.i.i ], [ %digit_histogram_9_V_3, %branch77.i.i ], [ %digit_histogram_9_V_3, %branch76.i.i ], [ %digit_histogram_9_V_3, %branch75.i.i ], [ %digit_histogram_9_V_3, %branch74.i.i ], [ %digit_histogram_0_V, %branch73.i.i ], [ %digit_histogram_9_V_3, %branch72.i.i ], [ %digit_histogram_9_V_3, %branch71.i.i ], [ %digit_histogram_9_V_3, %branch70.i.i ], [ %digit_histogram_9_V_3, %branch69.i.i ], [ %digit_histogram_9_V_3, %branch68.i.i ], [ %digit_histogram_9_V_3, %branch67.i.i ], [ %digit_histogram_9_V_3, %branch66.i.i ], [ %digit_histogram_9_V_3, %branch65.i.i ], [ %digit_histogram_9_V_3, %compute_histogram_begin ]"   --->   Operation 213 'phi' 'digit_histogram_9_V_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%digit_histogram_8_V_4 = phi i32 [ %digit_histogram_8_V_3, %branch79.i.i ], [ %digit_histogram_8_V_3, %branch78.i.i ], [ %digit_histogram_8_V_3, %branch77.i.i ], [ %digit_histogram_8_V_3, %branch76.i.i ], [ %digit_histogram_8_V_3, %branch75.i.i ], [ %digit_histogram_8_V_3, %branch74.i.i ], [ %digit_histogram_8_V_3, %branch73.i.i ], [ %digit_histogram_0_V, %branch72.i.i ], [ %digit_histogram_8_V_3, %branch71.i.i ], [ %digit_histogram_8_V_3, %branch70.i.i ], [ %digit_histogram_8_V_3, %branch69.i.i ], [ %digit_histogram_8_V_3, %branch68.i.i ], [ %digit_histogram_8_V_3, %branch67.i.i ], [ %digit_histogram_8_V_3, %branch66.i.i ], [ %digit_histogram_8_V_3, %branch65.i.i ], [ %digit_histogram_8_V_3, %compute_histogram_begin ]"   --->   Operation 214 'phi' 'digit_histogram_8_V_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%digit_histogram_7_V_4 = phi i32 [ %digit_histogram_7_V_3, %branch79.i.i ], [ %digit_histogram_7_V_3, %branch78.i.i ], [ %digit_histogram_7_V_3, %branch77.i.i ], [ %digit_histogram_7_V_3, %branch76.i.i ], [ %digit_histogram_7_V_3, %branch75.i.i ], [ %digit_histogram_7_V_3, %branch74.i.i ], [ %digit_histogram_7_V_3, %branch73.i.i ], [ %digit_histogram_7_V_3, %branch72.i.i ], [ %digit_histogram_0_V, %branch71.i.i ], [ %digit_histogram_7_V_3, %branch70.i.i ], [ %digit_histogram_7_V_3, %branch69.i.i ], [ %digit_histogram_7_V_3, %branch68.i.i ], [ %digit_histogram_7_V_3, %branch67.i.i ], [ %digit_histogram_7_V_3, %branch66.i.i ], [ %digit_histogram_7_V_3, %branch65.i.i ], [ %digit_histogram_7_V_3, %compute_histogram_begin ]"   --->   Operation 215 'phi' 'digit_histogram_7_V_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%digit_histogram_6_V_4 = phi i32 [ %digit_histogram_6_V_3, %branch79.i.i ], [ %digit_histogram_6_V_3, %branch78.i.i ], [ %digit_histogram_6_V_3, %branch77.i.i ], [ %digit_histogram_6_V_3, %branch76.i.i ], [ %digit_histogram_6_V_3, %branch75.i.i ], [ %digit_histogram_6_V_3, %branch74.i.i ], [ %digit_histogram_6_V_3, %branch73.i.i ], [ %digit_histogram_6_V_3, %branch72.i.i ], [ %digit_histogram_6_V_3, %branch71.i.i ], [ %digit_histogram_0_V, %branch70.i.i ], [ %digit_histogram_6_V_3, %branch69.i.i ], [ %digit_histogram_6_V_3, %branch68.i.i ], [ %digit_histogram_6_V_3, %branch67.i.i ], [ %digit_histogram_6_V_3, %branch66.i.i ], [ %digit_histogram_6_V_3, %branch65.i.i ], [ %digit_histogram_6_V_3, %compute_histogram_begin ]"   --->   Operation 216 'phi' 'digit_histogram_6_V_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%digit_histogram_5_V_4 = phi i32 [ %digit_histogram_5_V_3, %branch79.i.i ], [ %digit_histogram_5_V_3, %branch78.i.i ], [ %digit_histogram_5_V_3, %branch77.i.i ], [ %digit_histogram_5_V_3, %branch76.i.i ], [ %digit_histogram_5_V_3, %branch75.i.i ], [ %digit_histogram_5_V_3, %branch74.i.i ], [ %digit_histogram_5_V_3, %branch73.i.i ], [ %digit_histogram_5_V_3, %branch72.i.i ], [ %digit_histogram_5_V_3, %branch71.i.i ], [ %digit_histogram_5_V_3, %branch70.i.i ], [ %digit_histogram_0_V, %branch69.i.i ], [ %digit_histogram_5_V_3, %branch68.i.i ], [ %digit_histogram_5_V_3, %branch67.i.i ], [ %digit_histogram_5_V_3, %branch66.i.i ], [ %digit_histogram_5_V_3, %branch65.i.i ], [ %digit_histogram_5_V_3, %compute_histogram_begin ]"   --->   Operation 217 'phi' 'digit_histogram_5_V_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%digit_histogram_4_V_4 = phi i32 [ %digit_histogram_4_V_3, %branch79.i.i ], [ %digit_histogram_4_V_3, %branch78.i.i ], [ %digit_histogram_4_V_3, %branch77.i.i ], [ %digit_histogram_4_V_3, %branch76.i.i ], [ %digit_histogram_4_V_3, %branch75.i.i ], [ %digit_histogram_4_V_3, %branch74.i.i ], [ %digit_histogram_4_V_3, %branch73.i.i ], [ %digit_histogram_4_V_3, %branch72.i.i ], [ %digit_histogram_4_V_3, %branch71.i.i ], [ %digit_histogram_4_V_3, %branch70.i.i ], [ %digit_histogram_4_V_3, %branch69.i.i ], [ %digit_histogram_0_V, %branch68.i.i ], [ %digit_histogram_4_V_3, %branch67.i.i ], [ %digit_histogram_4_V_3, %branch66.i.i ], [ %digit_histogram_4_V_3, %branch65.i.i ], [ %digit_histogram_4_V_3, %compute_histogram_begin ]"   --->   Operation 218 'phi' 'digit_histogram_4_V_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%digit_histogram_3_V_4 = phi i32 [ %digit_histogram_3_V_3, %branch79.i.i ], [ %digit_histogram_3_V_3, %branch78.i.i ], [ %digit_histogram_3_V_3, %branch77.i.i ], [ %digit_histogram_3_V_3, %branch76.i.i ], [ %digit_histogram_3_V_3, %branch75.i.i ], [ %digit_histogram_3_V_3, %branch74.i.i ], [ %digit_histogram_3_V_3, %branch73.i.i ], [ %digit_histogram_3_V_3, %branch72.i.i ], [ %digit_histogram_3_V_3, %branch71.i.i ], [ %digit_histogram_3_V_3, %branch70.i.i ], [ %digit_histogram_3_V_3, %branch69.i.i ], [ %digit_histogram_3_V_3, %branch68.i.i ], [ %digit_histogram_0_V, %branch67.i.i ], [ %digit_histogram_3_V_3, %branch66.i.i ], [ %digit_histogram_3_V_3, %branch65.i.i ], [ %digit_histogram_3_V_3, %compute_histogram_begin ]"   --->   Operation 219 'phi' 'digit_histogram_3_V_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%digit_histogram_2_V_4 = phi i32 [ %digit_histogram_2_V_3, %branch79.i.i ], [ %digit_histogram_2_V_3, %branch78.i.i ], [ %digit_histogram_2_V_3, %branch77.i.i ], [ %digit_histogram_2_V_3, %branch76.i.i ], [ %digit_histogram_2_V_3, %branch75.i.i ], [ %digit_histogram_2_V_3, %branch74.i.i ], [ %digit_histogram_2_V_3, %branch73.i.i ], [ %digit_histogram_2_V_3, %branch72.i.i ], [ %digit_histogram_2_V_3, %branch71.i.i ], [ %digit_histogram_2_V_3, %branch70.i.i ], [ %digit_histogram_2_V_3, %branch69.i.i ], [ %digit_histogram_2_V_3, %branch68.i.i ], [ %digit_histogram_2_V_3, %branch67.i.i ], [ %digit_histogram_0_V, %branch66.i.i ], [ %digit_histogram_2_V_3, %branch65.i.i ], [ %digit_histogram_2_V_3, %compute_histogram_begin ]"   --->   Operation 220 'phi' 'digit_histogram_2_V_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%digit_histogram_1_V_4 = phi i32 [ %digit_histogram_1_V_3, %branch79.i.i ], [ %digit_histogram_1_V_3, %branch78.i.i ], [ %digit_histogram_1_V_3, %branch77.i.i ], [ %digit_histogram_1_V_3, %branch76.i.i ], [ %digit_histogram_1_V_3, %branch75.i.i ], [ %digit_histogram_1_V_3, %branch74.i.i ], [ %digit_histogram_1_V_3, %branch73.i.i ], [ %digit_histogram_1_V_3, %branch72.i.i ], [ %digit_histogram_1_V_3, %branch71.i.i ], [ %digit_histogram_1_V_3, %branch70.i.i ], [ %digit_histogram_1_V_3, %branch69.i.i ], [ %digit_histogram_1_V_3, %branch68.i.i ], [ %digit_histogram_1_V_3, %branch67.i.i ], [ %digit_histogram_1_V_3, %branch66.i.i ], [ %digit_histogram_0_V, %branch65.i.i ], [ %digit_histogram_1_V_3, %compute_histogram_begin ]"   --->   Operation 221 'phi' 'digit_histogram_1_V_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%digit_histogram_0_V_4 = phi i32 [ %digit_histogram_0_V_3, %branch79.i.i ], [ %digit_histogram_0_V_3, %branch78.i.i ], [ %digit_histogram_0_V_3, %branch77.i.i ], [ %digit_histogram_0_V_3, %branch76.i.i ], [ %digit_histogram_0_V_3, %branch75.i.i ], [ %digit_histogram_0_V_3, %branch74.i.i ], [ %digit_histogram_0_V_3, %branch73.i.i ], [ %digit_histogram_0_V_3, %branch72.i.i ], [ %digit_histogram_0_V_3, %branch71.i.i ], [ %digit_histogram_0_V_3, %branch70.i.i ], [ %digit_histogram_0_V_3, %branch69.i.i ], [ %digit_histogram_0_V_3, %branch68.i.i ], [ %digit_histogram_0_V_3, %branch67.i.i ], [ %digit_histogram_0_V_3, %branch66.i.i ], [ %digit_histogram_0_V_3, %branch65.i.i ], [ %digit_histogram_0_V, %compute_histogram_begin ]"   --->   Operation 222 'phi' 'digit_histogram_0_V_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str826, i32 %tmp_5_i_i)" [./hls-src/huffman_sort.cpp:40->./hls-src/huffman_encoding.cpp:33]   --->   Operation 223 'specregionend' 'empty_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "br label %.preheader173.i.i" [./hls-src/huffman_sort.cpp:34->./hls-src/huffman_encoding.cpp:33]   --->   Operation 224 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 1.76>
ST_11 : Operation 225 [1/1] (1.76ns)   --->   "br label %.preheader" [./hls-src/huffman_sort.cpp:44->./hls-src/huffman_encoding.cpp:33]   --->   Operation 225 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 10> <Delay = 6.49>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%digit_location_15_V_1 = phi i32 [ %digit_location_15_V_2, %find_digit_location_end ], [ %digit_location_15_V, %.preheader.preheader ]" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 226 'phi' 'digit_location_15_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%digit_location_14_V_1 = phi i32 [ %digit_location_14_V_2, %find_digit_location_end ], [ %digit_location_14_V, %.preheader.preheader ]" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 227 'phi' 'digit_location_14_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%digit_location_13_V_1 = phi i32 [ %digit_location_13_V_2, %find_digit_location_end ], [ %digit_location_13_V, %.preheader.preheader ]" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 228 'phi' 'digit_location_13_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%digit_location_12_V_1 = phi i32 [ %digit_location_12_V_2, %find_digit_location_end ], [ %digit_location_12_V, %.preheader.preheader ]" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 229 'phi' 'digit_location_12_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%digit_location_11_V_1 = phi i32 [ %digit_location_11_V_2, %find_digit_location_end ], [ %digit_location_11_V, %.preheader.preheader ]" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 230 'phi' 'digit_location_11_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%digit_location_10_V_1 = phi i32 [ %digit_location_10_V_2, %find_digit_location_end ], [ %digit_location_10_V, %.preheader.preheader ]" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 231 'phi' 'digit_location_10_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%digit_location_9_V_1 = phi i32 [ %digit_location_9_V_2, %find_digit_location_end ], [ %digit_location_9_V_s, %.preheader.preheader ]" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 232 'phi' 'digit_location_9_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%digit_location_8_V_1 = phi i32 [ %digit_location_8_V_2, %find_digit_location_end ], [ %digit_location_8_V_s, %.preheader.preheader ]" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 233 'phi' 'digit_location_8_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%digit_location_7_V_1 = phi i32 [ %digit_location_7_V_2, %find_digit_location_end ], [ %digit_location_7_V_s, %.preheader.preheader ]" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 234 'phi' 'digit_location_7_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%digit_location_6_V_1 = phi i32 [ %digit_location_6_V_2, %find_digit_location_end ], [ %digit_location_6_V_s, %.preheader.preheader ]" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 235 'phi' 'digit_location_6_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%digit_location_5_V_1 = phi i32 [ %digit_location_5_V_2, %find_digit_location_end ], [ %digit_location_5_V_s, %.preheader.preheader ]" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 236 'phi' 'digit_location_5_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%digit_location_4_V_1 = phi i32 [ %digit_location_4_V_2, %find_digit_location_end ], [ %digit_location_4_V_s, %.preheader.preheader ]" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 237 'phi' 'digit_location_4_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%digit_location_3_V_1 = phi i32 [ %digit_location_3_V_2, %find_digit_location_end ], [ %digit_location_3_V_s, %.preheader.preheader ]" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 238 'phi' 'digit_location_3_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%digit_location_2_V_1 = phi i32 [ %digit_location_2_V_2, %find_digit_location_end ], [ %digit_location_2_V_s, %.preheader.preheader ]" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 239 'phi' 'digit_location_2_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%digit_location_1_V_1 = phi i32 [ %digit_location_1_V_2, %find_digit_location_end ], [ %digit_location_1_V_s, %.preheader.preheader ]" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 240 'phi' 'digit_location_1_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%i6_0_i_i = phi i5 [ %i_1, %find_digit_location_end ], [ 1, %.preheader.preheader ]"   --->   Operation 241 'phi' 'i6_0_i_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (1.36ns)   --->   "%icmp_ln44 = icmp eq i5 %i6_0_i_i, -16" [./hls-src/huffman_sort.cpp:44->./hls-src/huffman_encoding.cpp:33]   --->   Operation 242 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15)"   --->   Operation 243 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %.preheader.i.i.preheader, label %find_digit_location_begin" [./hls-src/huffman_sort.cpp:44->./hls-src/huffman_encoding.cpp:33]   --->   Operation 244 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str927) nounwind" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 245 'specloopname' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_7_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str927)" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 246 'specregionbegin' 'tmp_7_i_i' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str119) nounwind" [./hls-src/huffman_sort.cpp:45->./hls-src/huffman_encoding.cpp:33]   --->   Operation 247 'specpipeline' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i5 %i6_0_i_i to i4" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 248 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (2.17ns)   --->   "switch i4 %trunc_ln46, label %branch46.i.i [
    i4 1, label %branch32.i.i
    i4 2, label %branch33.i.i
    i4 3, label %branch34.i.i
    i4 4, label %branch35.i.i
    i4 5, label %branch36.i.i
    i4 6, label %branch37.i.i
    i4 7, label %branch38.i.i
    i4 -8, label %branch39.i.i
    i4 -7, label %branch40.i.i
    i4 -6, label %branch41.i.i
    i4 -5, label %branch42.i.i
    i4 -4, label %branch43.i.i
    i4 -3, label %branch44.i.i
    i4 -2, label %branch45.i.i
  ]" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 249 'switch' <Predicate = (!icmp_ln44)> <Delay = 2.17>
ST_12 : Operation 250 [1/1] (2.17ns)   --->   "br label %branch32.i.i" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 250 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 14)> <Delay = 2.17>
ST_12 : Operation 251 [1/1] (2.17ns)   --->   "br label %branch32.i.i" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 251 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 13)> <Delay = 2.17>
ST_12 : Operation 252 [1/1] (2.17ns)   --->   "br label %branch32.i.i" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 252 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 12)> <Delay = 2.17>
ST_12 : Operation 253 [1/1] (2.17ns)   --->   "br label %branch32.i.i" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 253 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 11)> <Delay = 2.17>
ST_12 : Operation 254 [1/1] (2.17ns)   --->   "br label %branch32.i.i" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 254 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 10)> <Delay = 2.17>
ST_12 : Operation 255 [1/1] (2.17ns)   --->   "br label %branch32.i.i" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 255 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 9)> <Delay = 2.17>
ST_12 : Operation 256 [1/1] (2.17ns)   --->   "br label %branch32.i.i" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 256 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 8)> <Delay = 2.17>
ST_12 : Operation 257 [1/1] (2.17ns)   --->   "br label %branch32.i.i" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 257 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 7)> <Delay = 2.17>
ST_12 : Operation 258 [1/1] (2.17ns)   --->   "br label %branch32.i.i" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 258 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 6)> <Delay = 2.17>
ST_12 : Operation 259 [1/1] (2.17ns)   --->   "br label %branch32.i.i" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 259 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 5)> <Delay = 2.17>
ST_12 : Operation 260 [1/1] (2.17ns)   --->   "br label %branch32.i.i" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 260 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 4)> <Delay = 2.17>
ST_12 : Operation 261 [1/1] (2.17ns)   --->   "br label %branch32.i.i" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 261 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 3)> <Delay = 2.17>
ST_12 : Operation 262 [1/1] (2.17ns)   --->   "br label %branch32.i.i" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 262 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 2)> <Delay = 2.17>
ST_12 : Operation 263 [1/1] (2.17ns)   --->   "br label %branch32.i.i" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 263 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 15) | (!icmp_ln44 & trunc_ln46 == 0)> <Delay = 2.17>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%phi_ln215 = phi i32 [ %digit_location_1_V_1, %branch33.i.i ], [ %digit_location_2_V_1, %branch34.i.i ], [ %digit_location_3_V_1, %branch35.i.i ], [ %digit_location_4_V_1, %branch36.i.i ], [ %digit_location_5_V_1, %branch37.i.i ], [ %digit_location_6_V_1, %branch38.i.i ], [ %digit_location_7_V_1, %branch39.i.i ], [ %digit_location_8_V_1, %branch40.i.i ], [ %digit_location_9_V_1, %branch41.i.i ], [ %digit_location_10_V_1, %branch42.i.i ], [ %digit_location_11_V_1, %branch43.i.i ], [ %digit_location_12_V_1, %branch44.i.i ], [ %digit_location_13_V_1, %branch45.i.i ], [ %digit_location_14_V_1, %branch46.i.i ], [ 0, %find_digit_location_begin ]" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 264 'phi' 'phi_ln215' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (2.06ns)   --->   "%phi_ln215_1 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %digit_histogram_14_3, i32 %digit_histogram_0_V_3, i32 %digit_histogram_1_V_3, i32 %digit_histogram_2_V_3, i32 %digit_histogram_3_V_3, i32 %digit_histogram_4_V_3, i32 %digit_histogram_5_V_3, i32 %digit_histogram_6_V_3, i32 %digit_histogram_7_V_3, i32 %digit_histogram_8_V_3, i32 %digit_histogram_9_V_3, i32 %digit_histogram_10_3, i32 %digit_histogram_11_3, i32 %digit_histogram_12_3, i32 %digit_histogram_13_3, i32 %digit_histogram_14_3, i4 %trunc_ln46)" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 265 'mux' 'phi_ln215_1' <Predicate = (!icmp_ln44)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 266 [1/1] (2.55ns)   --->   "%digit_location_1_V = add i32 %phi_ln215_1, %phi_ln215" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 266 'add' 'digit_location_1_V' <Predicate = (!icmp_ln44)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [1/1] (1.76ns)   --->   "switch i4 %trunc_ln46, label %branch31.i.i [
    i4 1, label %find_digit_location_end
    i4 2, label %branch18.i.i
    i4 3, label %branch19.i.i
    i4 4, label %branch20.i.i
    i4 5, label %branch21.i.i
    i4 6, label %branch22.i.i
    i4 7, label %branch23.i.i
    i4 -8, label %branch24.i.i
    i4 -7, label %branch25.i.i
    i4 -6, label %branch26.i.i
    i4 -5, label %branch27.i.i
    i4 -4, label %branch28.i.i
    i4 -3, label %branch29.i.i
    i4 -2, label %branch30.i.i
  ]" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 267 'switch' <Predicate = (!icmp_ln44)> <Delay = 1.76>
ST_12 : Operation 268 [1/1] (1.76ns)   --->   "br label %find_digit_location_end" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 268 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 14)> <Delay = 1.76>
ST_12 : Operation 269 [1/1] (1.76ns)   --->   "br label %find_digit_location_end" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 269 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 13)> <Delay = 1.76>
ST_12 : Operation 270 [1/1] (1.76ns)   --->   "br label %find_digit_location_end" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 270 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 12)> <Delay = 1.76>
ST_12 : Operation 271 [1/1] (1.76ns)   --->   "br label %find_digit_location_end" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 271 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 11)> <Delay = 1.76>
ST_12 : Operation 272 [1/1] (1.76ns)   --->   "br label %find_digit_location_end" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 272 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 10)> <Delay = 1.76>
ST_12 : Operation 273 [1/1] (1.76ns)   --->   "br label %find_digit_location_end" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 273 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 9)> <Delay = 1.76>
ST_12 : Operation 274 [1/1] (1.76ns)   --->   "br label %find_digit_location_end" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 274 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 8)> <Delay = 1.76>
ST_12 : Operation 275 [1/1] (1.76ns)   --->   "br label %find_digit_location_end" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 275 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 7)> <Delay = 1.76>
ST_12 : Operation 276 [1/1] (1.76ns)   --->   "br label %find_digit_location_end" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 276 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 6)> <Delay = 1.76>
ST_12 : Operation 277 [1/1] (1.76ns)   --->   "br label %find_digit_location_end" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 277 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 5)> <Delay = 1.76>
ST_12 : Operation 278 [1/1] (1.76ns)   --->   "br label %find_digit_location_end" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 278 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 4)> <Delay = 1.76>
ST_12 : Operation 279 [1/1] (1.76ns)   --->   "br label %find_digit_location_end" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 279 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 3)> <Delay = 1.76>
ST_12 : Operation 280 [1/1] (1.76ns)   --->   "br label %find_digit_location_end" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 280 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 2)> <Delay = 1.76>
ST_12 : Operation 281 [1/1] (1.76ns)   --->   "br label %find_digit_location_end" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 281 'br' <Predicate = (!icmp_ln44 & trunc_ln46 == 15) | (!icmp_ln44 & trunc_ln46 == 0)> <Delay = 1.76>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%digit_location_15_V_2 = phi i32 [ %digit_location_1_V, %branch31.i.i ], [ %digit_location_15_V_1, %branch30.i.i ], [ %digit_location_15_V_1, %branch29.i.i ], [ %digit_location_15_V_1, %branch28.i.i ], [ %digit_location_15_V_1, %branch27.i.i ], [ %digit_location_15_V_1, %branch26.i.i ], [ %digit_location_15_V_1, %branch25.i.i ], [ %digit_location_15_V_1, %branch24.i.i ], [ %digit_location_15_V_1, %branch23.i.i ], [ %digit_location_15_V_1, %branch22.i.i ], [ %digit_location_15_V_1, %branch21.i.i ], [ %digit_location_15_V_1, %branch20.i.i ], [ %digit_location_15_V_1, %branch19.i.i ], [ %digit_location_15_V_1, %branch18.i.i ], [ %digit_location_15_V_1, %branch32.i.i ]"   --->   Operation 282 'phi' 'digit_location_15_V_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%digit_location_14_V_2 = phi i32 [ %digit_location_14_V_1, %branch31.i.i ], [ %digit_location_1_V, %branch30.i.i ], [ %digit_location_14_V_1, %branch29.i.i ], [ %digit_location_14_V_1, %branch28.i.i ], [ %digit_location_14_V_1, %branch27.i.i ], [ %digit_location_14_V_1, %branch26.i.i ], [ %digit_location_14_V_1, %branch25.i.i ], [ %digit_location_14_V_1, %branch24.i.i ], [ %digit_location_14_V_1, %branch23.i.i ], [ %digit_location_14_V_1, %branch22.i.i ], [ %digit_location_14_V_1, %branch21.i.i ], [ %digit_location_14_V_1, %branch20.i.i ], [ %digit_location_14_V_1, %branch19.i.i ], [ %digit_location_14_V_1, %branch18.i.i ], [ %digit_location_14_V_1, %branch32.i.i ]"   --->   Operation 283 'phi' 'digit_location_14_V_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%digit_location_13_V_2 = phi i32 [ %digit_location_13_V_1, %branch31.i.i ], [ %digit_location_13_V_1, %branch30.i.i ], [ %digit_location_1_V, %branch29.i.i ], [ %digit_location_13_V_1, %branch28.i.i ], [ %digit_location_13_V_1, %branch27.i.i ], [ %digit_location_13_V_1, %branch26.i.i ], [ %digit_location_13_V_1, %branch25.i.i ], [ %digit_location_13_V_1, %branch24.i.i ], [ %digit_location_13_V_1, %branch23.i.i ], [ %digit_location_13_V_1, %branch22.i.i ], [ %digit_location_13_V_1, %branch21.i.i ], [ %digit_location_13_V_1, %branch20.i.i ], [ %digit_location_13_V_1, %branch19.i.i ], [ %digit_location_13_V_1, %branch18.i.i ], [ %digit_location_13_V_1, %branch32.i.i ]"   --->   Operation 284 'phi' 'digit_location_13_V_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%digit_location_12_V_2 = phi i32 [ %digit_location_12_V_1, %branch31.i.i ], [ %digit_location_12_V_1, %branch30.i.i ], [ %digit_location_12_V_1, %branch29.i.i ], [ %digit_location_1_V, %branch28.i.i ], [ %digit_location_12_V_1, %branch27.i.i ], [ %digit_location_12_V_1, %branch26.i.i ], [ %digit_location_12_V_1, %branch25.i.i ], [ %digit_location_12_V_1, %branch24.i.i ], [ %digit_location_12_V_1, %branch23.i.i ], [ %digit_location_12_V_1, %branch22.i.i ], [ %digit_location_12_V_1, %branch21.i.i ], [ %digit_location_12_V_1, %branch20.i.i ], [ %digit_location_12_V_1, %branch19.i.i ], [ %digit_location_12_V_1, %branch18.i.i ], [ %digit_location_12_V_1, %branch32.i.i ]"   --->   Operation 285 'phi' 'digit_location_12_V_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "%digit_location_11_V_2 = phi i32 [ %digit_location_11_V_1, %branch31.i.i ], [ %digit_location_11_V_1, %branch30.i.i ], [ %digit_location_11_V_1, %branch29.i.i ], [ %digit_location_11_V_1, %branch28.i.i ], [ %digit_location_1_V, %branch27.i.i ], [ %digit_location_11_V_1, %branch26.i.i ], [ %digit_location_11_V_1, %branch25.i.i ], [ %digit_location_11_V_1, %branch24.i.i ], [ %digit_location_11_V_1, %branch23.i.i ], [ %digit_location_11_V_1, %branch22.i.i ], [ %digit_location_11_V_1, %branch21.i.i ], [ %digit_location_11_V_1, %branch20.i.i ], [ %digit_location_11_V_1, %branch19.i.i ], [ %digit_location_11_V_1, %branch18.i.i ], [ %digit_location_11_V_1, %branch32.i.i ]"   --->   Operation 286 'phi' 'digit_location_11_V_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%digit_location_10_V_2 = phi i32 [ %digit_location_10_V_1, %branch31.i.i ], [ %digit_location_10_V_1, %branch30.i.i ], [ %digit_location_10_V_1, %branch29.i.i ], [ %digit_location_10_V_1, %branch28.i.i ], [ %digit_location_10_V_1, %branch27.i.i ], [ %digit_location_1_V, %branch26.i.i ], [ %digit_location_10_V_1, %branch25.i.i ], [ %digit_location_10_V_1, %branch24.i.i ], [ %digit_location_10_V_1, %branch23.i.i ], [ %digit_location_10_V_1, %branch22.i.i ], [ %digit_location_10_V_1, %branch21.i.i ], [ %digit_location_10_V_1, %branch20.i.i ], [ %digit_location_10_V_1, %branch19.i.i ], [ %digit_location_10_V_1, %branch18.i.i ], [ %digit_location_10_V_1, %branch32.i.i ]"   --->   Operation 287 'phi' 'digit_location_10_V_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "%digit_location_9_V_2 = phi i32 [ %digit_location_9_V_1, %branch31.i.i ], [ %digit_location_9_V_1, %branch30.i.i ], [ %digit_location_9_V_1, %branch29.i.i ], [ %digit_location_9_V_1, %branch28.i.i ], [ %digit_location_9_V_1, %branch27.i.i ], [ %digit_location_9_V_1, %branch26.i.i ], [ %digit_location_1_V, %branch25.i.i ], [ %digit_location_9_V_1, %branch24.i.i ], [ %digit_location_9_V_1, %branch23.i.i ], [ %digit_location_9_V_1, %branch22.i.i ], [ %digit_location_9_V_1, %branch21.i.i ], [ %digit_location_9_V_1, %branch20.i.i ], [ %digit_location_9_V_1, %branch19.i.i ], [ %digit_location_9_V_1, %branch18.i.i ], [ %digit_location_9_V_1, %branch32.i.i ]"   --->   Operation 288 'phi' 'digit_location_9_V_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%digit_location_8_V_2 = phi i32 [ %digit_location_8_V_1, %branch31.i.i ], [ %digit_location_8_V_1, %branch30.i.i ], [ %digit_location_8_V_1, %branch29.i.i ], [ %digit_location_8_V_1, %branch28.i.i ], [ %digit_location_8_V_1, %branch27.i.i ], [ %digit_location_8_V_1, %branch26.i.i ], [ %digit_location_8_V_1, %branch25.i.i ], [ %digit_location_1_V, %branch24.i.i ], [ %digit_location_8_V_1, %branch23.i.i ], [ %digit_location_8_V_1, %branch22.i.i ], [ %digit_location_8_V_1, %branch21.i.i ], [ %digit_location_8_V_1, %branch20.i.i ], [ %digit_location_8_V_1, %branch19.i.i ], [ %digit_location_8_V_1, %branch18.i.i ], [ %digit_location_8_V_1, %branch32.i.i ]"   --->   Operation 289 'phi' 'digit_location_8_V_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%digit_location_7_V_2 = phi i32 [ %digit_location_7_V_1, %branch31.i.i ], [ %digit_location_7_V_1, %branch30.i.i ], [ %digit_location_7_V_1, %branch29.i.i ], [ %digit_location_7_V_1, %branch28.i.i ], [ %digit_location_7_V_1, %branch27.i.i ], [ %digit_location_7_V_1, %branch26.i.i ], [ %digit_location_7_V_1, %branch25.i.i ], [ %digit_location_7_V_1, %branch24.i.i ], [ %digit_location_1_V, %branch23.i.i ], [ %digit_location_7_V_1, %branch22.i.i ], [ %digit_location_7_V_1, %branch21.i.i ], [ %digit_location_7_V_1, %branch20.i.i ], [ %digit_location_7_V_1, %branch19.i.i ], [ %digit_location_7_V_1, %branch18.i.i ], [ %digit_location_7_V_1, %branch32.i.i ]"   --->   Operation 290 'phi' 'digit_location_7_V_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%digit_location_6_V_2 = phi i32 [ %digit_location_6_V_1, %branch31.i.i ], [ %digit_location_6_V_1, %branch30.i.i ], [ %digit_location_6_V_1, %branch29.i.i ], [ %digit_location_6_V_1, %branch28.i.i ], [ %digit_location_6_V_1, %branch27.i.i ], [ %digit_location_6_V_1, %branch26.i.i ], [ %digit_location_6_V_1, %branch25.i.i ], [ %digit_location_6_V_1, %branch24.i.i ], [ %digit_location_6_V_1, %branch23.i.i ], [ %digit_location_1_V, %branch22.i.i ], [ %digit_location_6_V_1, %branch21.i.i ], [ %digit_location_6_V_1, %branch20.i.i ], [ %digit_location_6_V_1, %branch19.i.i ], [ %digit_location_6_V_1, %branch18.i.i ], [ %digit_location_6_V_1, %branch32.i.i ]"   --->   Operation 291 'phi' 'digit_location_6_V_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%digit_location_5_V_2 = phi i32 [ %digit_location_5_V_1, %branch31.i.i ], [ %digit_location_5_V_1, %branch30.i.i ], [ %digit_location_5_V_1, %branch29.i.i ], [ %digit_location_5_V_1, %branch28.i.i ], [ %digit_location_5_V_1, %branch27.i.i ], [ %digit_location_5_V_1, %branch26.i.i ], [ %digit_location_5_V_1, %branch25.i.i ], [ %digit_location_5_V_1, %branch24.i.i ], [ %digit_location_5_V_1, %branch23.i.i ], [ %digit_location_5_V_1, %branch22.i.i ], [ %digit_location_1_V, %branch21.i.i ], [ %digit_location_5_V_1, %branch20.i.i ], [ %digit_location_5_V_1, %branch19.i.i ], [ %digit_location_5_V_1, %branch18.i.i ], [ %digit_location_5_V_1, %branch32.i.i ]"   --->   Operation 292 'phi' 'digit_location_5_V_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%digit_location_4_V_2 = phi i32 [ %digit_location_4_V_1, %branch31.i.i ], [ %digit_location_4_V_1, %branch30.i.i ], [ %digit_location_4_V_1, %branch29.i.i ], [ %digit_location_4_V_1, %branch28.i.i ], [ %digit_location_4_V_1, %branch27.i.i ], [ %digit_location_4_V_1, %branch26.i.i ], [ %digit_location_4_V_1, %branch25.i.i ], [ %digit_location_4_V_1, %branch24.i.i ], [ %digit_location_4_V_1, %branch23.i.i ], [ %digit_location_4_V_1, %branch22.i.i ], [ %digit_location_4_V_1, %branch21.i.i ], [ %digit_location_1_V, %branch20.i.i ], [ %digit_location_4_V_1, %branch19.i.i ], [ %digit_location_4_V_1, %branch18.i.i ], [ %digit_location_4_V_1, %branch32.i.i ]"   --->   Operation 293 'phi' 'digit_location_4_V_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%digit_location_3_V_2 = phi i32 [ %digit_location_3_V_1, %branch31.i.i ], [ %digit_location_3_V_1, %branch30.i.i ], [ %digit_location_3_V_1, %branch29.i.i ], [ %digit_location_3_V_1, %branch28.i.i ], [ %digit_location_3_V_1, %branch27.i.i ], [ %digit_location_3_V_1, %branch26.i.i ], [ %digit_location_3_V_1, %branch25.i.i ], [ %digit_location_3_V_1, %branch24.i.i ], [ %digit_location_3_V_1, %branch23.i.i ], [ %digit_location_3_V_1, %branch22.i.i ], [ %digit_location_3_V_1, %branch21.i.i ], [ %digit_location_3_V_1, %branch20.i.i ], [ %digit_location_1_V, %branch19.i.i ], [ %digit_location_3_V_1, %branch18.i.i ], [ %digit_location_3_V_1, %branch32.i.i ]"   --->   Operation 294 'phi' 'digit_location_3_V_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%digit_location_2_V_2 = phi i32 [ %digit_location_2_V_1, %branch31.i.i ], [ %digit_location_2_V_1, %branch30.i.i ], [ %digit_location_2_V_1, %branch29.i.i ], [ %digit_location_2_V_1, %branch28.i.i ], [ %digit_location_2_V_1, %branch27.i.i ], [ %digit_location_2_V_1, %branch26.i.i ], [ %digit_location_2_V_1, %branch25.i.i ], [ %digit_location_2_V_1, %branch24.i.i ], [ %digit_location_2_V_1, %branch23.i.i ], [ %digit_location_2_V_1, %branch22.i.i ], [ %digit_location_2_V_1, %branch21.i.i ], [ %digit_location_2_V_1, %branch20.i.i ], [ %digit_location_2_V_1, %branch19.i.i ], [ %digit_location_1_V, %branch18.i.i ], [ %digit_location_2_V_1, %branch32.i.i ]"   --->   Operation 295 'phi' 'digit_location_2_V_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%digit_location_1_V_2 = phi i32 [ %digit_location_1_V_1, %branch31.i.i ], [ %digit_location_1_V_1, %branch30.i.i ], [ %digit_location_1_V_1, %branch29.i.i ], [ %digit_location_1_V_1, %branch28.i.i ], [ %digit_location_1_V_1, %branch27.i.i ], [ %digit_location_1_V_1, %branch26.i.i ], [ %digit_location_1_V_1, %branch25.i.i ], [ %digit_location_1_V_1, %branch24.i.i ], [ %digit_location_1_V_1, %branch23.i.i ], [ %digit_location_1_V_1, %branch22.i.i ], [ %digit_location_1_V_1, %branch21.i.i ], [ %digit_location_1_V_1, %branch20.i.i ], [ %digit_location_1_V_1, %branch19.i.i ], [ %digit_location_1_V_1, %branch18.i.i ], [ %digit_location_1_V, %branch32.i.i ]"   --->   Operation 296 'phi' 'digit_location_1_V_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str927, i32 %tmp_7_i_i)" [./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33]   --->   Operation 297 'specregionend' 'empty_12' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 298 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i6_0_i_i, 1" [./hls-src/huffman_sort.cpp:44->./hls-src/huffman_encoding.cpp:33]   --->   Operation 298 'add' 'i_1' <Predicate = (!icmp_ln44)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "br label %.preheader" [./hls-src/huffman_sort.cpp:44->./hls-src/huffman_encoding.cpp:33]   --->   Operation 299 'br' <Predicate = (!icmp_ln44)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 1.76>
ST_13 : Operation 300 [1/1] (1.76ns)   --->   "br label %.preheader.i.i" [./hls-src/huffman_sort.cpp:49->./hls-src/huffman_encoding.cpp:33]   --->   Operation 300 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 12> <Delay = 3.45>
ST_14 : Operation 301 [1/1] (0.00ns)   --->   "%j7_0_i_i = phi i32 [ %j_2, %re_sort_end ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 301 'phi' 'j7_0_i_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 302 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp eq i32 %j7_0_i_i, %n_read" [./hls-src/huffman_sort.cpp:49->./hls-src/huffman_encoding.cpp:33]   --->   Operation 302 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 303 [1/1] (2.55ns)   --->   "%j_2 = add nsw i32 %j7_0_i_i, 1" [./hls-src/huffman_sort.cpp:49->./hls-src/huffman_encoding.cpp:33]   --->   Operation 303 'add' 'j_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i32 %j7_0_i_i to i64" [./hls-src/huffman_sort.cpp:51->./hls-src/huffman_encoding.cpp:33]   --->   Operation 304 'zext' 'zext_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_14 : Operation 305 [1/1] (0.00ns)   --->   "%current_digit_V_addr_1 = getelementptr [256 x i4]* %current_digit_V, i64 0, i64 %zext_ln51" [./hls-src/huffman_sort.cpp:51->./hls-src/huffman_encoding.cpp:33]   --->   Operation 305 'getelementptr' 'current_digit_V_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_14 : Operation 306 [2/2] (3.25ns)   --->   "%digit_V_1 = load i4* %current_digit_V_addr_1, align 1" [./hls-src/huffman_sort.cpp:51->./hls-src/huffman_encoding.cpp:33]   --->   Operation 306 'load' 'digit_V_1' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 15 <SV = 13> <Delay = 3.25>
ST_15 : Operation 307 [1/2] (3.25ns)   --->   "%digit_V_1 = load i4* %current_digit_V_addr_1, align 1" [./hls-src/huffman_sort.cpp:51->./hls-src/huffman_encoding.cpp:33]   --->   Operation 307 'load' 'digit_V_1' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 308 [1/1] (0.00ns)   --->   "%previous_sorting_val_2 = getelementptr [256 x i32]* %previous_sorting_val, i64 0, i64 %zext_ln51" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:52->./hls-src/huffman_encoding.cpp:33]   --->   Operation 308 'getelementptr' 'previous_sorting_val_2' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_15 : Operation 309 [2/2] (3.25ns)   --->   "%previous_sorting_val_3 = load i32* %previous_sorting_val_2, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:52->./hls-src/huffman_encoding.cpp:33]   --->   Operation 309 'load' 'previous_sorting_val_3' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 310 [1/1] (0.00ns)   --->   "%previous_sorting_fre_2 = getelementptr [256 x i32]* %previous_sorting_fre, i64 0, i64 %zext_ln51" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:52->./hls-src/huffman_encoding.cpp:33]   --->   Operation 310 'getelementptr' 'previous_sorting_fre_2' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_15 : Operation 311 [2/2] (3.25ns)   --->   "%previous_sorting_fre_3 = load i32* %previous_sorting_fre_2, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:52->./hls-src/huffman_encoding.cpp:33]   --->   Operation 311 'load' 'previous_sorting_fre_3' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 16 <SV = 14> <Delay = 6.50>
ST_16 : Operation 312 [1/1] (0.00ns)   --->   "%digit_location_15_V_3 = phi i32 [ %digit_location_15_V_4, %re_sort_end ], [ %digit_location_15_V_1, %.preheader.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 312 'phi' 'digit_location_15_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 313 [1/1] (0.00ns)   --->   "%digit_location_14_V_3 = phi i32 [ %digit_location_14_V_4, %re_sort_end ], [ %digit_location_14_V_1, %.preheader.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 313 'phi' 'digit_location_14_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 314 [1/1] (0.00ns)   --->   "%digit_location_13_V_3 = phi i32 [ %digit_location_13_V_4, %re_sort_end ], [ %digit_location_13_V_1, %.preheader.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 314 'phi' 'digit_location_13_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 315 [1/1] (0.00ns)   --->   "%digit_location_12_V_3 = phi i32 [ %digit_location_12_V_4, %re_sort_end ], [ %digit_location_12_V_1, %.preheader.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 315 'phi' 'digit_location_12_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 316 [1/1] (0.00ns)   --->   "%digit_location_11_V_3 = phi i32 [ %digit_location_11_V_4, %re_sort_end ], [ %digit_location_11_V_1, %.preheader.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 316 'phi' 'digit_location_11_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 317 [1/1] (0.00ns)   --->   "%digit_location_10_V_3 = phi i32 [ %digit_location_10_V_4, %re_sort_end ], [ %digit_location_10_V_1, %.preheader.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 317 'phi' 'digit_location_10_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 318 [1/1] (0.00ns)   --->   "%digit_location_9_V_3 = phi i32 [ %digit_location_9_V_4, %re_sort_end ], [ %digit_location_9_V_1, %.preheader.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 318 'phi' 'digit_location_9_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 319 [1/1] (0.00ns)   --->   "%digit_location_8_V_3 = phi i32 [ %digit_location_8_V_4, %re_sort_end ], [ %digit_location_8_V_1, %.preheader.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 319 'phi' 'digit_location_8_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 320 [1/1] (0.00ns)   --->   "%digit_location_7_V_3 = phi i32 [ %digit_location_7_V_4, %re_sort_end ], [ %digit_location_7_V_1, %.preheader.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 320 'phi' 'digit_location_7_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 321 [1/1] (0.00ns)   --->   "%digit_location_6_V_3 = phi i32 [ %digit_location_6_V_4, %re_sort_end ], [ %digit_location_6_V_1, %.preheader.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 321 'phi' 'digit_location_6_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 322 [1/1] (0.00ns)   --->   "%digit_location_5_V_3 = phi i32 [ %digit_location_5_V_4, %re_sort_end ], [ %digit_location_5_V_1, %.preheader.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 322 'phi' 'digit_location_5_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 323 [1/1] (0.00ns)   --->   "%digit_location_4_V_3 = phi i32 [ %digit_location_4_V_4, %re_sort_end ], [ %digit_location_4_V_1, %.preheader.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 323 'phi' 'digit_location_4_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 324 [1/1] (0.00ns)   --->   "%digit_location_3_V_3 = phi i32 [ %digit_location_3_V_4, %re_sort_end ], [ %digit_location_3_V_1, %.preheader.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 324 'phi' 'digit_location_3_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 325 [1/1] (0.00ns)   --->   "%digit_location_2_V_3 = phi i32 [ %digit_location_2_V_4, %re_sort_end ], [ %digit_location_2_V_1, %.preheader.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 325 'phi' 'digit_location_2_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%digit_location_1_V_32 = phi i32 [ %digit_location_1_V_4, %re_sort_end ], [ %digit_location_1_V_1, %.preheader.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 326 'phi' 'digit_location_1_V_32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 327 [1/1] (0.00ns)   --->   "%digit_location_0_V_s = phi i32 [ %digit_location_0_V_1, %re_sort_end ], [ 0, %.preheader.i.i.preheader ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 327 'phi' 'digit_location_0_V_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 328 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 329 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %radix_sort_end, label %re_sort_begin" [./hls-src/huffman_sort.cpp:49->./hls-src/huffman_encoding.cpp:33]   --->   Operation 329 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str10) nounwind" [./hls-src/huffman_sort.cpp:49->./hls-src/huffman_encoding.cpp:33]   --->   Operation 330 'specloopname' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_8_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str10)" [./hls-src/huffman_sort.cpp:49->./hls-src/huffman_encoding.cpp:33]   --->   Operation 331 'specregionbegin' 'tmp_8_i_i' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str119) nounwind" [./hls-src/huffman_sort.cpp:50->./hls-src/huffman_encoding.cpp:33]   --->   Operation 332 'specpipeline' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 333 [1/1] (2.06ns)   --->   "%t_V_2 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %digit_location_0_V_s, i32 %digit_location_1_V_32, i32 %digit_location_2_V_3, i32 %digit_location_3_V_3, i32 %digit_location_4_V_3, i32 %digit_location_5_V_3, i32 %digit_location_6_V_3, i32 %digit_location_7_V_3, i32 %digit_location_8_V_3, i32 %digit_location_9_V_3, i32 %digit_location_10_V_3, i32 %digit_location_11_V_3, i32 %digit_location_12_V_3, i32 %digit_location_13_V_3, i32 %digit_location_14_V_3, i32 %digit_location_15_V_3, i4 %digit_V_1)" [./hls-src/huffman_sort.cpp:52->./hls-src/huffman_encoding.cpp:33]   --->   Operation 333 'mux' 't_V_2' <Predicate = (!icmp_ln49)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i32 %t_V_2 to i64" [./hls-src/huffman_sort.cpp:52->./hls-src/huffman_encoding.cpp:33]   --->   Operation 334 'zext' 'zext_ln544' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 335 [1/2] (3.25ns)   --->   "%previous_sorting_val_3 = load i32* %previous_sorting_val_2, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:52->./hls-src/huffman_encoding.cpp:33]   --->   Operation 335 'load' 'previous_sorting_val_3' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 336 [1/1] (0.00ns)   --->   "%sorting_value_V_addr_2 = getelementptr [256 x i32]* %sorting_value_V, i64 0, i64 %zext_ln544" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:52->./hls-src/huffman_encoding.cpp:33]   --->   Operation 336 'getelementptr' 'sorting_value_V_addr_2' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 337 [1/1] (3.25ns)   --->   "store i32 %previous_sorting_val_3, i32* %sorting_value_V_addr_2, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:52->./hls-src/huffman_encoding.cpp:33]   --->   Operation 337 'store' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 338 [1/2] (3.25ns)   --->   "%previous_sorting_fre_3 = load i32* %previous_sorting_fre_2, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:52->./hls-src/huffman_encoding.cpp:33]   --->   Operation 338 'load' 'previous_sorting_fre_3' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 339 [1/1] (0.00ns)   --->   "%sorting_frequency_V_3 = getelementptr [256 x i32]* %sorting_frequency_V, i64 0, i64 %zext_ln544" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:52->./hls-src/huffman_encoding.cpp:33]   --->   Operation 339 'getelementptr' 'sorting_frequency_V_3' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 340 [1/1] (3.25ns)   --->   "store i32 %previous_sorting_fre_3, i32* %sorting_frequency_V_3, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:52->./hls-src/huffman_encoding.cpp:33]   --->   Operation 340 'store' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 341 [1/1] (0.00ns)   --->   "%out_value_V_addr = getelementptr [256 x i32]* %out_value_V, i64 0, i64 %zext_ln544" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:53->./hls-src/huffman_encoding.cpp:33]   --->   Operation 341 'getelementptr' 'out_value_V_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 342 [1/1] (3.25ns)   --->   "store i32 %previous_sorting_val_3, i32* %out_value_V_addr, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:53->./hls-src/huffman_encoding.cpp:33]   --->   Operation 342 'store' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 343 [1/1] (0.00ns)   --->   "%out_frequency_V_addr = getelementptr [256 x i32]* %out_frequency_V, i64 0, i64 %zext_ln544" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:53->./hls-src/huffman_encoding.cpp:33]   --->   Operation 343 'getelementptr' 'out_frequency_V_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 344 [1/1] (3.25ns)   --->   "store i32 %previous_sorting_fre_3, i32* %out_frequency_V_addr, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:53->./hls-src/huffman_encoding.cpp:33]   --->   Operation 344 'store' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 345 [1/1] (2.55ns)   --->   "%digit_location_0_V = add i32 %t_V_2, 1" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 345 'add' 'digit_location_0_V' <Predicate = (!icmp_ln49)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 346 [1/1] (1.76ns)   --->   "switch i4 %digit_V_1, label %branch15.i.i [
    i4 0, label %re_sort_end
    i4 1, label %branch1.i.i
    i4 2, label %branch2.i.i
    i4 3, label %branch3.i.i
    i4 4, label %branch4.i.i
    i4 5, label %branch5.i.i
    i4 6, label %branch6.i.i
    i4 7, label %branch7.i.i
    i4 -8, label %branch8.i.i
    i4 -7, label %branch9.i.i
    i4 -6, label %branch10.i.i
    i4 -5, label %branch11.i.i
    i4 -4, label %branch12.i.i
    i4 -3, label %branch13.i.i
    i4 -2, label %branch14.i.i
  ]" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 346 'switch' <Predicate = (!icmp_ln49)> <Delay = 1.76>
ST_16 : Operation 347 [1/1] (1.76ns)   --->   "br label %re_sort_end" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 347 'br' <Predicate = (!icmp_ln49 & digit_V_1 == 14)> <Delay = 1.76>
ST_16 : Operation 348 [1/1] (1.76ns)   --->   "br label %re_sort_end" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 348 'br' <Predicate = (!icmp_ln49 & digit_V_1 == 13)> <Delay = 1.76>
ST_16 : Operation 349 [1/1] (1.76ns)   --->   "br label %re_sort_end" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 349 'br' <Predicate = (!icmp_ln49 & digit_V_1 == 12)> <Delay = 1.76>
ST_16 : Operation 350 [1/1] (1.76ns)   --->   "br label %re_sort_end" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 350 'br' <Predicate = (!icmp_ln49 & digit_V_1 == 11)> <Delay = 1.76>
ST_16 : Operation 351 [1/1] (1.76ns)   --->   "br label %re_sort_end" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 351 'br' <Predicate = (!icmp_ln49 & digit_V_1 == 10)> <Delay = 1.76>
ST_16 : Operation 352 [1/1] (1.76ns)   --->   "br label %re_sort_end" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 352 'br' <Predicate = (!icmp_ln49 & digit_V_1 == 9)> <Delay = 1.76>
ST_16 : Operation 353 [1/1] (1.76ns)   --->   "br label %re_sort_end" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 353 'br' <Predicate = (!icmp_ln49 & digit_V_1 == 8)> <Delay = 1.76>
ST_16 : Operation 354 [1/1] (1.76ns)   --->   "br label %re_sort_end" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 354 'br' <Predicate = (!icmp_ln49 & digit_V_1 == 7)> <Delay = 1.76>
ST_16 : Operation 355 [1/1] (1.76ns)   --->   "br label %re_sort_end" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 355 'br' <Predicate = (!icmp_ln49 & digit_V_1 == 6)> <Delay = 1.76>
ST_16 : Operation 356 [1/1] (1.76ns)   --->   "br label %re_sort_end" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 356 'br' <Predicate = (!icmp_ln49 & digit_V_1 == 5)> <Delay = 1.76>
ST_16 : Operation 357 [1/1] (1.76ns)   --->   "br label %re_sort_end" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 357 'br' <Predicate = (!icmp_ln49 & digit_V_1 == 4)> <Delay = 1.76>
ST_16 : Operation 358 [1/1] (1.76ns)   --->   "br label %re_sort_end" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 358 'br' <Predicate = (!icmp_ln49 & digit_V_1 == 3)> <Delay = 1.76>
ST_16 : Operation 359 [1/1] (1.76ns)   --->   "br label %re_sort_end" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 359 'br' <Predicate = (!icmp_ln49 & digit_V_1 == 2)> <Delay = 1.76>
ST_16 : Operation 360 [1/1] (1.76ns)   --->   "br label %re_sort_end" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 360 'br' <Predicate = (!icmp_ln49 & digit_V_1 == 1)> <Delay = 1.76>
ST_16 : Operation 361 [1/1] (1.76ns)   --->   "br label %re_sort_end" [./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33]   --->   Operation 361 'br' <Predicate = (!icmp_ln49 & digit_V_1 == 15)> <Delay = 1.76>
ST_16 : Operation 362 [1/1] (0.00ns)   --->   "%digit_location_15_V_4 = phi i32 [ %digit_location_0_V, %branch15.i.i ], [ %digit_location_15_V_3, %branch14.i.i ], [ %digit_location_15_V_3, %branch13.i.i ], [ %digit_location_15_V_3, %branch12.i.i ], [ %digit_location_15_V_3, %branch11.i.i ], [ %digit_location_15_V_3, %branch10.i.i ], [ %digit_location_15_V_3, %branch9.i.i ], [ %digit_location_15_V_3, %branch8.i.i ], [ %digit_location_15_V_3, %branch7.i.i ], [ %digit_location_15_V_3, %branch6.i.i ], [ %digit_location_15_V_3, %branch5.i.i ], [ %digit_location_15_V_3, %branch4.i.i ], [ %digit_location_15_V_3, %branch3.i.i ], [ %digit_location_15_V_3, %branch2.i.i ], [ %digit_location_15_V_3, %branch1.i.i ], [ %digit_location_15_V_3, %re_sort_begin ]"   --->   Operation 362 'phi' 'digit_location_15_V_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 363 [1/1] (0.00ns)   --->   "%digit_location_14_V_4 = phi i32 [ %digit_location_14_V_3, %branch15.i.i ], [ %digit_location_0_V, %branch14.i.i ], [ %digit_location_14_V_3, %branch13.i.i ], [ %digit_location_14_V_3, %branch12.i.i ], [ %digit_location_14_V_3, %branch11.i.i ], [ %digit_location_14_V_3, %branch10.i.i ], [ %digit_location_14_V_3, %branch9.i.i ], [ %digit_location_14_V_3, %branch8.i.i ], [ %digit_location_14_V_3, %branch7.i.i ], [ %digit_location_14_V_3, %branch6.i.i ], [ %digit_location_14_V_3, %branch5.i.i ], [ %digit_location_14_V_3, %branch4.i.i ], [ %digit_location_14_V_3, %branch3.i.i ], [ %digit_location_14_V_3, %branch2.i.i ], [ %digit_location_14_V_3, %branch1.i.i ], [ %digit_location_14_V_3, %re_sort_begin ]"   --->   Operation 363 'phi' 'digit_location_14_V_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 364 [1/1] (0.00ns)   --->   "%digit_location_13_V_4 = phi i32 [ %digit_location_13_V_3, %branch15.i.i ], [ %digit_location_13_V_3, %branch14.i.i ], [ %digit_location_0_V, %branch13.i.i ], [ %digit_location_13_V_3, %branch12.i.i ], [ %digit_location_13_V_3, %branch11.i.i ], [ %digit_location_13_V_3, %branch10.i.i ], [ %digit_location_13_V_3, %branch9.i.i ], [ %digit_location_13_V_3, %branch8.i.i ], [ %digit_location_13_V_3, %branch7.i.i ], [ %digit_location_13_V_3, %branch6.i.i ], [ %digit_location_13_V_3, %branch5.i.i ], [ %digit_location_13_V_3, %branch4.i.i ], [ %digit_location_13_V_3, %branch3.i.i ], [ %digit_location_13_V_3, %branch2.i.i ], [ %digit_location_13_V_3, %branch1.i.i ], [ %digit_location_13_V_3, %re_sort_begin ]"   --->   Operation 364 'phi' 'digit_location_13_V_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 365 [1/1] (0.00ns)   --->   "%digit_location_12_V_4 = phi i32 [ %digit_location_12_V_3, %branch15.i.i ], [ %digit_location_12_V_3, %branch14.i.i ], [ %digit_location_12_V_3, %branch13.i.i ], [ %digit_location_0_V, %branch12.i.i ], [ %digit_location_12_V_3, %branch11.i.i ], [ %digit_location_12_V_3, %branch10.i.i ], [ %digit_location_12_V_3, %branch9.i.i ], [ %digit_location_12_V_3, %branch8.i.i ], [ %digit_location_12_V_3, %branch7.i.i ], [ %digit_location_12_V_3, %branch6.i.i ], [ %digit_location_12_V_3, %branch5.i.i ], [ %digit_location_12_V_3, %branch4.i.i ], [ %digit_location_12_V_3, %branch3.i.i ], [ %digit_location_12_V_3, %branch2.i.i ], [ %digit_location_12_V_3, %branch1.i.i ], [ %digit_location_12_V_3, %re_sort_begin ]"   --->   Operation 365 'phi' 'digit_location_12_V_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 366 [1/1] (0.00ns)   --->   "%digit_location_11_V_4 = phi i32 [ %digit_location_11_V_3, %branch15.i.i ], [ %digit_location_11_V_3, %branch14.i.i ], [ %digit_location_11_V_3, %branch13.i.i ], [ %digit_location_11_V_3, %branch12.i.i ], [ %digit_location_0_V, %branch11.i.i ], [ %digit_location_11_V_3, %branch10.i.i ], [ %digit_location_11_V_3, %branch9.i.i ], [ %digit_location_11_V_3, %branch8.i.i ], [ %digit_location_11_V_3, %branch7.i.i ], [ %digit_location_11_V_3, %branch6.i.i ], [ %digit_location_11_V_3, %branch5.i.i ], [ %digit_location_11_V_3, %branch4.i.i ], [ %digit_location_11_V_3, %branch3.i.i ], [ %digit_location_11_V_3, %branch2.i.i ], [ %digit_location_11_V_3, %branch1.i.i ], [ %digit_location_11_V_3, %re_sort_begin ]"   --->   Operation 366 'phi' 'digit_location_11_V_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 367 [1/1] (0.00ns)   --->   "%digit_location_10_V_4 = phi i32 [ %digit_location_10_V_3, %branch15.i.i ], [ %digit_location_10_V_3, %branch14.i.i ], [ %digit_location_10_V_3, %branch13.i.i ], [ %digit_location_10_V_3, %branch12.i.i ], [ %digit_location_10_V_3, %branch11.i.i ], [ %digit_location_0_V, %branch10.i.i ], [ %digit_location_10_V_3, %branch9.i.i ], [ %digit_location_10_V_3, %branch8.i.i ], [ %digit_location_10_V_3, %branch7.i.i ], [ %digit_location_10_V_3, %branch6.i.i ], [ %digit_location_10_V_3, %branch5.i.i ], [ %digit_location_10_V_3, %branch4.i.i ], [ %digit_location_10_V_3, %branch3.i.i ], [ %digit_location_10_V_3, %branch2.i.i ], [ %digit_location_10_V_3, %branch1.i.i ], [ %digit_location_10_V_3, %re_sort_begin ]"   --->   Operation 367 'phi' 'digit_location_10_V_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 368 [1/1] (0.00ns)   --->   "%digit_location_9_V_4 = phi i32 [ %digit_location_9_V_3, %branch15.i.i ], [ %digit_location_9_V_3, %branch14.i.i ], [ %digit_location_9_V_3, %branch13.i.i ], [ %digit_location_9_V_3, %branch12.i.i ], [ %digit_location_9_V_3, %branch11.i.i ], [ %digit_location_9_V_3, %branch10.i.i ], [ %digit_location_0_V, %branch9.i.i ], [ %digit_location_9_V_3, %branch8.i.i ], [ %digit_location_9_V_3, %branch7.i.i ], [ %digit_location_9_V_3, %branch6.i.i ], [ %digit_location_9_V_3, %branch5.i.i ], [ %digit_location_9_V_3, %branch4.i.i ], [ %digit_location_9_V_3, %branch3.i.i ], [ %digit_location_9_V_3, %branch2.i.i ], [ %digit_location_9_V_3, %branch1.i.i ], [ %digit_location_9_V_3, %re_sort_begin ]"   --->   Operation 368 'phi' 'digit_location_9_V_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%digit_location_8_V_4 = phi i32 [ %digit_location_8_V_3, %branch15.i.i ], [ %digit_location_8_V_3, %branch14.i.i ], [ %digit_location_8_V_3, %branch13.i.i ], [ %digit_location_8_V_3, %branch12.i.i ], [ %digit_location_8_V_3, %branch11.i.i ], [ %digit_location_8_V_3, %branch10.i.i ], [ %digit_location_8_V_3, %branch9.i.i ], [ %digit_location_0_V, %branch8.i.i ], [ %digit_location_8_V_3, %branch7.i.i ], [ %digit_location_8_V_3, %branch6.i.i ], [ %digit_location_8_V_3, %branch5.i.i ], [ %digit_location_8_V_3, %branch4.i.i ], [ %digit_location_8_V_3, %branch3.i.i ], [ %digit_location_8_V_3, %branch2.i.i ], [ %digit_location_8_V_3, %branch1.i.i ], [ %digit_location_8_V_3, %re_sort_begin ]"   --->   Operation 369 'phi' 'digit_location_8_V_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 370 [1/1] (0.00ns)   --->   "%digit_location_7_V_4 = phi i32 [ %digit_location_7_V_3, %branch15.i.i ], [ %digit_location_7_V_3, %branch14.i.i ], [ %digit_location_7_V_3, %branch13.i.i ], [ %digit_location_7_V_3, %branch12.i.i ], [ %digit_location_7_V_3, %branch11.i.i ], [ %digit_location_7_V_3, %branch10.i.i ], [ %digit_location_7_V_3, %branch9.i.i ], [ %digit_location_7_V_3, %branch8.i.i ], [ %digit_location_0_V, %branch7.i.i ], [ %digit_location_7_V_3, %branch6.i.i ], [ %digit_location_7_V_3, %branch5.i.i ], [ %digit_location_7_V_3, %branch4.i.i ], [ %digit_location_7_V_3, %branch3.i.i ], [ %digit_location_7_V_3, %branch2.i.i ], [ %digit_location_7_V_3, %branch1.i.i ], [ %digit_location_7_V_3, %re_sort_begin ]"   --->   Operation 370 'phi' 'digit_location_7_V_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 371 [1/1] (0.00ns)   --->   "%digit_location_6_V_4 = phi i32 [ %digit_location_6_V_3, %branch15.i.i ], [ %digit_location_6_V_3, %branch14.i.i ], [ %digit_location_6_V_3, %branch13.i.i ], [ %digit_location_6_V_3, %branch12.i.i ], [ %digit_location_6_V_3, %branch11.i.i ], [ %digit_location_6_V_3, %branch10.i.i ], [ %digit_location_6_V_3, %branch9.i.i ], [ %digit_location_6_V_3, %branch8.i.i ], [ %digit_location_6_V_3, %branch7.i.i ], [ %digit_location_0_V, %branch6.i.i ], [ %digit_location_6_V_3, %branch5.i.i ], [ %digit_location_6_V_3, %branch4.i.i ], [ %digit_location_6_V_3, %branch3.i.i ], [ %digit_location_6_V_3, %branch2.i.i ], [ %digit_location_6_V_3, %branch1.i.i ], [ %digit_location_6_V_3, %re_sort_begin ]"   --->   Operation 371 'phi' 'digit_location_6_V_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 372 [1/1] (0.00ns)   --->   "%digit_location_5_V_4 = phi i32 [ %digit_location_5_V_3, %branch15.i.i ], [ %digit_location_5_V_3, %branch14.i.i ], [ %digit_location_5_V_3, %branch13.i.i ], [ %digit_location_5_V_3, %branch12.i.i ], [ %digit_location_5_V_3, %branch11.i.i ], [ %digit_location_5_V_3, %branch10.i.i ], [ %digit_location_5_V_3, %branch9.i.i ], [ %digit_location_5_V_3, %branch8.i.i ], [ %digit_location_5_V_3, %branch7.i.i ], [ %digit_location_5_V_3, %branch6.i.i ], [ %digit_location_0_V, %branch5.i.i ], [ %digit_location_5_V_3, %branch4.i.i ], [ %digit_location_5_V_3, %branch3.i.i ], [ %digit_location_5_V_3, %branch2.i.i ], [ %digit_location_5_V_3, %branch1.i.i ], [ %digit_location_5_V_3, %re_sort_begin ]"   --->   Operation 372 'phi' 'digit_location_5_V_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 373 [1/1] (0.00ns)   --->   "%digit_location_4_V_4 = phi i32 [ %digit_location_4_V_3, %branch15.i.i ], [ %digit_location_4_V_3, %branch14.i.i ], [ %digit_location_4_V_3, %branch13.i.i ], [ %digit_location_4_V_3, %branch12.i.i ], [ %digit_location_4_V_3, %branch11.i.i ], [ %digit_location_4_V_3, %branch10.i.i ], [ %digit_location_4_V_3, %branch9.i.i ], [ %digit_location_4_V_3, %branch8.i.i ], [ %digit_location_4_V_3, %branch7.i.i ], [ %digit_location_4_V_3, %branch6.i.i ], [ %digit_location_4_V_3, %branch5.i.i ], [ %digit_location_0_V, %branch4.i.i ], [ %digit_location_4_V_3, %branch3.i.i ], [ %digit_location_4_V_3, %branch2.i.i ], [ %digit_location_4_V_3, %branch1.i.i ], [ %digit_location_4_V_3, %re_sort_begin ]"   --->   Operation 373 'phi' 'digit_location_4_V_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 374 [1/1] (0.00ns)   --->   "%digit_location_3_V_4 = phi i32 [ %digit_location_3_V_3, %branch15.i.i ], [ %digit_location_3_V_3, %branch14.i.i ], [ %digit_location_3_V_3, %branch13.i.i ], [ %digit_location_3_V_3, %branch12.i.i ], [ %digit_location_3_V_3, %branch11.i.i ], [ %digit_location_3_V_3, %branch10.i.i ], [ %digit_location_3_V_3, %branch9.i.i ], [ %digit_location_3_V_3, %branch8.i.i ], [ %digit_location_3_V_3, %branch7.i.i ], [ %digit_location_3_V_3, %branch6.i.i ], [ %digit_location_3_V_3, %branch5.i.i ], [ %digit_location_3_V_3, %branch4.i.i ], [ %digit_location_0_V, %branch3.i.i ], [ %digit_location_3_V_3, %branch2.i.i ], [ %digit_location_3_V_3, %branch1.i.i ], [ %digit_location_3_V_3, %re_sort_begin ]"   --->   Operation 374 'phi' 'digit_location_3_V_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 375 [1/1] (0.00ns)   --->   "%digit_location_2_V_4 = phi i32 [ %digit_location_2_V_3, %branch15.i.i ], [ %digit_location_2_V_3, %branch14.i.i ], [ %digit_location_2_V_3, %branch13.i.i ], [ %digit_location_2_V_3, %branch12.i.i ], [ %digit_location_2_V_3, %branch11.i.i ], [ %digit_location_2_V_3, %branch10.i.i ], [ %digit_location_2_V_3, %branch9.i.i ], [ %digit_location_2_V_3, %branch8.i.i ], [ %digit_location_2_V_3, %branch7.i.i ], [ %digit_location_2_V_3, %branch6.i.i ], [ %digit_location_2_V_3, %branch5.i.i ], [ %digit_location_2_V_3, %branch4.i.i ], [ %digit_location_2_V_3, %branch3.i.i ], [ %digit_location_0_V, %branch2.i.i ], [ %digit_location_2_V_3, %branch1.i.i ], [ %digit_location_2_V_3, %re_sort_begin ]"   --->   Operation 375 'phi' 'digit_location_2_V_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 376 [1/1] (0.00ns)   --->   "%digit_location_1_V_4 = phi i32 [ %digit_location_1_V_32, %branch15.i.i ], [ %digit_location_1_V_32, %branch14.i.i ], [ %digit_location_1_V_32, %branch13.i.i ], [ %digit_location_1_V_32, %branch12.i.i ], [ %digit_location_1_V_32, %branch11.i.i ], [ %digit_location_1_V_32, %branch10.i.i ], [ %digit_location_1_V_32, %branch9.i.i ], [ %digit_location_1_V_32, %branch8.i.i ], [ %digit_location_1_V_32, %branch7.i.i ], [ %digit_location_1_V_32, %branch6.i.i ], [ %digit_location_1_V_32, %branch5.i.i ], [ %digit_location_1_V_32, %branch4.i.i ], [ %digit_location_1_V_32, %branch3.i.i ], [ %digit_location_1_V_32, %branch2.i.i ], [ %digit_location_0_V, %branch1.i.i ], [ %digit_location_1_V_32, %re_sort_begin ]"   --->   Operation 376 'phi' 'digit_location_1_V_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 377 [1/1] (0.00ns)   --->   "%digit_location_0_V_1 = phi i32 [ %digit_location_0_V_s, %branch15.i.i ], [ %digit_location_0_V_s, %branch14.i.i ], [ %digit_location_0_V_s, %branch13.i.i ], [ %digit_location_0_V_s, %branch12.i.i ], [ %digit_location_0_V_s, %branch11.i.i ], [ %digit_location_0_V_s, %branch10.i.i ], [ %digit_location_0_V_s, %branch9.i.i ], [ %digit_location_0_V_s, %branch8.i.i ], [ %digit_location_0_V_s, %branch7.i.i ], [ %digit_location_0_V_s, %branch6.i.i ], [ %digit_location_0_V_s, %branch5.i.i ], [ %digit_location_0_V_s, %branch4.i.i ], [ %digit_location_0_V_s, %branch3.i.i ], [ %digit_location_0_V_s, %branch2.i.i ], [ %digit_location_0_V_s, %branch1.i.i ], [ %digit_location_0_V, %re_sort_begin ]"   --->   Operation 377 'phi' 'digit_location_0_V_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 378 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str10, i32 %tmp_8_i_i)" [./hls-src/huffman_sort.cpp:55->./hls-src/huffman_encoding.cpp:33]   --->   Operation 378 'specregionend' 'empty_13' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 379 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [./hls-src/huffman_sort.cpp:49->./hls-src/huffman_encoding.cpp:33]   --->   Operation 379 'br' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 17 <SV = 15> <Delay = 1.82>
ST_17 : Operation 380 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str624, i32 %tmp_3_i_i)" [./hls-src/huffman_sort.cpp:56->./hls-src/huffman_encoding.cpp:33]   --->   Operation 380 'specregionend' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 381 [1/1] (1.82ns)   --->   "%shift = add i6 %op2_assign, 4" [./hls-src/huffman_sort.cpp:26->./hls-src/huffman_encoding.cpp:33]   --->   Operation 381 'add' 'shift' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 382 [1/1] (0.00ns)   --->   "br label %.preheader174.i.i" [./hls-src/huffman_sort.cpp:26->./hls-src/huffman_encoding.cpp:33]   --->   Operation 382 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'n' (./hls-src/huffman_encoding.cpp:33) [13]  (3.63 ns)
	fifo write on port 'n_out' (./hls-src/huffman_encoding.cpp:33) [15]  (3.63 ns)

 <State 2>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln20', ./hls-src/huffman_sort.cpp:20->./hls-src/huffman_encoding.cpp:33) [19]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('in_value_V_load', ./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:22->./hls-src/huffman_encoding.cpp:33) on array 'in_value_V' [29]  (3.25 ns)
	'store' operation ('store_ln30', ./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:22->./hls-src/huffman_encoding.cpp:33) of variable 'in_value_V_load', ./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:22->./hls-src/huffman_encoding.cpp:33 on array 'sorting.value.V', ./hls-src/huffman_sort.cpp:11->./hls-src/huffman_encoding.cpp:33 [31]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('digit_location_15_V', ./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33) with incoming values : ('digit_location[1].V', ./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33) ('digit_location[0].V', ./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33) [41]  (1.77 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('digit_histogram_15_1', ./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33) with incoming values : ('digit_histogram[0].V', ./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33) [82]  (1.77 ns)

 <State 6>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./hls-src/huffman_sort.cpp:28->./hls-src/huffman_encoding.cpp:33) [98]  (0 ns)
	'add' operation ('i', ./hls-src/huffman_sort.cpp:28->./hls-src/huffman_encoding.cpp:33) [101]  (1.78 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('digit_histogram_15_3', ./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33) with incoming values : ('digit_histogram[0].V', ./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33) [161]  (1.77 ns)

 <State 8>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln34', ./hls-src/huffman_sort.cpp:34->./hls-src/huffman_encoding.cpp:33) [178]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 9>: 7.67ns
The critical path consists of the following:
	'load' operation ('sorting_frequency_V_2', ./hls-src/huffman_sort.cpp:36->./hls-src/huffman_encoding.cpp:33) on array 'sorting.frequency.V', ./hls-src/huffman_sort.cpp:11->./hls-src/huffman_encoding.cpp:33 [188]  (3.25 ns)
	'lshr' operation ('lshr_ln1503', ./hls-src/huffman_sort.cpp:36->./hls-src/huffman_encoding.cpp:33) [189]  (4.42 ns)

 <State 10>: 6.38ns
The critical path consists of the following:
	'phi' operation ('digit_histogram_15_3', ./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33) with incoming values : ('digit_histogram[0].V', ./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33) [161]  (0 ns)
	'mux' operation ('t.V', ./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33) [193]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', ./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33) [194]  (2.55 ns)
	multiplexor before 'phi' operation ('digit_histogram[15].V') with incoming values : ('digit_histogram[0].V', ./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33) [227]  (1.77 ns)
	'phi' operation ('digit_histogram[15].V') with incoming values : ('digit_histogram[0].V', ./hls-src/huffman_sort.cpp:38->./hls-src/huffman_encoding.cpp:33) [227]  (0 ns)

 <State 11>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('digit_location_15_V_1', ./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33) with incoming values : ('digit_location[1].V', ./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33) ('digit_location[0].V', ./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33) [254]  (1.77 ns)

 <State 12>: 6.5ns
The critical path consists of the following:
	'phi' operation ('digit_location_14_V_1', ./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33) with incoming values : ('digit_location[1].V', ./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33) ('digit_location[0].V', ./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33) [255]  (0 ns)
	multiplexor before 'phi' operation ('phi_ln215', ./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33) with incoming values : ('digit_location[1].V', ./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33) ('digit_location[0].V', ./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33) [308]  (2.17 ns)
	'phi' operation ('phi_ln215', ./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33) with incoming values : ('digit_location[1].V', ./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33) ('digit_location[0].V', ./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33) [308]  (0 ns)
	'add' operation ('digit_location[1].V', ./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33) [310]  (2.55 ns)
	multiplexor before 'phi' operation ('digit_location[15].V') with incoming values : ('digit_location[1].V', ./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33) ('digit_location[0].V', ./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33) [341]  (1.77 ns)
	'phi' operation ('digit_location[15].V') with incoming values : ('digit_location[1].V', ./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33) ('digit_location[0].V', ./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33) [341]  (0 ns)

 <State 13>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('digit_location_15_V_3', ./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33) with incoming values : ('digit_location[1].V', ./hls-src/huffman_sort.cpp:46->./hls-src/huffman_encoding.cpp:33) ('digit_location[0].V', ./hls-src/huffman_sort.cpp:54->./hls-src/huffman_encoding.cpp:33) [362]  (1.77 ns)

 <State 14>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln49', ./hls-src/huffman_sort.cpp:49->./hls-src/huffman_encoding.cpp:33) [379]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 15>: 3.25ns
The critical path consists of the following:
	'load' operation ('digit.V', ./hls-src/huffman_sort.cpp:51->./hls-src/huffman_encoding.cpp:33) on array 'current_digit.V', ./hls-src/huffman_sort.cpp:15->./hls-src/huffman_encoding.cpp:33 [389]  (3.25 ns)

 <State 16>: 6.51ns
The critical path consists of the following:
	'load' operation ('previous_sorting_val_3', ./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:52->./hls-src/huffman_encoding.cpp:33) on array 'previous_sorting.value.V', ./hls-src/huffman_sort.cpp:11->./hls-src/huffman_encoding.cpp:33 [393]  (3.25 ns)
	'store' operation ('store_ln30', ./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:52->./hls-src/huffman_encoding.cpp:33) of variable 'previous_sorting_val_3', ./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:52->./hls-src/huffman_encoding.cpp:33 on array 'sorting.value.V', ./hls-src/huffman_sort.cpp:11->./hls-src/huffman_encoding.cpp:33 [395]  (3.25 ns)

 <State 17>: 1.83ns
The critical path consists of the following:
	'add' operation ('shift', ./hls-src/huffman_sort.cpp:26->./hls-src/huffman_encoding.cpp:33) [457]  (1.83 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
