static void F_1 ( void )\r\n{\r\nint V_1 , V_2 ;\r\nfor ( V_1 = 0 ; V_1 < 600 ; V_1 ++ ) {\r\nV_2 = V_1 ;\r\nV_2 += V_1 ;\r\n}\r\n}\r\nstatic void F_2 ( unsigned char V_3 )\r\n{\r\nunsigned long V_4 ;\r\nunsigned long V_5 ;\r\nV_5 = F_3 ( V_6 ) ;\r\nif ( V_3 ) {\r\nV_5 &= ~ ( 1 << V_7 ) ;\r\nF_4 ( V_6 , V_5 ) ;\r\n} else {\r\nV_4 = F_3 ( V_8 ) ;\r\nV_4 &= ~ ( 1 << V_7 ) ;\r\nF_4 ( V_8 , V_4 ) ;\r\nV_5 |= ( 1 << V_7 ) ;\r\nF_4 ( V_6 , V_5 ) ;\r\n}\r\n}\r\nstatic void F_5 ( unsigned char V_3 )\r\n{\r\nunsigned long V_4 ;\r\nunsigned long V_5 ;\r\nV_5 = F_3 ( V_9 ) ;\r\nif ( V_3 ) {\r\nV_5 &= ~ ( 1 << V_10 ) ;\r\nF_4 ( V_9 , V_5 ) ;\r\n} else {\r\nV_4 = F_3 ( V_11 ) ;\r\nV_4 &= ~ ( 1 << V_10 ) ;\r\nF_4 ( V_11 , V_4 ) ;\r\nV_5 |= ( 1 << V_10 ) ;\r\nF_4 ( V_9 , V_5 ) ;\r\n}\r\n}\r\nstatic unsigned char F_6 ( void )\r\n{\r\nunsigned long V_5 ;\r\nunsigned long V_4 ;\r\nunsigned long V_12 = 1 << V_10 ;\r\nV_5 = F_3 ( V_9 ) ;\r\nif ( ( V_5 & V_12 ) != ~ V_12 ) {\r\nV_5 &= ~ ( 1 << V_10 ) ;\r\nF_4 ( V_9 , V_5 ) ;\r\n}\r\nV_4 = F_3 ( V_11 ) ;\r\nif ( V_4 & ( 1 << V_10 ) )\r\nreturn 1 ;\r\nelse\r\nreturn 0 ;\r\n}\r\nstatic void F_7 ( void )\r\n{\r\nreturn;\r\n}\r\nstatic void F_8 ( void )\r\n{\r\nF_5 ( 1 ) ;\r\nF_2 ( 1 ) ;\r\nF_5 ( 0 ) ;\r\n}\r\nstatic void F_9 ( void )\r\n{\r\nF_2 ( 1 ) ;\r\nF_5 ( 0 ) ;\r\nF_5 ( 1 ) ;\r\n}\r\nstatic long F_10 ( unsigned char V_13 )\r\n{\r\nunsigned char V_3 = V_13 ;\r\nint V_1 ;\r\nfor ( V_1 = 0 ; V_1 < 8 ; V_1 ++ ) {\r\nF_2 ( 0 ) ;\r\nif ( ( V_3 & 0x80 ) != 0 )\r\nF_5 ( 1 ) ;\r\nelse\r\nF_5 ( 0 ) ;\r\nF_1 () ;\r\nF_2 ( 1 ) ;\r\nF_1 () ;\r\nV_3 = V_3 << 1 ;\r\n}\r\nF_2 ( 0 ) ;\r\nF_5 ( 1 ) ;\r\nF_1 () ;\r\nF_2 ( 1 ) ;\r\nF_1 () ;\r\nfor ( V_1 = 0 ; V_1 < 0xff ; V_1 ++ ) {\r\nif ( ! F_6 () )\r\nbreak;\r\nF_2 ( 0 ) ;\r\nF_1 () ;\r\nF_2 ( 1 ) ;\r\nF_1 () ;\r\n}\r\nF_2 ( 0 ) ;\r\nF_5 ( 1 ) ;\r\nif ( V_1 < 0xff )\r\nreturn 0 ;\r\nelse\r\nreturn - 1 ;\r\n}\r\nstatic unsigned char F_11 ( unsigned char V_14 )\r\n{\r\nint V_1 ;\r\nunsigned char V_13 = 0 ;\r\nfor ( V_1 = 7 ; V_1 >= 0 ; V_1 -- ) {\r\nF_2 ( 0 ) ;\r\nF_5 ( 1 ) ;\r\nF_1 () ;\r\nF_2 ( 1 ) ;\r\nF_1 () ;\r\nV_13 |= ( F_6 () << V_1 ) ;\r\n}\r\nif ( V_14 )\r\nF_7 () ;\r\nF_2 ( 0 ) ;\r\nF_5 ( 1 ) ;\r\nreturn V_13 ;\r\n}\r\nstatic long F_12 ( unsigned char V_15 ,\r\nunsigned char V_16 )\r\n{\r\nint V_1 ;\r\nV_8 = V_17 ;\r\nV_6 = V_18 ;\r\nV_7 = V_15 ;\r\nV_11 = V_17 ;\r\nV_9 = V_18 ;\r\nV_10 = V_16 ;\r\nfor ( V_1 = 0 ; V_1 < 9 ; V_1 ++ )\r\nF_9 () ;\r\nreturn 0 ;\r\n}\r\nlong F_13 (\r\nunsigned char V_15 ,\r\nunsigned char V_16\r\n)\r\n{\r\nint V_1 ;\r\nif ( ( V_15 > 31 ) || ( V_16 > 31 ) )\r\nreturn - 1 ;\r\nif ( F_14 () == V_19 )\r\nreturn F_12 ( V_15 , V_16 ) ;\r\nV_20 = V_21 ;\r\nV_8 = V_22 ;\r\nV_6 = V_23 ;\r\nV_7 = V_15 ;\r\nV_24 = V_21 ;\r\nV_11 = V_22 ;\r\nV_9 = V_23 ;\r\nV_10 = V_16 ;\r\nF_4 ( V_20 ,\r\nF_3 ( V_20 ) & ~ ( 1 << V_7 ) ) ;\r\nF_4 ( V_24 ,\r\nF_3 ( V_24 ) & ~ ( 1 << V_10 ) ) ;\r\nF_15 ( 1 ) ;\r\nfor ( V_1 = 0 ; V_1 < 9 ; V_1 ++ )\r\nF_9 () ;\r\nreturn 0 ;\r\n}\r\nunsigned char F_16 (\r\nunsigned char V_25 ,\r\nunsigned char V_26\r\n)\r\n{\r\nunsigned char V_13 ;\r\nF_8 () ;\r\nF_10 ( V_25 ) ;\r\nF_10 ( V_26 ) ;\r\nF_8 () ;\r\nF_10 ( V_25 + 1 ) ;\r\nV_13 = F_11 ( 1 ) ;\r\nF_9 () ;\r\nreturn V_13 ;\r\n}\r\nlong F_17 (\r\nunsigned char V_25 ,\r\nunsigned char V_26 ,\r\nunsigned char V_13\r\n)\r\n{\r\nlong V_27 = 0 ;\r\nF_8 () ;\r\nif ( ( F_10 ( V_25 ) != 0 ) ||\r\n( F_10 ( V_26 ) != 0 ) ||\r\n( F_10 ( V_13 ) != 0 ) ) {\r\nV_27 = - 1 ;\r\n}\r\nF_9 () ;\r\nreturn V_27 ;\r\n}
