0.7
2020.2
May  7 2023
15:10:42
/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/ALU8_bit_simple/ALU8_bit_simple.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/ALU8_bit_simple/ALU8_bit_simple.srcs/sim_1/new/alu8bit_tb.sv,1699376155,systemVerilog,,,,alu8bit_tb,,uvm,,,,,,
