NR Adiga , G Almasi , GS Almasi , Y Aridor , R Barik , D Beece , R Bellofatto , G Bhanot , R Bickford , M Blumrich , AA Bright , J Brunheroto , C Caşcaval , J Castaños , W Chan , L Ceze , P Coteus , S Chatterjee , D Chen , G Chiu , TM Cipolla , P Crumley , KM Desai , A Deutsch , T Domany , MB Dombrowa , W Donath , M Eleftheriou , C Erway , J Esch , B Fitch , J Gagliano , A Gara , R Garg , R Germain , ME Giampapa , B Gopalsamy , J Gunnels , M Gupta , F Gustavson , S Hall , RA Haring , D Heidel , P Heidelberger , LM Herger , D Hoenicke , RD Jackson , T Jamal-Eddine , GV Kopcsay , E Krevat , MP Kurhekar , AP Lanzetta , D Lieber , LK Liu , M Lu , M Mendell , A Misra , Y Moatti , L Mok , JE Moreira , BJ Nathanson , M Newton , M Ohmacht , A Oliner , V Pandit , RB Pudota , R Rand , R Regan , B Rubin , A Ruehli , S Rus , RK Sahoo , A Sanomiya , E Schenfeld , M Sharma , E Shmueli , S Singh , P Song , V Srinivasan , BD Steinmacher-Burow , K Strauss , C Surovic , R Swetz , T Takken , RB Tremaine , M Tsao , AR Umamaheshwaran , P Verma , P Vranas , TJC Ward , M Wazlowski , W Barrett , C Engel , B Drehmel , B Hilgart , D Hill , F Kasemkhani , D Krolak , CT Li , T Liebsch , J Marcella , A Muff , A Okomo , M Rouse , A Schram , M Tubbs , G Ulsh , C Wait , J Wittrup , M Bae , K Dockser , L Kissel , MK Seager , JS Vetter , K Yates, An overview of the BlueGene/L Supercomputer, Proceedings of the 2002 ACM/IEEE conference on Supercomputing, p.1-22, November 16, 2002, Baltimore, Maryland
Bedeschi, F., Fackenthal, R., Resta, C., Donze, E. M., Jagasivamani, M., et al. 2009. A bipolar-selected phase change memory featuring multi-level cell storage. IEEE J. Solid-State Circ. 44, 1, 217--227.
Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro, v.25 n.6, p.10-16, November 2005[doi>10.1109/MM.2005.110]
Greg Bronevetsky , Daniel J. Marques , Keshav K. Pingali , Radu Rugina , Sally A. McKee, Compiler-enhanced incremental checkpointing for OpenMP applications, Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming, February 20-23, 2008, Salt Lake City, UT, USA[doi>10.1145/1345206.1345253]
Bronevetsky, G. and Moody, A. 2009. Scalable I/O systems via node-local storage: Approaching 1 TB/sec file I/O. Tech. rep. LLNL-TR-415791, Lawrence Livermore National Laboratory.
Franck Cappello, Fault Tolerance in Petascale/ Exascale Systems: Current Knowledge, Challenges and Research Opportunities, International Journal of High Performance Computing Applications, v.23 n.3, p.212-226, August    2009[doi>10.1177/1094342009106189]
K. Mani Chandy , Leslie Lamport, Distributed snapshots: determining global states of distributed systems, ACM Transactions on Computer Systems (TOCS), v.3 n.1, p.63-75, Feb. 1985[doi>10.1145/214451.214456]
Tzi-Cker Chiueh , Peitao Deng, Evaluation of checkpoint mechanisms for massively parallel machines, Proceedings of the The Twenty-Sixth Annual International Symposium on Fault-Tolerant Computing (FTCS '96), p.370, June 25-27, 1996
J. T. Daly, A higher order estimate of the optimum checkpoint interval for restart dumps, Future Generation Computer Systems, v.22 n.3, p.303-312, February 2006[doi>10.1016/j.future.2004.11.016]
Xiangyu Dong , Norman P. Jouppi , Yuan Xie, PCRAMsim: system-level performance, energy, and area modeling for phase-change ram, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687449]
Xiangyu Dong , Naveen Muralimanohar , Norm Jouppi , Richard Kaufmann , Yuan Xie, Leveraging 3D PCRAM technologies to reduce checkpoint overhead for future exascale systems, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, November 14-20, 2009, Portland, Oregon[doi>10.1145/1654059.1654117]
Duell, J., Hargrove, P., and Roman, E. 2002. The design and implementation of Berkeley Lab's Linux checkpoint/restart. Tech. rep. LBNL-54941, Lawrence Berkeley National Laboratory.
E. N. (Mootaz) Elnozahy , Lorenzo Alvisi , Yi-Min Wang , David B. Johnson, A survey of rollback-recovery protocols in message-passing systems, ACM Computing Surveys (CSUR), v.34 n.3, p.375-408, September 2002[doi>10.1145/568522.568525]
Grider, G., Loncaric, J., and Limpart, D. 2007. Roadrunner system management report. Tech. rep. LA-UR-07-7405, Los Alamos National Laboratory.
Hanzawa, S., Kitai, N., Osada, K., et al. 2007. A 512kb embedded phase change memory with 416kb/s write throughput at 100μa cell write current. In Proceedings of the IEEE International Solid-State Circuits Conference. 474--616.
Wei Huang , Karthik Sankaranarayanan , Kevin Skadron , Robert J. Ribando , Mircea R. Stan, Accurate, Pre-RTL Temperature-Aware Design Using a Parameterized, Geometric Thermal Model, IEEE Transactions on Computers, v.57 n.9, p.1277-1288, September 2008[doi>10.1109/TC.2008.64]
International Technology Roadmap for Semiconductors. Process integration, devices, and structures 2007 edition. http://www.itrs.net/.
Kash, J. 2009. Photonics in supercomputing: The road to exascale. In Integrated Photonics and Nanophotonics Research and Applications. Optical Society of America, IMA1.
Los Alamos National Laboratory. 2009. Reliability data sets. http://institutes.lanl.gov/data/fdata/.
David Meisner , Brian T. Gold , Thomas F. Wenisch, PowerNap: eliminating server idle power, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508269]
Michalak, S. E., Harris, K. W., Hengartner, N. W., et al. 2005. Predicting the number of fatal soft errors in Los Alamos National Laboratory's ASCI Q supercomputer. IEEE Trans. Device Mater. Reliab. 5, 3, 329--335.
Nichamon Naksinehaboon , Yudan Liu , Chokchai (Box) Leangsuksun , Raja Nassar , Mihaela Paun , Stephen L. Scott, Reliability-Aware Approach: An Incremental Checkpoint/Restart Model in HPC Environments, Proceedings of the 2008 Eighth IEEE International Symposium on Cluster Computing and the Grid, p.783-788, May 19-22, 2008[doi>10.1109/CCGRID.2008.109]
NASA. 2009. Nas parallel benchmarks. http://www.nas.nasa.gov/Resources/Software/npb.html.
Ron A. Oldfield , Sarala Arunagiri , Patricia J. Teller , Seetharami Seelam , Maria Ruiz Varela , Rolf Riesen , Philip C. Roth, Modeling the Impact of Checkpoints on Next-Generation Systems, Proceedings of the 24th IEEE Conference on Mass Storage Systems and Technologies, p.30-46, September 24-27, 2007[doi>10.1109/MSST.2007.24]
Adam Oliner , Larry Rudolph , Ramendra Sahoo, Cooperative checkpointing theory, Proceedings of the 20th international conference on Parallel and distributed processing, p.132-132, April 25-29, 2006, Rhodes Island, Greece
Pellizzer, F., Pirovano, A., Ottogalli, F., et al. 2004. Novel μtrench phase-change memory cell for embedded and stand-alone non-volatile memory applications. In Proceedings of the IEEE Symposium on VLSI Technology. 18--19.
Pirovano, A., Lacaita, A. L., Benvenuti, A., et al. 2003. Scaling analysis of phase-change memory technology. In Proceedings of the IEEE International Electron Devices Meeting. 29.6.1--29.6.4.
James S. Plank , Yuqun Chen , Kai Li , Micah Beck , Gerry Kingsley, Memory exclusion: optimizing the performance of checkpointing systems, Software—Practice & Experience, v.29 n.2, p.125-142, Feb. 1999[doi>10.1002/(SICI)1097-024X(199902)29:2<125::AID-SPE224>3.0.CO;2-7]
James S. Plank , Kai Li , Michael A. Puening, Diskless Checkpointing, IEEE Transactions on Parallel and Distributed Systems, v.9 n.10, p.972-986, October 1998[doi>10.1109/71.730527]
Reed, D. 2004. High-end computing: The challenge of scale. In Director's Colloquium.
Sancho, J. C., Petrini, F., Johnson, G., and Frachtenberg, E. 2004. On the feasibility of incremental checkpointing for scientific computing. In Proceedings of the 18th International Parallel and Distributed Processing Symposium. 58--67.
Luís M. Silva , João Gabriel Silva, An Experimental Study about Diskless Checkpointing, Proceedings of the 24th Conference on EUROMICRO, p.10395, August 25-27, 1998
Peter Sobe, Stable Checkpointing in Distributed Systems without Shared Disks, Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p.214.2, April 22-26, 2003
Dana Vantrease , Robert Schreiber , Matteo Monchiero , Moray McLaren , Norman P. Jouppi , Marco Fiorentino , Al Davis , Nathan Binkert , Raymond G. Beausoleil , Jung Ho Ahn, Corona: System Implications of Emerging Nanophotonic Technology, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.153-164, June 21-25, 2008[doi>10.1109/ISCA.2008.35]
Brian Wongchaowart , Marian K. Iskander , Sangyeun Cho, A content-aware block placement algorithm for reducing PRAM storage bit writes, Proceedings of the 2010 IEEE 26th Symposium on Mass Storage Systems and Technologies (MSST), p.1-11, May 03-07, 2010[doi>10.1109/MSST.2010.5496996]
Yuan Xie , Gabriel H. Loh , Bryan Black , Kerry Bernstein, Design space exploration for 3D architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.2, p.65-103, April 2006[doi>10.1145/1148015.1148016]
John W. Young, A first order approximation to the optimum checkpoint interval, Communications of the ACM, v.17 n.9, p.530-531, Sept. 1974[doi>10.1145/361147.361115]
Zhang, Y., Kim, S.-B., McVittie, J. P., et al. 2007. An integrated phase change memory cell with Ge nanowire diode for cross-point memory. In Proceedings of the IEEE Symposium on VLSI Technology. 98--99.
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
