/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_complex/t_1_all.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_complex/t_2_all.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_complex/t_3_all.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_complex/t_4_all.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_complex/t_5_all.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_complex/t_6_all.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_complex/t_7_all.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_complex/t_8_all.asm
