# Archivos de Quartus (Intel FPGA)
db/
incremental_db/
output_files/
*.rpt
*.qws
*.qpf
*.qsf
*.qdf
*.qmsg
*.pin
*.chg
*.done
*.map
*.summary
*.tcl.bak
*.jdi
*.smsg
*.sdc
*.rpt.bak

# Archivos de ModelSim-Altera
work/
modelsim.ini
transcript
*.wlf
*.mti
*.mpf
*.mti2
*.log
*.rpt
*.dat
*.syn
*.vstf
*.ucdb
*.vcd
*.vpd

# Archivos temporales y de compilación
*.o
*.obj
*.d
*.vo
*.syn
*.elf
*.hex
*.map
*.lst
*.asm

# Archivos de simulación y waveforms
*.wdb
*.svf
*.vsm
*.fsdb
*.hls_run
*.hls_logs
*.tmp
*.log
*.jou
*.str
*.pb
*.wlf
*.wav
*.tcf

# Archivos de Synopsys/VCS (si usas herramientas adicionales)
csrc/
simv*
.daidir/
.vstf

# Archivos de Windows
Thumbs.db
Desktop.ini
$RECYCLE.BIN/
*.bak
*.tmp
*.swp
*.lnk

# Archivos de Python (si usas scripts)
__pycache__/
*.pyc
*.pyo
*.pyd
Problem1/simulation/modelsim/digital_design_lab1_problem1_run_msim_rtl_verilog.do
Problem1/simulation/modelsim/digital_design_lab1_problem1_run_msim_rtl_verilog.do.bak1
Problem1/simulation/modelsim/digital_design_lab1_problem1_run_msim_rtl_verilog.do.bak2
Problem1/simulation/modelsim/digital_design_lab1_problem1_run_msim_rtl_verilog.do.bak3
Problem1/simulation/modelsim/digital_design_lab1_problem1_run_msim_rtl_verilog.do.bak4
Problem1/simulation/modelsim/digital_design_lab1_problem1_run_msim_rtl_verilog.do.bak5
Problem1/simulation/modelsim/digital_design_lab1_problem1_run_msim_rtl_verilog.do.bak6
Problem1/simulation/modelsim/msim_transcript
Problem1/simulation/modelsim/rtl_work/_info
Problem1/simulation/modelsim/rtl_work/_lib.qdb
Problem1/simulation/modelsim/rtl_work/_lib1_0.qdb
Problem1/simulation/modelsim/rtl_work/_lib1_0.qpg
Problem1/simulation/modelsim/rtl_work/_lib1_0.qtl
Problem1/simulation/modelsim/rtl_work/_vmake
