set init_verilog ../../DFT/DFT_output/netlist/system_top_netlist.v
set init_top_cell system_top
set init_lef_file {../../lib/lef/tsmc13fsg_6lm_tech.lef ../../lib/std_cells/tsmc13_m_macros.lef ../design/system_top.lef}
set init_pwr_net VDD
set init_gnd_net GND
set init_mmmc_file MMMC.tcl
init_design