<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro I-2013.09L-SP1-1 , Build 098R, Apr 15 2014
#install: C:\lscc\diamond\3.2_x64\synpbase
#OS: Windows 7 6.1
#Hostname: HOME-LAPTOP

#Implementation: Status

$ Start of Compile
#Tue Apr 28 22:29:07 2015

Synopsys Verilog Compiler, version comp201309rcp1, Build 147R, built Apr 16 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\lucent\machxo2.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\lucent\pmi_def.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\hypermods.v"
@I::"F:\project\wolf\Status\BLD\..\SRC\GPIO.v"
@I:"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":"F:\project\wolf\Status\BLD\..\SRC\../SRC\status_define.v"
@I::"F:\project\wolf\Status\BLD\..\SRC\HEADER.v"
@I::"F:\project\wolf\Status\BLD\..\SRC\I2C.v"
@I::"F:\project\wolf\Status\BLD\..\SRC\LED.v"
@I::"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v"
@I::"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v"
@I::"F:\project\wolf\Status\BLD\..\SRC\status_define.v"
@I::"F:\project\wolf\Status\BLD\..\SRC\TOP.v"
Verilog syntax check successful!
File F:\project\wolf\Status\BLD\..\SRC\../SRC/status_define.v changed - recompiling
File F:\project\wolf\Status\BLD\..\SRC\../SRC/status_define.v changed - recompiling
File F:\project\wolf\Status\BLD\..\SRC\../SRC/status_define.v changed - recompiling
File F:\project\wolf\Status\BLD\..\SRC\../SRC/status_define.v changed - recompiling
File F:\project\wolf\Status\BLD\..\SRC\../SRC/status_define.v changed - recompiling
File F:\project\wolf\Status\BLD\..\SRC\../SRC/status_define.v changed - recompiling
File F:\project\wolf\Status\BLD\..\SRC\status_define.v changed - recompiling
File F:\project\wolf\Status\BLD\..\SRC\TOP.v changed - recompiling
File F:\project\wolf\Status\BLD\..\SRC\../SRC/status_define.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":18:7:18:9|Synthesizing module I2C

@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":191:105:191:107|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":209:82:209:90|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":223:66:223:70|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":224:83:224:88|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":237:116:237:118|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":251:65:251:68|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":252:72:252:82|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":292:208:292:213|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":314:73:314:79|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":333:122:333:131|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":335:44:335:50|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":350:80:350:87|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":351:117:351:130|Removing redundant assignment
@W: CG360 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":53:8:53:19|No assignment to wire TIMER_OVFLOW

@W: CG133 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":54:7:54:17|No assignment to TIMER_CLR_N
@W: CL169 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":257:0:257:5|Pruning register RD_END3 

@W: CL169 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":257:0:257:5|Pruning register WR_END1 

@W: CL169 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":257:0:257:5|Pruning register WR_END2 

@W: CL169 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":257:0:257:5|Pruning register PORT_CSD2[15:0] 

@W: CL169 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":242:0:242:5|Pruning register CHECKSUM_IN[7:0] 

@W: CL169 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":178:0:178:5|Pruning register CNT9 

@W: CL169 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":162:0:162:5|Pruning register START 

@W: CL169 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":162:0:162:5|Pruning register STOP 

@W: CL169 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":141:0:141:5|Pruning register SCL_PCLKD3 

@W: CL169 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":141:0:141:5|Pruning register SDA_NCLK 

@W: CL169 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":141:0:141:5|Pruning register SDA_PCLK 

@A: CL282 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":141:0:141:5|Feedback mux created for signal SCL_PCLK -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":141:0:141:5|Feedback mux created for signal SCL_NCLK -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CG364 :"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":10:7:10:10|Synthesizing module GPIO

@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":104:40:104:43|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":132:57:132:61|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":133:57:133:61|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":134:57:134:61|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":135:57:135:61|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":136:57:136:61|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":137:57:137:61|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":138:57:138:61|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":139:57:139:61|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":140:57:140:61|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":141:57:141:61|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":142:57:142:61|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":143:57:143:61|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":144:57:144:61|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":145:57:145:61|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":146:57:146:61|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\GPIO.v":147:57:147:61|Removing redundant assignment
@N: CG364 :"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v":10:7:10:13|Synthesizing module LED_CNT

@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v":45:62:45:68|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v":46:115:46:121|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v":48:108:48:114|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v":65:82:65:94|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v":67:116:67:129|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v":83:55:83:61|Removing redundant assignment
@N: CG364 :"F:\project\wolf\Status\BLD\..\SRC\LED.v":10:7:10:9|Synthesizing module LED

@N: CG364 :"F:\project\wolf\Status\BLD\..\SRC\HEADER.v":10:7:10:12|Synthesizing module HEADER

@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\HEADER.v":37:40:37:43|Removing redundant assignment
@N: CG364 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":10:7:10:11|Synthesizing module SGPIO

@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":78:19:78:25|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":79:19:79:25|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":82:47:82:51|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":85:68:85:78|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":86:71:86:75|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":89:70:89:74|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":92:68:92:78|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":94:107:94:111|Removing redundant assignment
@N: CG179 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":119:64:119:66|Removing redundant assignment
@N: CG364 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":11:7:11:9|Synthesizing module TOP

@W: CG360 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":114:27:114:31|No assignment to wire DIN_2

@W: CG360 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":114:34:114:38|No assignment to wire DIN_3

@W: CG360 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":114:41:114:45|No assignment to wire DIN_4

@W: CG360 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":114:49:114:53|No assignment to wire DIN_5

@W: CG360 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":114:56:114:60|No assignment to wire DIN_6

@W: CG360 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":114:63:114:67|No assignment to wire DIN_7

@W: CG360 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":115:16:115:20|No assignment to wire DIN_8

@W: CG360 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":115:23:115:27|No assignment to wire DIN_9

@W: CG360 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":115:30:115:34|No assignment to wire DIN_A

@W: CG360 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":115:37:115:41|No assignment to wire DIN_B

@W: CG360 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":115:44:115:48|No assignment to wire DIN_C

@W: CG360 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":115:51:115:55|No assignment to wire DIN_D

@W: CG360 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":115:58:115:62|No assignment to wire DIN_E

@W: CG360 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":115:65:115:69|No assignment to wire DIN_F

@W: CG360 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":116:7:116:11|No assignment to wire WR_EN

@W: CL156 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":114:27:114:31|*Input DIN_2[7:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":114:34:114:38|*Input DIN_3[7:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":114:41:114:45|*Input DIN_4[7:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":114:49:114:53|*Input DIN_5[7:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":114:56:114:60|*Input DIN_6[7:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":114:63:114:67|*Input DIN_7[7:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":115:16:115:20|*Input DIN_8[7:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":115:23:115:27|*Input DIN_9[7:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":115:30:115:34|*Input DIN_A[7:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":115:37:115:41|*Input DIN_B[7:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":115:44:115:48|*Input DIN_C[7:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":115:51:115:55|*Input DIN_D[7:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":115:58:115:62|*Input DIN_E[7:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"F:\project\wolf\Status\BLD\..\SRC\TOP.v":115:65:115:69|*Input DIN_F[7:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL190 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":110:0:110:5|Optimizing register bit CNT[25] to a constant 0
@W: CL190 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":110:0:110:5|Optimizing register bit CNT[26] to a constant 0
@W: CL190 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":110:0:110:5|Optimizing register bit CNT[27] to a constant 0
@W: CL190 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":110:0:110:5|Optimizing register bit CNT[28] to a constant 0
@W: CL190 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":110:0:110:5|Optimizing register bit CNT[29] to a constant 0
@W: CL190 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":110:0:110:5|Optimizing register bit CNT[30] to a constant 0
@W: CL190 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":110:0:110:5|Optimizing register bit CNT[31] to a constant 0
@W: CL190 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":62:0:62:5|Optimizing register bit HDD_CNT[6] to a constant 0
@W: CL190 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":62:0:62:5|Optimizing register bit HDD_CNT[7] to a constant 0
@W: CL279 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":62:0:62:5|Pruning register bits 7 to 6 of HDD_CNT[7:0] 

@W: CL279 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":110:0:110:5|Pruning register bits 31 to 25 of CNT[31:0] 

@N: CL201 :"F:\project\wolf\Status\BLD\..\SRC\SGPIO.v":62:0:62:5|Trying to extract state machine for register STATE
Extracted state machine for register STATE
State machine has 5 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
@W: CL190 :"F:\project\wolf\Status\BLD\..\SRC\HEADER.v":29:0:29:5|Optimizing register bit DOUT[3] to a constant 0
@W: CL260 :"F:\project\wolf\Status\BLD\..\SRC\HEADER.v":29:0:29:5|Pruning register bit 3 of DOUT[7:0] 

@W: CL260 :"F:\project\wolf\Status\BLD\..\SRC\HEADER.v":29:0:29:5|Pruning register bit 7 of DOUT[7:4] 

@W: CL246 :"F:\project\wolf\Status\BLD\..\SRC\HEADER.v":13:33:13:42|Input port bits 15 to 6 of OFFSET_SEL[15:0] are unused

@W: CL247 :"F:\project\wolf\Status\BLD\..\SRC\HEADER.v":13:33:13:42|Input port bit 4 of OFFSET_SEL[15:0] is unused

@W: CL159 :"F:\project\wolf\Status\BLD\..\SRC\HEADER.v":16:32:16:34|Input DIN is unused
@W: CL159 :"F:\project\wolf\Status\BLD\..\SRC\LED.v":11:19:11:24|Input SYSCLK is unused
@W: CL159 :"F:\project\wolf\Status\BLD\..\SRC\LED.v":12:19:12:25|Input RESET_N is unused
@W: CL190 :"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v":33:0:33:5|Optimizing register bit CNT[24] to a constant 0
@W: CL190 :"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v":53:0:53:5|Optimizing register bit CNT_500MS[24] to a constant 0
@W: CL190 :"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v":53:0:53:5|Optimizing register bit CNT_3500MS[26] to a constant 0
@W: CL190 :"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v":74:0:74:5|Optimizing register bit CNT_07S[23] to a constant 0
@W: CL190 :"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v":74:0:74:5|Optimizing register bit CNT_07S[24] to a constant 0
@W: CL190 :"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v":74:0:74:5|Optimizing register bit CNT_07S[25] to a constant 0
@W: CL190 :"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v":74:0:74:5|Optimizing register bit CNT_07S[26] to a constant 0
@W: CL279 :"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v":74:0:74:5|Pruning register bits 26 to 23 of CNT_07S[26:0] 

@W: CL260 :"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v":53:0:53:5|Pruning register bit 26 of CNT_3500MS[26:0] 

@W: CL260 :"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v":53:0:53:5|Pruning register bit 24 of CNT_500MS[24:0] 

@W: CL260 :"F:\project\wolf\Status\BLD\..\SRC\LED_CNT.v":33:0:33:5|Pruning register bit 24 of CNT[24:0] 

@N: CL135 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":178:0:178:5|Found seqShift NEXT_STATE_D2, depth=3, width=1
@N: CL201 :"F:\project\wolf\Status\BLD\..\SRC\I2C.v":357:0:357:5|Trying to extract state machine for register STATE
Extracted state machine for register STATE
State machine has 5 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00100000
@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 28 22:29:08 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 908R, Built Apr 16 2014 10:10:17
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09L-SP1-1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: F:\project\wolf\Status\BLD\Status\Status_Status_scck.rpt 
Printing clock  summary report in "F:\project\wolf\Status\BLD\Status\Status_Status_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N: BN362 :"f:\project\wolf\status\bld\..\src\sgpio.v":62:0:62:5|Removing sequential instance FLT_LED[35:0] of view:PrimLib.dffre(prim) in hierarchy view:work.SGPIO_SGPIO_INST1(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\sgpio.v":62:0:62:5|Removing sequential instance FLT_LED[35:0] of view:PrimLib.dffre(prim) in hierarchy view:work.SGPIO_SGPIO_INST2(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\sgpio.v":62:0:62:5|Removing sequential instance FLT_LED_TMP[35:0] of view:PrimLib.dffre(prim) in hierarchy view:work.SGPIO_SGPIO_INST1(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\sgpio.v":62:0:62:5|Removing sequential instance FLT_LED_TMP[35:0] of view:PrimLib.dffre(prim) in hierarchy view:work.SGPIO_SGPIO_INST2(verilog) because there are no references to its outputs 
syn_allowed_resources : blockrams=8  set on top level netlist TOP


Clock Summary
**************

Start          Requested     Requested     Clock        Clock              
Clock          Frequency     Period        Type         Group              
---------------------------------------------------------------------------
TOP|SYSCLK     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0
===========================================================================

@W: MT529 :"f:\project\wolf\status\bld\..\src\gpio.v":96:0:96:5|Found inferred clock TOP|SYSCLK which controls 570 sequential elements including GPIO_INST.DOUT[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 28 22:29:10 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 908R, Built Apr 16 2014 10:10:17
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09L-SP1-1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@W: BN132 :"f:\project\wolf\status\bld\..\src\header.v":29:0:29:5|Removing instance HEADER_INST.DOUT_1[6],  because it is equivalent to instance HEADER_INST.DOUT_1[1]
Encoding state machine STATE[4:0] (view:work.SGPIO(verilog))
original code -> new code
   00000001 -> 00001
   00000010 -> 00010
   00000100 -> 00100
   00001000 -> 01000
   00010000 -> 10000
@N:"f:\project\wolf\status\bld\..\src\sgpio.v":110:0:110:5|Found counter in view:work.SGPIO(verilog) inst CNT[24:0]
@N:"f:\project\wolf\status\bld\..\src\sgpio.v":62:0:62:5|Found counter in view:work.SGPIO(verilog) inst HDD_CNT[5:0]
Encoding state machine STATE[4:0] (view:work.I2C(verilog))
original code -> new code
   00000001 -> 00001
   00000010 -> 00010
   00000100 -> 00100
   00001000 -> 01000
   00100000 -> 10000
@N:"f:\project\wolf\status\bld\..\src\i2c.v":229:0:229:5|Found counter in view:work.I2C(verilog) inst LOC[7:0]
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CSD1[15] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CSD1[14] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CSD1[13] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CSD1[12] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CSD1[11] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CSD1[10] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CSD1[9] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CSD1[8] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CSD1[7] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CSD1[6] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CSD1[5] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CSD1[4] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CSD1[3] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CSD1[2] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CS[15] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CS[14] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CS[13] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CS[12] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CS[11] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CS[10] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CS[9] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CS[8] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CS[7] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CS[6] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CS[5] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CS[4] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CS[3] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 
@N: BN362 :"f:\project\wolf\status\bld\..\src\i2c.v":257:0:257:5|Removing sequential instance PORT_CS[2] of view:PrimLib.dffr(prim) in hierarchy view:work.I2C(verilog) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 147MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 147MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 149MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 149MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 149MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 149MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 149MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 176MB peak: 179MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 179MB)

@N: FX164 |The option to pack flops in the IOB has not been specified 

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 152MB peak: 179MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 543 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       SYSCLK              port                   543        I2C_INST_MASTER_RD_NACKio
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base F:\project\wolf\Status\BLD\Status\Status_Status.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 150MB peak: 179MB)

Writing EDIF Netlist and constraint files
I-2013.09L-SP1-1 
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 154MB peak: 179MB)

@W: MT420 |Found inferred clock TOP|SYSCLK with period 1000.00ns. Please declare a user-defined clock on object "p:SYSCLK"



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 28 22:29:16 2015
#


Top view:               TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 498.252

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
TOP|SYSCLK         1.0 MHz       106.0 MHz     1000.000      9.430         498.252     inferred     Inferred_clkgroup_0
=======================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise     |    fall  to  fall   |    rise  to  fall     |    fall  to  rise   
--------------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack    |  constraint  slack  |  constraint  slack    |  constraint  slack  
--------------------------------------------------------------------------------------------------------------------
TOP|SYSCLK  TOP|SYSCLK  |  1000.000    990.570  |  No paths    -      |  500.000     498.252  |  500.000     498.500
====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|SYSCLK
====================================



Starting Points with Worst Slack
********************************

                          Starting                                            Arrival            
Instance                  Reference      Type        Pin     Net              Time        Slack  
                          Clock                                                                  
-------------------------------------------------------------------------------------------------
I2C_INST.PORT_CSD1[1]     TOP|SYSCLK     FD1S3DX     Q       PORT_CSD1[1]     1.220       498.252
I2C_INST.PORT_CSD1[0]     TOP|SYSCLK     FD1S3DX     Q       PORT_CSD1[0]     1.204       498.268
I2C_INST.RD_END2          TOP|SYSCLK     FD1S3DX     Q       RD_END2          1.220       498.309
HEADER_INST.DOUT_1[1]     TOP|SYSCLK     FD1P3DX     Q       DIN_0[7]         1.108       498.364
GPIO_INST.DOUT[0]         TOP|SYSCLK     FD1P3DX     Q       DIN_1[0]         0.972       498.500
GPIO_INST.DOUT[1]         TOP|SYSCLK     FD1P3DX     Q       DIN_1[1]         0.972       498.500
GPIO_INST.DOUT[2]         TOP|SYSCLK     FD1P3DX     Q       DIN_1[2]         0.972       498.500
GPIO_INST.DOUT[3]         TOP|SYSCLK     FD1P3DX     Q       DIN_1[3]         0.972       498.500
GPIO_INST.DOUT[4]         TOP|SYSCLK     FD1P3DX     Q       DIN_1[4]         0.972       498.500
GPIO_INST.DOUT[5]         TOP|SYSCLK     FD1P3DX     Q       DIN_1[5]         0.972       498.500
=================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                               Required            
Instance                Reference      Type        Pin     Net                 Time         Slack  
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
I2C_INST.REG_DIN[0]     TOP|SYSCLK     FD1P3DX     D       un2_REG_DIN[0]      500.089      498.252
I2C_INST.REG_DIN[1]     TOP|SYSCLK     FD1P3DX     D       un2_REG_DIN[1]      500.089      498.252
I2C_INST.REG_DIN[2]     TOP|SYSCLK     FD1P3DX     D       un2_REG_DIN[2]      500.089      498.252
I2C_INST.REG_DIN[3]     TOP|SYSCLK     FD1P3DX     D       un11_REG_DIN[3]     500.089      498.252
I2C_INST.REG_DIN[4]     TOP|SYSCLK     FD1P3DX     D       un2_REG_DIN[4]      500.089      498.252
I2C_INST.REG_DIN[5]     TOP|SYSCLK     FD1P3DX     D       un2_REG_DIN[5]      500.089      498.252
I2C_INST.REG_DIN[6]     TOP|SYSCLK     FD1P3DX     D       un2_REG_DIN[6]      500.089      498.252
I2C_INST.REG_DIN[7]     TOP|SYSCLK     FD1P3DX     D       un2_REG_DIN[7]      500.089      498.252
I2C_INST.REG_DIN[0]     TOP|SYSCLK     FD1P3DX     SP      RD_END2             499.528      498.309
I2C_INST.REG_DIN[1]     TOP|SYSCLK     FD1P3DX     SP      RD_END2             499.528      498.309
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         500.089

    - Propagation time:                      1.837
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     498.252

    Number of logic level(s):                1
    Starting point:                          I2C_INST.PORT_CSD1[1] / Q
    Ending point:                            I2C_INST.REG_DIN[0] / D
    The start point is clocked by            TOP|SYSCLK [rising] on pin CK
    The end   point is clocked by            TOP|SYSCLK [falling] on pin CK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
I2C_INST.PORT_CSD1[1]       FD1S3DX      Q        Out     1.220     1.220       -         
PORT_CSD1[1]                Net          -        -       -         -           8         
I2C_INST.un2_REG_DIN[0]     ORCALUT4     D        In      0.000     1.220       -         
I2C_INST.un2_REG_DIN[0]     ORCALUT4     Z        Out     0.617     1.837       -         
un2_REG_DIN[0]              Net          -        -       -         -           1         
I2C_INST.REG_DIN[0]         FD1P3DX      D        In      0.000     1.837       -         
==========================================================================================



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lcmxo2_2000hc-4

Register bits: 543 of 2112 (26%)
PIC Latch:       0
I/O cells:       88


Details:
BB:             1
CCU2D:          91
FD1P3AX:        2
FD1P3BX:        1
FD1P3DX:        323
FD1S3BX:        3
FD1S3DX:        138
GSR:            1
IB:             9
IFS1P3DX:       4
INV:            76
OB:             78
OFS1P3BX:       72
ORCALUT4:       561
PFUMX:          7
PUR:            1
VHI:            7
VLO:            8
true:           1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 54MB peak: 179MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Tue Apr 28 22:29:16 2015

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
