{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686674209548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686674209548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 18:36:49 2023 " "Processing started: Tue Jun 13 18:36:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686674209548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674209548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674209548 ""}
{ "Info" "IQEXE_INI_FILE" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/quartus.ini " "Using INI file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674209549 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674209821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686674209875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686674209875 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "stencil_2d.qsys " "Elaborating Platform Designer system entity \"stencil_2d.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674218522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:37:02 Progress: Loading stencil_2d/stencil_2d.qsys " "2023.06.13.18:37:02 Progress: Loading stencil_2d/stencil_2d.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674222237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:37:02 Progress: Reading input file " "2023.06.13.18:37:02 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674222857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:37:02 Progress: Adding stencil_2d_internal_inst \[stencil_2d_internal 1.0\] " "2023.06.13.18:37:02 Progress: Adding stencil_2d_internal_inst \[stencil_2d_internal 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674222957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:37:04 Progress: Parameterizing module stencil_2d_internal_inst " "2023.06.13.18:37:04 Progress: Parameterizing module stencil_2d_internal_inst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674224031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:37:04 Progress: Building connections " "2023.06.13.18:37:04 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674224065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:37:04 Progress: Parameterizing connections " "2023.06.13.18:37:04 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674224078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:37:04 Progress: Validating " "2023.06.13.18:37:04 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674224108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:37:04 Progress: Done reading input file " "2023.06.13.18:37:04 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674224257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Stencil_2d: Generating stencil_2d \"stencil_2d\" for QUARTUS_SYNTH " "Stencil_2d: Generating stencil_2d \"stencil_2d\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674225212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Stencil_2d_internal_inst: \"stencil_2d\" instantiated stencil_2d_internal \"stencil_2d_internal_inst\" " "Stencil_2d_internal_inst: \"stencil_2d\" instantiated stencil_2d_internal \"stencil_2d_internal_inst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674228167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Stencil_2d: Done \"stencil_2d\" with 2 modules, 308 files " "Stencil_2d: Done \"stencil_2d\" with 2 modules, 308 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674228321 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "stencil_2d.qsys " "Finished elaborating Platform Designer system entity \"stencil_2d.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674229052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_compile.sv 1 1 " "Found 1 design units, including 1 entities, in source file quartus_compile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quartus_compile " "Found entity 1: quartus_compile" {  } { { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/quartus_compile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/stencil_2d.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/stencil_2d.v" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d " "Found entity 1: stencil_2d" {  } { { "db/ip/stencil_2d/stencil_2d.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/stencil_2d.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_aligned_burst_coalesced_lsu.v 6 6 " "Found 6 design units, including 6 entities, in source file db/ip/stencil_2d/submodules/acl_aligned_burst_coalesced_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_aligned_burst_coalesced_lsu " "Found entity 1: acl_aligned_burst_coalesced_lsu" {  } { { "db/ip/stencil_2d/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_aligned_burst_coalesced_lsu.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229378 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_interface " "Found entity 2: avalon_interface" {  } { { "db/ip/stencil_2d/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_aligned_burst_coalesced_lsu.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229378 ""} { "Info" "ISGN_ENTITY_NAME" "3 valid_generator " "Found entity 3: valid_generator" {  } { { "db/ip/stencil_2d/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_aligned_burst_coalesced_lsu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229378 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_lsu_buffers " "Found entity 4: acl_lsu_buffers" {  } { { "db/ip/stencil_2d/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_aligned_burst_coalesced_lsu.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229378 ""} { "Info" "ISGN_ENTITY_NAME" "5 acl_burst_coalescer " "Found entity 5: acl_burst_coalescer" {  } { { "db/ip/stencil_2d/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_aligned_burst_coalesced_lsu.v" 767 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229378 ""} { "Info" "ISGN_ENTITY_NAME" "6 acl_registered_comparison " "Found entity 6: acl_registered_comparison" {  } { { "db/ip/stencil_2d/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_aligned_burst_coalesced_lsu.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_altera_syncram_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_altera_syncram_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_altera_syncram_wrapped " "Found entity 1: acl_altera_syncram_wrapped" {  } { { "db/ip/stencil_2d/submodules/acl_altera_syncram_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_altera_syncram_wrapped.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_arb2.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/stencil_2d/submodules/acl_arb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb2 " "Found entity 1: acl_arb2" {  } { { "db/ip/stencil_2d/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_arb2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229399 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_pipeline_reg " "Found entity 2: acl_arb_pipeline_reg" {  } { { "db/ip/stencil_2d/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_arb2.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229399 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_arb_staging_reg " "Found entity 3: acl_arb_staging_reg" {  } { { "db/ip/stencil_2d/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_arb2.v" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_arb_intf.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/stencil_2d/submodules/acl_arb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb_data " "Found entity 1: acl_arb_data" {  } { { "db/ip/stencil_2d/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_arb_intf.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229402 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_intf " "Found entity 2: acl_arb_intf" {  } { { "db/ip/stencil_2d/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_arb_intf.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_avm_to_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_avm_to_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_avm_to_ic " "Found entity 1: acl_avm_to_ic" {  } { { "db/ip/stencil_2d/submodules/acl_avm_to_ic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_avm_to_ic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "db/ip/stencil_2d/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_data_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_debug_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_debug_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_debug_mem " "Found entity 1: acl_debug_mem" {  } { { "db/ip/stencil_2d/submodules/acl_debug_mem.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_debug_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "db/ip/stencil_2d/submodules/acl_dspba_buffer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "db/ip/stencil_2d/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_ecc_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/stencil_2d/submodules/acl_ecc_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_decoder " "Found entity 1: acl_ecc_decoder" {  } { { "db/ip/stencil_2d/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ecc_decoder.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229436 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_decoder " "Found entity 2: secded_decoder" {  } { { "db/ip/stencil_2d/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ecc_decoder.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_ecc_encoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/stencil_2d/submodules/acl_ecc_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_encoder " "Found entity 1: acl_ecc_encoder" {  } { { "db/ip/stencil_2d/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ecc_encoder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229444 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_encoder " "Found entity 2: secded_encoder" {  } { { "db/ip/stencil_2d/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ecc_encoder.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_ecc_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/stencil_2d/submodules/acl_ecc_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acl_ecc_pkg (SystemVerilog) (stencil_2d) " "Found design unit 1: acl_ecc_pkg (SystemVerilog) (stencil_2d)" {  } { { "db/ip/stencil_2d/submodules/acl_ecc_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ecc_pkg.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "db/ip/stencil_2d/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_enable_sink.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "db/ip/stencil_2d/submodules/acl_fanout_pipeline.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_ffwddst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_ffwddst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwddst " "Found entity 1: acl_ffwddst" {  } { { "db/ip/stencil_2d/submodules/acl_ffwddst.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ffwddst.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_ffwdsrc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_ffwdsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwdsrc " "Found entity 1: acl_ffwdsrc" {  } { { "db/ip/stencil_2d/submodules/acl_ffwdsrc.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ffwdsrc.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "db/ip/stencil_2d/submodules/acl_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_fifo_stall_valid_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_fifo_stall_valid_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo_stall_valid_lookahead " "Found entity 1: acl_fifo_stall_valid_lookahead" {  } { { "db/ip/stencil_2d/submodules/acl_fifo_stall_valid_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_fifo_stall_valid_lookahead.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_full_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_full_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_full_detector " "Found entity 1: acl_full_detector" {  } { { "db/ip/stencil_2d/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_full_detector.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/stencil_2d/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "db/ip/stencil_2d/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_high_speed_fifo.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229519 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "db/ip/stencil_2d/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_high_speed_fifo.sv" 1304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_ic_agent_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_ic_agent_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_endpoint " "Found entity 1: acl_ic_agent_endpoint" {  } { { "db/ip/stencil_2d/submodules/acl_ic_agent_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ic_agent_endpoint.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_ic_agent_rrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_ic_agent_rrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_rrp " "Found entity 1: acl_ic_agent_rrp" {  } { { "db/ip/stencil_2d/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ic_agent_rrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_ic_agent_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_ic_agent_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_wrp " "Found entity 1: acl_ic_agent_wrp" {  } { { "db/ip/stencil_2d/submodules/acl_ic_agent_wrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ic_agent_wrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID id acl_ic_host_endpoint.v(35) " "Verilog HDL Declaration information at acl_ic_host_endpoint.v(35): object \"ID\" differs only in case from object \"id\" in the same scope" {  } { { "db/ip/stencil_2d/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ic_host_endpoint.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686674229537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_ic_host_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_ic_host_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_host_endpoint " "Found entity 1: acl_ic_host_endpoint" {  } { { "db/ip/stencil_2d/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ic_host_endpoint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_ic_intf.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/stencil_2d/submodules/acl_ic_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_intf " "Found entity 1: acl_ic_wrp_intf" {  } { { "db/ip/stencil_2d/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ic_intf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229541 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_ic_rrp_intf " "Found entity 2: acl_ic_rrp_intf" {  } { { "db/ip/stencil_2d/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ic_intf.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229541 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_ic_host_intf " "Found entity 3: acl_ic_host_intf" {  } { { "db/ip/stencil_2d/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ic_intf.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_ic_to_avm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_ic_to_avm.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_to_avm " "Found entity 1: acl_ic_to_avm" {  } { { "db/ip/stencil_2d/submodules/acl_ic_to_avm.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ic_to_avm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_one_ram_fifo " "Found entity 1: acl_latency_one_ram_fifo" {  } { { "db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_latency_zero_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_latency_zero_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_zero_ram_fifo " "Found entity 1: acl_latency_zero_ram_fifo" {  } { { "db/ip/stencil_2d/submodules/acl_latency_zero_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_latency_zero_ram_fifo.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/stencil_2d/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "db/ip/stencil_2d/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_lfsr.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229587 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "db/ip/stencil_2d/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_lfsr.sv" 1621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229587 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "db/ip/stencil_2d/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_lfsr.sv" 1682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "db/ip/stencil_2d/submodules/acl_ll_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ll_fifo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "db/ip/stencil_2d/submodules/acl_ll_ram_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ll_ram_fifo.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_loop_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_loop_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_loop_limiter " "Found entity 1: acl_loop_limiter" {  } { { "db/ip/stencil_2d/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_loop_limiter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "db/ip/stencil_2d/submodules/acl_low_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_low_latency_fifo.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mid_speed_fifo " "Found entity 1: acl_mid_speed_fifo" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_mlab_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_mlab_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mlab_fifo " "Found entity 1: acl_mlab_fifo" {  } { { "db/ip/stencil_2d/submodules/acl_mlab_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mlab_fifo.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_parameter_assert.svh 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/stencil_2d/submodules/acl_parameter_assert.svh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "db/ip/stencil_2d/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_pipeline.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(62) " "Verilog HDL Declaration information at acl_pop.v(62): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "db/ip/stencil_2d/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_pop.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686674229680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "db/ip/stencil_2d/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_pop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229681 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(147) " "Verilog HDL warning at acl_push.v(147): extended using \"x\" or \"z\"" {  } { { "db/ip/stencil_2d/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_push.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686674229688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "db/ip/stencil_2d/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_push.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_reset_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "db/ip/stencil_2d/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_reset_handler.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_reset_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_reset_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_wire " "Found entity 1: acl_reset_wire" {  } { { "db/ip/stencil_2d/submodules/acl_reset_wire.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_reset_wire.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_scfifo_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_scfifo_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_scfifo_wrapped " "Found entity 1: acl_scfifo_wrapped" {  } { { "db/ip/stencil_2d/submodules/acl_scfifo_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_scfifo_wrapped.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_shift_register_no_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_shift_register_no_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_shift_register_no_reset " "Found entity 1: acl_shift_register_no_reset" {  } { { "db/ip/stencil_2d/submodules/acl_shift_register_no_reset.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_shift_register_no_reset.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "db/ip/stencil_2d/submodules/acl_staging_reg.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_staging_reg.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "db/ip/stencil_2d/submodules/acl_std_synchronizer_nocut.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_std_synchronizer_nocut.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_decr.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_decr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_decr " "Found entity 1: acl_tessellated_incr_decr_decr" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_decr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_decr.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229737 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_tessellated_incr_decr " "Found entity 2: acl_tessellated_incr_decr" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_decr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_decr.sv" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_toggle_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_toggle_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_toggle_detect " "Found entity 1: acl_toggle_detect" {  } { { "db/ip/stencil_2d/submodules/acl_toggle_detect.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_toggle_detect.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "db/ip/stencil_2d/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_token_fifo_counter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "db/ip/stencil_2d/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_valid_fifo_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "db/ip/stencil_2d/submodules/acl_zero_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_zero_latency_fifo.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/dspba_library_ver.sv 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/stencil_2d/submodules/dspba_library_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay_ver " "Found entity 1: dspba_delay_ver" {  } { { "db/ip/stencil_2d/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/dspba_library_ver.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229814 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg_ver " "Found entity 2: dspba_sync_reg_ver" {  } { { "db/ip/stencil_2d/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/dspba_library_ver.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229814 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "db/ip/stencil_2d/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/dspba_library_ver.sv" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229814 ""} { "Info" "ISGN_ENTITY_NAME" "4 dspba_dcfifo_mixed_widths " "Found entity 4: dspba_dcfifo_mixed_widths" {  } { { "db/ip/stencil_2d/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/dspba_library_ver.sv" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229814 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(322) " "Verilog HDL Attribute warning at hld_fifo.sv(322): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 322 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686674229824 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(326) " "Verilog HDL Attribute warning at hld_fifo.sv(326): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 326 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686674229824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "db/ip/stencil_2d/submodules/hld_fifo_zero_width.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo_zero_width.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_global_load_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_global_load_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_global_load_store " "Found entity 1: hld_global_load_store" {  } { { "db/ip/stencil_2d/submodules/hld_global_load_store.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_global_load_store.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_iord.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord " "Found entity 1: hld_iord" {  } { { "db/ip/stencil_2d/submodules/hld_iord.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_iord.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_iord_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_iord_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_latency " "Found entity 1: hld_iord_stall_latency" {  } { { "db/ip/stencil_2d/submodules/hld_iord_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_iord_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_iord_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_iord_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_valid " "Found entity 1: hld_iord_stall_valid" {  } { { "db/ip/stencil_2d/submodules/hld_iord_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_iord_stall_valid.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_iowr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_iowr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr " "Found entity 1: hld_iowr" {  } { { "db/ip/stencil_2d/submodules/hld_iowr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_iowr.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_iowr_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_iowr_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_latency " "Found entity 1: hld_iowr_stall_latency" {  } { { "db/ip/stencil_2d/submodules/hld_iowr_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_iowr_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_iowr_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_iowr_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_valid " "Found entity 1: hld_iowr_stall_valid" {  } { { "db/ip/stencil_2d/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_iowr_stall_valid.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_loop_profiler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_loop_profiler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_loop_profiler " "Found entity 1: hld_loop_profiler" {  } { { "db/ip/stencil_2d/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_loop_profiler.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu " "Found entity 1: hld_lsu" {  } { { "db/ip/stencil_2d/submodules/hld_lsu.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_lsu.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_lsu_burst_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_lsu_burst_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_burst_coalescer " "Found entity 1: hld_lsu_burst_coalescer" {  } { { "db/ip/stencil_2d/submodules/hld_lsu_burst_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_lsu_burst_coalescer.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_lsu_coalescer_dynamic_timeout.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_lsu_coalescer_dynamic_timeout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_coalescer_dynamic_timeout " "Found entity 1: hld_lsu_coalescer_dynamic_timeout" {  } { { "db/ip/stencil_2d/submodules/hld_lsu_coalescer_dynamic_timeout.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_lsu_coalescer_dynamic_timeout.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_lsu_data_aligner.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_lsu_data_aligner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_data_aligner " "Found entity 1: hld_lsu_data_aligner" {  } { { "db/ip/stencil_2d/submodules/hld_lsu_data_aligner.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_lsu_data_aligner.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_lsu_read_cache.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/stencil_2d/submodules/hld_lsu_read_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_cache " "Found entity 1: hld_lsu_read_cache" {  } { { "db/ip/stencil_2d/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_lsu_read_cache.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229979 ""} { "Info" "ISGN_ENTITY_NAME" "2 hld_lsu_read_cache_simple_dual_port_ram " "Found entity 2: hld_lsu_read_cache_simple_dual_port_ram" {  } { { "db/ip/stencil_2d/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_lsu_read_cache.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_lsu_read_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_lsu_read_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_data_alignment " "Found entity 1: hld_lsu_read_data_alignment" {  } { { "db/ip/stencil_2d/submodules/hld_lsu_read_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_lsu_read_data_alignment.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674229993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674229993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_lsu_unaligned_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_lsu_unaligned_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_unaligned_controller " "Found entity 1: hld_lsu_unaligned_controller" {  } { { "db/ip/stencil_2d/submodules/hld_lsu_unaligned_controller.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_lsu_unaligned_controller.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_lsu_word_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_lsu_word_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_word_coalescer " "Found entity 1: hld_lsu_word_coalescer" {  } { { "db/ip/stencil_2d/submodules/hld_lsu_word_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_lsu_word_coalescer.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_enable LOAD_ENABLE hld_lsu_write_data_alignment.sv(123) " "Verilog HDL Declaration information at hld_lsu_write_data_alignment.sv(123): object \"load_enable\" differs only in case from object \"LOAD_ENABLE\" in the same scope" {  } { { "db/ip/stencil_2d/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_lsu_write_data_alignment.sv" 123 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686674230028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_lsu_write_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_lsu_write_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_data_alignment " "Found entity 1: hld_lsu_write_data_alignment" {  } { { "db/ip/stencil_2d/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_lsu_write_data_alignment.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_lsu_write_kernel_downstream.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_lsu_write_kernel_downstream.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_kernel_downstream " "Found entity 1: hld_lsu_write_kernel_downstream" {  } { { "db/ip/stencil_2d/submodules/hld_lsu_write_kernel_downstream.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_lsu_write_kernel_downstream.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_memory_depth_quantization_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/stencil_2d/submodules/hld_memory_depth_quantization_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hld_memory_depth_quantization_pkg (SystemVerilog) (stencil_2d) " "Found design unit 1: hld_memory_depth_quantization_pkg (SystemVerilog) (stencil_2d)" {  } { { "db/ip/stencil_2d/submodules/hld_memory_depth_quantization_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_memory_depth_quantization_pkg.sv" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/hld_sim_latency_tracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/hld_sim_latency_tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_sim_latency_tracker " "Found entity 1: hld_sim_latency_tracker" {  } { { "db/ip/stencil_2d/submodules/hld_sim_latency_tracker.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_sim_latency_tracker.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/lsu_atomic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/lsu_atomic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_atomic_pipelined " "Found entity 1: lsu_atomic_pipelined" {  } { { "db/ip/stencil_2d/submodules/lsu_atomic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_atomic.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_basic_coalescer.v(564) " "Verilog HDL Declaration information at lsu_basic_coalescer.v(564): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/stencil_2d/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_basic_coalescer.v" 564 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686674230066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/lsu_basic_coalescer.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/stencil_2d/submodules/lsu_basic_coalescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_basic_coalesced_read " "Found entity 1: lsu_basic_coalesced_read" {  } { { "db/ip/stencil_2d/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_basic_coalescer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230068 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_basic_coalesced_write " "Found entity 2: lsu_basic_coalesced_write" {  } { { "db/ip/stencil_2d/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_basic_coalescer.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230068 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead_fifo " "Found entity 3: lookahead_fifo" {  } { { "db/ip/stencil_2d/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_basic_coalescer.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230068 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_coalescer " "Found entity 4: basic_coalescer" {  } { { "db/ip/stencil_2d/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_basic_coalescer.v" 557 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/lsu_burst_coalesced_pipelined_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/lsu_burst_coalesced_pipelined_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_read " "Found entity 1: lsu_burst_coalesced_pipelined_read" {  } { { "db/ip/stencil_2d/submodules/lsu_burst_coalesced_pipelined_read.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_burst_coalesced_pipelined_read.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/lsu_burst_coalesced_pipelined_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/lsu_burst_coalesced_pipelined_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_write " "Found entity 1: lsu_burst_coalesced_pipelined_write" {  } { { "db/ip/stencil_2d/submodules/lsu_burst_coalesced_pipelined_write.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_burst_coalesced_pipelined_write.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/lsu_burst_host.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/lsu_burst_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_read_host " "Found entity 1: lsu_burst_read_host" {  } { { "db/ip/stencil_2d/submodules/lsu_burst_host.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_burst_host.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_OUT time_out lsu_bursting_load_stores.v(1100) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1100): object \"TIME_OUT\" differs only in case from object \"time_out\" in the same scope" {  } { { "db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" 1100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686674230126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_THREAD max_thread lsu_bursting_load_stores.v(1101) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1101): object \"MAX_THREAD\" differs only in case from object \"max_thread\" in the same scope" {  } { { "db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" 1101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686674230126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_bursting_load_stores.v(1960) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1960): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" 1960 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686674230128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT_NOT_ALL_BE timeout_not_all_be lsu_bursting_load_stores.v(1961) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1961): object \"TIMEOUT_NOT_ALL_BE\" differs only in case from object \"timeout_not_all_be\" in the same scope" {  } { { "db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" 1961 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686674230128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bursting_read " "Found entity 1: lsu_bursting_read" {  } { { "db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230131 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_io_pipeline " "Found entity 2: acl_io_pipeline" {  } { { "db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230131 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_bursting_pipelined_read " "Found entity 3: lsu_bursting_pipelined_read" {  } { { "db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230131 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_stall_free_coalescer " "Found entity 4: acl_stall_free_coalescer" {  } { { "db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" 1085 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230131 ""} { "Info" "ISGN_ENTITY_NAME" "5 lsu_bursting_write " "Found entity 5: lsu_bursting_write" {  } { { "db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" 1280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230131 ""} { "Info" "ISGN_ENTITY_NAME" "6 lsu_bursting_write_internal " "Found entity 6: lsu_bursting_write_internal" {  } { { "db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" 1474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230131 ""} { "Info" "ISGN_ENTITY_NAME" "7 bursting_coalescer " "Found entity 7: bursting_coalescer" {  } { { "db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_bursting_load_stores.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/lsu_enabled.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/stencil_2d/submodules/lsu_enabled.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_enabled_read " "Found entity 1: lsu_enabled_read" {  } { { "db/ip/stencil_2d/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_enabled.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230139 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_enabled_write " "Found entity 2: lsu_enabled_write" {  } { { "db/ip/stencil_2d/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_enabled.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/lsu_non_aligned_write.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/stencil_2d/submodules/lsu_non_aligned_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_non_aligned_write " "Found entity 1: lsu_non_aligned_write" {  } { { "db/ip/stencil_2d/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_non_aligned_write.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230150 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_non_aligned_write_internal " "Found entity 2: lsu_non_aligned_write_internal" {  } { { "db/ip/stencil_2d/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_non_aligned_write.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/lsu_permute_address.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/lsu_permute_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_permute_address " "Found entity 1: lsu_permute_address" {  } { { "db/ip/stencil_2d/submodules/lsu_permute_address.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_permute_address.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/lsu_pipelined.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/stencil_2d/submodules/lsu_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_pipelined_read " "Found entity 1: lsu_pipelined_read" {  } { { "db/ip/stencil_2d/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_pipelined.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230167 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_pipelined_write " "Found entity 2: lsu_pipelined_write" {  } { { "db/ip/stencil_2d/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_pipelined.v" 591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/lsu_prefetch_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/lsu_prefetch_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_prefetch_block " "Found entity 1: lsu_prefetch_block" {  } { { "db/ip/stencil_2d/submodules/lsu_prefetch_block.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_prefetch_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/lsu_read_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/lsu_read_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_read_cache " "Found entity 1: lsu_read_cache" {  } { { "db/ip/stencil_2d/submodules/lsu_read_cache.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_read_cache.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/lsu_simple.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/stencil_2d/submodules/lsu_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_simple_read " "Found entity 1: lsu_simple_read" {  } { { "db/ip/stencil_2d/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_simple.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230194 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_simple_write " "Found entity 2: lsu_simple_write" {  } { { "db/ip/stencil_2d/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_simple.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230194 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(192) " "Verilog HDL information at lsu_streaming.v(192): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/stencil_2d/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_streaming.v" 192 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686674230200 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(810) " "Verilog HDL information at lsu_streaming.v(810): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/stencil_2d/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_streaming.v" 810 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686674230201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/lsu_streaming.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/stencil_2d/submodules/lsu_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_read " "Found entity 1: lsu_streaming_read" {  } { { "db/ip/stencil_2d/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_streaming.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230203 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_write " "Found entity 2: lsu_streaming_write" {  } { { "db/ip/stencil_2d/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_streaming.v" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/lsu_streaming_prefetch.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/stencil_2d/submodules/lsu_streaming_prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_prefetch_read " "Found entity 1: lsu_streaming_prefetch_read" {  } { { "db/ip/stencil_2d/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_streaming_prefetch.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230212 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_prefetch_fifo " "Found entity 2: lsu_streaming_prefetch_fifo" {  } { { "db/ip/stencil_2d/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_streaming_prefetch.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230212 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_streaming_prefetch_avalon_burst_host " "Found entity 3: lsu_streaming_prefetch_avalon_burst_host" {  } { { "db/ip/stencil_2d/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_streaming_prefetch.v" 638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230212 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(916) " "Verilog HDL warning at lsu_top.v(916): extended using \"x\" or \"z\"" {  } { { "db/ip/stencil_2d/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_top.v" 916 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686674230221 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(993) " "Verilog HDL warning at lsu_top.v(993): extended using \"x\" or \"z\"" {  } { { "db/ip/stencil_2d/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_top.v" 993 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686674230221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/lsu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/lsu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_top " "Found entity 1: lsu_top" {  } { { "db/ip/stencil_2d/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_top.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/lsu_wide_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/lsu_wide_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_wide_wrapper " "Found entity 1: lsu_wide_wrapper" {  } { { "db/ip/stencil_2d/submodules/lsu_wide_wrapper.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_wide_wrapper.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b0_runonce_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b0_runonce_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B0_runOnce_branch " "Found entity 1: stencil_2d_B0_runOnce_branch" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b0_runonce_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b0_runonce_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b0_runonce_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b0_runonce_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B0_runOnce_merge " "Found entity 1: stencil_2d_B0_runOnce_merge" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b0_runonce_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b0_runonce_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b0_runonce_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b0_runonce_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B0_runOnce_merge_reg " "Found entity 1: stencil_2d_B0_runOnce_merge_reg" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b0_runonce_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b0_runonce_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b1_start_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b1_start_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B1_start_branch " "Found entity 1: stencil_2d_B1_start_branch" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b1_start_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b1_start_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b1_start_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b1_start_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B1_start_merge " "Found entity 1: stencil_2d_B1_start_merge" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b1_start_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b1_start_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b1_start_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b1_start_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B1_start_merge_reg " "Found entity 1: stencil_2d_B1_start_merge_reg" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b1_start_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b1_start_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b2_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b2_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B2_branch " "Found entity 1: stencil_2d_B2_branch" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b2_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b2_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b2_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b2_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B2_merge " "Found entity 1: stencil_2d_B2_merge" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b2_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b2_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b2_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b2_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B2_merge_reg " "Found entity 1: stencil_2d_B2_merge_reg" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b2_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b2_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b3_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b3_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B3_branch " "Found entity 1: stencil_2d_B3_branch" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b3_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b3_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b3_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b3_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B3_merge " "Found entity 1: stencil_2d_B3_merge" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b3_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b3_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b4_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b4_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B4_branch " "Found entity 1: stencil_2d_B4_branch" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b4_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b4_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b4_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b4_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B4_merge " "Found entity 1: stencil_2d_B4_merge" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b4_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b4_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b4_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b4_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B4_merge_reg " "Found entity 1: stencil_2d_B4_merge_reg" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b4_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b4_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b5_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b5_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B5_branch " "Found entity 1: stencil_2d_B5_branch" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b5_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b5_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b5_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b5_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B5_merge " "Found entity 1: stencil_2d_B5_merge" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b5_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b5_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b6_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b6_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B6_branch " "Found entity 1: stencil_2d_B6_branch" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b6_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b6_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b6_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b6_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B6_merge " "Found entity 1: stencil_2d_B6_merge" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b6_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b6_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b6_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b6_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B6_merge_reg " "Found entity 1: stencil_2d_B6_merge_reg" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b6_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b6_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b7_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b7_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B7_branch " "Found entity 1: stencil_2d_B7_branch" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b7_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b7_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b7_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b7_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B7_merge " "Found entity 1: stencil_2d_B7_merge" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b7_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b7_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b8_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b8_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B8_branch " "Found entity 1: stencil_2d_B8_branch" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b8_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b8_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b8_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b8_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B8_merge " "Found entity 1: stencil_2d_B8_merge" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b8_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b8_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b9_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b9_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B9_branch " "Found entity 1: stencil_2d_B9_branch" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b9_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b9_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b9_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b9_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B9_merge " "Found entity 1: stencil_2d_B9_merge" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b9_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b9_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_b9_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_b9_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_B9_merge_reg " "Found entity 1: stencil_2d_B9_merge_reg" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_b9_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_b9_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B0_runOnce " "Found entity 1: stencil_2d_bb_B0_runOnce" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B0_runOnce_stall_region " "Found entity 1: stencil_2d_bb_B0_runOnce_stall_region" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B1_start " "Found entity 1: stencil_2d_bb_B1_start" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B1_start_stall_region " "Found entity 1: stencil_2d_bb_B1_start_stall_region" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B2 " "Found entity 1: stencil_2d_bb_B2" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b2_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b2_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B2_sr_1 " "Found entity 1: stencil_2d_bb_B2_sr_1" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b2_sr_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b2_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b2_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b2_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B2_stall_region " "Found entity 1: stencil_2d_bb_B2_stall_region" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b2_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b2_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b3.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B3 " "Found entity 1: stencil_2d_bb_B3" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b3.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b3.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b3_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b3_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B3_sr_0 " "Found entity 1: stencil_2d_bb_B3_sr_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b3_sr_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b3_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b3_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b3_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B3_stall_region " "Found entity 1: stencil_2d_bb_B3_stall_region" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b3_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b3_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b4.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B4 " "Found entity 1: stencil_2d_bb_B4" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b4.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b4_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b4_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B4_sr_1 " "Found entity 1: stencil_2d_bb_B4_sr_1" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b4_sr_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b4_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b4_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b4_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B4_stall_region " "Found entity 1: stencil_2d_bb_B4_stall_region" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b4_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b4_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b5.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B5 " "Found entity 1: stencil_2d_bb_B5" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b5.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b5.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b5_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b5_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B5_sr_0 " "Found entity 1: stencil_2d_bb_B5_sr_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b5_sr_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b5_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b5_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b5_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B5_stall_region " "Found entity 1: stencil_2d_bb_B5_stall_region" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b5_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b5_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b6.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B6 " "Found entity 1: stencil_2d_bb_B6" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b6.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b6.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b6_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b6_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B6_sr_1 " "Found entity 1: stencil_2d_bb_B6_sr_1" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b6_sr_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b6_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b6_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b6_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B6_stall_region " "Found entity 1: stencil_2d_bb_B6_stall_region" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b6_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b6_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b7.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B7 " "Found entity 1: stencil_2d_bb_B7" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b7.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b7.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b7_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b7_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B7_sr_0 " "Found entity 1: stencil_2d_bb_B7_sr_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b7_sr_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b7_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b7_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b7_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B7_stall_region " "Found entity 1: stencil_2d_bb_B7_stall_region" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b7_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b7_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b8.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B8 " "Found entity 1: stencil_2d_bb_B8" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b8.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b8.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b8_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b8_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B8_sr_0 " "Found entity 1: stencil_2d_bb_B8_sr_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b8_sr_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b8_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b8_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b8_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B8_stall_region " "Found entity 1: stencil_2d_bb_B8_stall_region" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b8_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b8_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b9.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B9 " "Found entity 1: stencil_2d_bb_B9" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b9.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b9.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b9_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b9_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B9_sr_1 " "Found entity 1: stencil_2d_bb_B9_sr_1" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b9_sr_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b9_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_bb_B9_stall_region " "Found entity 1: stencil_2d_bb_B9_stall_region" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_function " "Found entity 1: stencil_2d_function" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_function_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_function_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_function_wrapper " "Found entity 1: stencil_2d_function_wrapper" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function_wrapper.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0 " "Found entity 1: stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_iowr_bl_return_unnamed_stencil_2d6_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_iowr_bl_return_unnamed_stencil_2d6_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_iowr_bl_return_unnamed_stencil_2d6_stencil_2d0 " "Found entity 1: stencil_2d_i_iowr_bl_return_unnamed_stencil_2d6_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_iowr_bl_return_unnamed_stencil_2d6_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_iowr_bl_return_unnamed_stencil_2d6_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_0 " "Found entity 1: stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_0 " "Found entity 1: stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_0 " "Found entity 1: stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_3_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_3_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_3_stencil_2d0 " "Found entity 1: stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_3_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_3_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_3_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_4_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_4_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_4_stencil_2d0 " "Found entity 1: stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_4_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_4_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_4_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_5_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_5_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_5_stencil_2d0 " "Found entity 1: stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_5_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_5_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_5_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_memdep_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_memdep_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_mem_memdep_0 " "Found entity 1: stencil_2d_i_llvm_fpga_mem_memdep_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_memdep_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_memdep_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_unnamed_10_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_unnamed_10_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_mem_unnamed_10_stencil_2d0 " "Found entity 1: stencil_2d_i_llvm_fpga_mem_unnamed_10_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_unnamed_10_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_unnamed_10_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0 " "Found entity 1: stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going19_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going19_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pipeline_keep_going19_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pipeline_keep_going19_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going19_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going19_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_sr " "Found entity 1: stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_sr" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_valid_fifo " "Found entity 1: stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_valid_fifo" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going24_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going24_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pipeline_keep_going24_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pipeline_keep_going24_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going24_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going24_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_sr " "Found entity 1: stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_sr" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_valid_fifo " "Found entity 1: stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_valid_fifo" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going29_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going29_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pipeline_keep_going29_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pipeline_keep_going29_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going29_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going29_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_sr " "Found entity 1: stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_sr" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_valid_fifo " "Found entity 1: stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_valid_fifo" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going33_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going33_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pipeline_keep_going33_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pipeline_keep_going33_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going33_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going33_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_sr " "Found entity 1: stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_sr" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_valid_fifo " "Found entity 1: stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_valid_fifo" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pipeline_keep_going_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pipeline_keep_going_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going_8_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going_8_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pipeline_keep_going_8_sr " "Found entity 1: stencil_2d_i_llvm_fpga_pipeline_keep_going_8_sr" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going_8_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going_8_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going_8_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going_8_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pipeline_keep_going_8_valid_fifo " "Found entity 1: stencil_2d_i_llvm_fpga_pipeline_keep_going_8_valid_fifo" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going_8_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going_8_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_coalesce_i32_temp_139_pop36_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_coalesce_i32_temp_139_pop36_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_coalesce_i32_temp_139_pop36_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_coalesce_i32_temp_139_pop36_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_coalesce_i32_temp_139_pop36_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_coalesce_i32_temp_139_pop36_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond1145_pop20_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond1145_pop20_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_exitcond1145_pop20_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_exitcond1145_pop20_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond1145_pop20_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond1145_pop20_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond1146_pop27_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond1146_pop27_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_exitcond1146_pop27_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_exitcond1146_pop27_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond1146_pop27_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond1146_pop27_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond1147_pop41_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond1147_pop41_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_exitcond1147_pop41_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_exitcond1147_pop41_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond1147_pop41_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond1147_pop41_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond565_pop51_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond565_pop51_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_exitcond565_pop51_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_exitcond565_pop51_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond565_pop51_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond565_pop51_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond854_pop30_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond854_pop30_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_exitcond854_pop30_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_exitcond854_pop30_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond854_pop30_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond854_pop30_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond855_pop44_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond855_pop44_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_exitcond855_pop44_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_exitcond855_pop44_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond855_pop44_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_exitcond855_pop44_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_forked3562_pop48_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_forked3562_pop48_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_forked3562_pop48_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_forked3562_pop48_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_forked3562_pop48_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_forked3562_pop48_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_3_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_3_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_3_reg " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_3_reg" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_3_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_3_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_3_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_3_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_3_reg " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_3_reg" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_3_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_3_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp1766_pop52_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp1766_pop52_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_notcmp1766_pop52_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_notcmp1766_pop52_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp1766_pop52_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp1766_pop52_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2256_pop31_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2256_pop31_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_notcmp2256_pop31_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_notcmp2256_pop31_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2256_pop31_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2256_pop31_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2257_pop45_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2257_pop45_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_notcmp2257_pop45_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_notcmp2257_pop45_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2257_pop45_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2257_pop45_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2748_pop21_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2748_pop21_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_notcmp2748_pop21_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_notcmp2748_pop21_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2748_pop21_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2748_pop21_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2749_pop28_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2749_pop28_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_notcmp2749_pop28_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_notcmp2749_pop28_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2749_pop28_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2749_pop28_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2750_pop42_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2750_pop42_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i1_notcmp2750_pop42_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i1_notcmp2750_pop42_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2750_pop42_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_notcmp2750_pop42_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i2_cleanups_pop38_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i2_cleanups_pop38_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i2_cleanups_pop38_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i2_cleanups_pop38_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i2_cleanups_pop38_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i2_cleanups_pop38_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i2_initerations_pop37_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i2_initerations_pop37_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i2_initerations_pop37_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i2_initerations_pop37_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i2_initerations_pop37_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i2_initerations_pop37_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_add1664_pop50_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_add1664_pop50_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i32_add1664_pop50_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i32_add1664_pop50_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_add1664_pop50_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_add1664_pop50_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1658_pop32_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1658_pop32_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1658_pop32_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1658_pop32_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1658_pop32_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1658_pop32_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_c_043_pop16_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_c_043_pop16_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i32_c_043_pop16_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i32_c_043_pop16_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_c_043_pop16_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_c_043_pop16_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_k1_042_pop24_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_k1_042_pop24_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i32_k1_042_pop24_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i32_k1_042_pop24_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_k1_042_pop24_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_k1_042_pop24_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674230999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674230999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_k2_040_pop35_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_k2_040_pop35_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i32_k2_040_pop35_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i32_k2_040_pop35_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_k2_040_pop35_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_k2_040_pop35_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_mul13_add1363_pop49_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_mul13_add1363_pop49_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i32_mul13_add1363_pop49_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i32_mul13_add1363_pop49_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_mul13_add1363_pop49_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_mul13_add1363_pop49_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_mul2442_pop19_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_mul2442_pop19_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i32_mul2442_pop19_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i32_mul2442_pop19_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_mul2442_pop19_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_mul2442_pop19_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_mul2443_pop26_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_mul2443_pop26_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i32_mul2443_pop26_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i32_mul2443_pop26_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_mul2443_pop26_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_mul2443_pop26_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_mul2444_pop40_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_mul2444_pop40_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i32_mul2444_pop40_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i32_mul2444_pop40_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_mul2444_pop40_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_mul2444_pop40_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1339_pop18_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1339_pop18_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1339_pop18_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1339_pop18_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1339_pop18_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1339_pop18_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1340_pop25_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1340_pop25_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1340_pop25_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1340_pop25_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1340_pop25_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1340_pop25_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1341_pop39_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1341_pop39_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1341_pop39_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1341_pop39_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1341_pop39_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1341_pop39_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_r_044_pop13_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_r_044_pop13_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i32_r_044_pop13_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i32_r_044_pop13_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_r_044_pop13_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_r_044_pop13_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg " "Found entity 1: stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0 " "Found entity 1: stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg " "Found entity 1: stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond1145_push20_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond1145_push20_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_exitcond1145_push20_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_exitcond1145_push20_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond1145_push20_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond1145_push20_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond1146_push27_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond1146_push27_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_exitcond1146_push27_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_exitcond1146_push27_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond1146_push27_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond1146_push27_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond1147_push41_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond1147_push41_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_exitcond1147_push41_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_exitcond1147_push41_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond1147_push41_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond1147_push41_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond565_push51_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond565_push51_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_exitcond565_push51_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_exitcond565_push51_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond565_push51_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond565_push51_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond854_push30_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond854_push30_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_exitcond854_push30_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_exitcond854_push30_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond854_push30_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond854_push30_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond855_push44_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond855_push44_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_exitcond855_push44_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_exitcond855_push44_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond855_push44_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_exitcond855_push44_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_forked3562_push48_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_forked3562_push48_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_forked3562_push48_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_forked3562_push48_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_forked3562_push48_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_forked3562_push48_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_lastiniteration_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_lastiniteration_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_lastiniteration_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_lastiniteration_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_lastiniteration_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_lastiniteration_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0_reg " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0_reg" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1760_push33_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1760_push33_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1760_push33_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1760_push33_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1760_push33_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1760_push33_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1761_push47_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1761_push47_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1761_push47_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1761_push47_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1761_push47_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1761_push47_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_5_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_5_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_5_reg " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_5_reg" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_5_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_5_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp1766_push52_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp1766_push52_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_notcmp1766_push52_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_notcmp1766_push52_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp1766_push52_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp1766_push52_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2256_push31_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2256_push31_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_notcmp2256_push31_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_notcmp2256_push31_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2256_push31_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2256_push31_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2257_push45_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2257_push45_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_notcmp2257_push45_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_notcmp2257_push45_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2257_push45_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2257_push45_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2748_push21_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2748_push21_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_notcmp2748_push21_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_notcmp2748_push21_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2748_push21_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2748_push21_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2749_push28_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2749_push28_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_notcmp2749_push28_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_notcmp2749_push28_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2749_push28_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2749_push28_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2750_push42_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2750_push42_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_notcmp2750_push42_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_notcmp2750_push42_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2750_push42_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp2750_push42_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond20_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond20_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_notexitcond20_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_notexitcond20_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond20_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond20_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond25_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond25_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_notexitcond25_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_notexitcond25_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond25_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond25_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond30_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond30_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_notexitcond30_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_notexitcond30_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond30_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond30_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond34_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond34_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_notexitcond34_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_notexitcond34_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond34_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond34_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i1_notexitcond_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i1_notexitcond_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i2_initerations_push37_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i2_initerations_push37_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i2_initerations_push37_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i2_initerations_push37_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i2_initerations_push37_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i2_initerations_push37_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_add1664_push50_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_add1664_push50_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i32_add1664_push50_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i32_add1664_push50_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_add1664_push50_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_add1664_push50_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_c_043_pop1658_push32_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_c_043_pop1658_push32_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i32_c_043_pop1658_push32_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i32_c_043_pop1658_push32_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_c_043_pop1658_push32_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_c_043_pop1658_push32_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_c_043_pop1659_push46_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_c_043_pop1659_push46_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i32_c_043_pop1659_push46_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i32_c_043_pop1659_push46_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_c_043_pop1659_push46_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_c_043_pop1659_push46_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_c_043_push16_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_c_043_push16_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i32_c_043_push16_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i32_c_043_push16_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_c_043_push16_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_c_043_push16_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_k1_042_push24_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_k1_042_push24_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i32_k1_042_push24_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i32_k1_042_push24_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_k1_042_push24_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_k1_042_push24_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_k2_040_push35_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_k2_040_push35_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i32_k2_040_push35_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i32_k2_040_push35_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_k2_040_push35_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_k2_040_push35_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_mul13_add1363_push49_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_mul13_add1363_push49_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i32_mul13_add1363_push49_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i32_mul13_add1363_push49_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_mul13_add1363_push49_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_mul13_add1363_push49_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_mul2442_push19_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_mul2442_push19_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i32_mul2442_push19_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i32_mul2442_push19_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_mul2442_push19_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_mul2442_push19_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_mul2443_push26_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_mul2443_push26_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i32_mul2443_push26_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i32_mul2443_push26_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_mul2443_push26_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_mul2443_push26_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_mul2444_push40_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_mul2444_push40_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i32_mul2444_push40_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i32_mul2444_push40_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_mul2444_push40_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_mul2444_push40_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_r_044_pop1339_push18_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_r_044_pop1339_push18_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i32_r_044_pop1339_push18_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i32_r_044_pop1339_push18_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_r_044_pop1339_push18_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_r_044_pop1339_push18_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_r_044_pop1340_push25_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_r_044_pop1340_push25_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i32_r_044_pop1340_push25_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i32_r_044_pop1340_push25_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_r_044_pop1340_push25_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_r_044_pop1340_push25_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_r_044_pop1341_push39_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_r_044_pop1341_push39_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i32_r_044_pop1341_push39_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i32_r_044_pop1341_push39_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_r_044_pop1341_push39_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_r_044_pop1341_push39_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_r_044_push13_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_r_044_push13_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i32_r_044_push13_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i32_r_044_push13_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_r_044_push13_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_r_044_push13_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_temp_139_push36_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_temp_139_push36_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i32_temp_139_push36_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i32_temp_139_push36_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_temp_139_push36_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_temp_139_push36_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv3_push23_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv3_push23_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv3_push23_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv3_push23_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv3_push23_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv3_push23_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv_push34_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv_push34_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv_push34_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv_push34_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv_push34_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv_push34_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv6_push15_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv6_push15_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv6_push15_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv6_push15_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv6_push15_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv6_push15_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv9_push12_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv9_push12_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv9_push12_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv9_push12_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv9_push12_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv9_push12_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_1_reg " "Found entity 1: stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_1_reg" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0 " "Found entity 1: stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_1_reg " "Found entity 1: stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_1_reg" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0 " "Found entity 1: stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0 " "Found entity 1: stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0 " "Found entity 1: stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0 " "Found entity 1: stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0 " "Found entity 1: stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000il_2d1_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000il_2d1_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000il_2d1_full_detector " "Found entity 1: stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000il_2d1_full_detector" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000il_2d1_full_detector.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000il_2d1_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo " "Found entity 1: stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001il_2d1_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001il_2d1_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001il_2d1_full_detector " "Found entity 1: stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001il_2d1_full_detector" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001il_2d1_full_detector.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001il_2d1_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo " "Found entity 1: stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002il_2d1_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002il_2d1_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002il_2d1_full_detector " "Found entity 1: stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002il_2d1_full_detector" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002il_2d1_full_detector.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002il_2d1_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo " "Found entity 1: stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector " "Found entity 1: stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo " "Found entity 1: stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0 " "Found entity 1: stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0 " "Found entity 1: stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0 " "Found entity 1: stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0 " "Found entity 1: stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0 " "Found entity 1: stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0 " "Found entity 1: stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0 " "Found entity 1: stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1 " "Found entity 1: stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1 " "Found entity 1: stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1 " "Found entity 1: stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1 " "Found entity 1: stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0 " "Found entity 1: stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6 " "Found entity 1: stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_internal " "Found entity 1: stencil_2d_internal" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231772 ""} { "Info" "ISGN_ENTITY_NAME" "2 stencil_2d_internal_ic_18252752692117882361 " "Found entity 2: stencil_2d_internal_ic_18252752692117882361" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_loop_limiter_0 " "Found entity 1: stencil_2d_loop_limiter_0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_loop_limiter_1 " "Found entity 1: stencil_2d_loop_limiter_1" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_loop_limiter_2 " "Found entity 1: stencil_2d_loop_limiter_2" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_loop_limiter_3 " "Found entity 1: stencil_2d_loop_limiter_3" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_3.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_3.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_readdata_reg_unnamed_10_stencil_2d0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_readdata_reg_unnamed_10_stencil_2d0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_readdata_reg_unnamed_10_stencil_2d0 " "Found entity 1: stencil_2d_readdata_reg_unnamed_10_stencil_2d0" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_readdata_reg_unnamed_10_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_readdata_reg_unnamed_10_stencil_2d0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/stencil_2d/submodules/stencil_2d_readdata_reg_unnamed_11_stencil_2d1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/stencil_2d/submodules/stencil_2d_readdata_reg_unnamed_11_stencil_2d1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stencil_2d_readdata_reg_unnamed_11_stencil_2d1 " "Found entity 1: stencil_2d_readdata_reg_unnamed_11_stencil_2d1" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_readdata_reg_unnamed_11_stencil_2d1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_readdata_reg_unnamed_11_stencil_2d1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674231815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674231815 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lsu_top.v(1054) " "Verilog HDL Instantiation warning at lsu_top.v(1054): instance has no name" {  } { { "db/ip/stencil_2d/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_top.v" 1054 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686674231950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quartus_compile " "Elaborating entity \"quartus_compile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686674232427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d stencil_2d:stencil_2d_inst " "Elaborating entity \"stencil_2d\" for hierarchy \"stencil_2d:stencil_2d_inst\"" {  } { { "quartus_compile.sv" "stencil_2d_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/quartus_compile.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_internal stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst " "Elaborating entity \"stencil_2d_internal\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\"" {  } { { "db/ip/stencil_2d/stencil_2d.v" "stencil_2d_internal_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/stencil_2d.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_function_wrapper stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal " "Elaborating entity \"stencil_2d_function_wrapper\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "stencil_2d_internal" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_function stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function " "Elaborating entity \"stencil_2d_function\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function_wrapper.sv" "thestencil_2d_function" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function_wrapper.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_valid_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo " "Elaborating entity \"stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_valid_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_valid_fifo.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_data_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_data_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_valid_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going29_stencil_2d2_valid_fifo " "Elaborating entity \"stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_valid_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going29_stencil_2d2_valid_fifo\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thei_llvm_fpga_pipeline_keep_going29_stencil_2d2_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_valid_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going24_stencil_2d2_valid_fifo " "Elaborating entity \"stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_valid_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going24_stencil_2d2_valid_fifo\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thei_llvm_fpga_pipeline_keep_going24_stencil_2d2_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_valid_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going19_stencil_2d2_valid_fifo " "Elaborating entity \"stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_valid_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going19_stencil_2d2_valid_fifo\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thei_llvm_fpga_pipeline_keep_going19_stencil_2d2_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pipeline_keep_going_8_valid_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going_8_valid_fifo:thei_llvm_fpga_pipeline_keep_going_stencil_2d8_valid_fifo " "Elaborating entity \"stencil_2d_i_llvm_fpga_pipeline_keep_going_8_valid_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going_8_valid_fifo:thei_llvm_fpga_pipeline_keep_going_stencil_2d8_valid_fifo\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thei_llvm_fpga_pipeline_keep_going_stencil_2d8_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B7_sr_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7_sr_0:thebb_stencil_2d_B7_sr_0_aunroll_x " "Elaborating entity \"stencil_2d_bb_B7_sr_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7_sr_0:thebb_stencil_2d_B7_sr_0_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thebb_stencil_2d_B7_sr_0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B8 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B8:thebb_stencil_2d_B8 " "Elaborating entity \"stencil_2d_bb_B8\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B8:thebb_stencil_2d_B8\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thebb_stencil_2d_B8" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B8_merge stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B8:thebb_stencil_2d_B8\|stencil_2d_B8_merge:thestencil_2d_B8_merge " "Elaborating entity \"stencil_2d_B8_merge\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B8:thebb_stencil_2d_B8\|stencil_2d_B8_merge:thestencil_2d_B8_merge\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b8.sv" "thestencil_2d_B8_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b8.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B8_stall_region stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B8:thebb_stencil_2d_B8\|stencil_2d_bb_B8_stall_region:thebb_stencil_2d_B8_stall_region " "Elaborating entity \"stencil_2d_bb_B8_stall_region\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B8:thebb_stencil_2d_B8\|stencil_2d_bb_B8_stall_region:thebb_stencil_2d_B8_stall_region\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b8.sv" "thebb_stencil_2d_B8_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b8.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B8_branch stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B8:thebb_stencil_2d_B8\|stencil_2d_B8_branch:thestencil_2d_B8_branch " "Elaborating entity \"stencil_2d_B8_branch\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B8:thebb_stencil_2d_B8\|stencil_2d_B8_branch:thestencil_2d_B8_branch\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b8.sv" "thestencil_2d_B8_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b8.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B8_sr_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B8_sr_0:thebb_stencil_2d_B8_sr_0_aunroll_x " "Elaborating entity \"stencil_2d_bb_B8_sr_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B8_sr_0:thebb_stencil_2d_B8_sr_0_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thebb_stencil_2d_B8_sr_0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pipeline_keep_going_8_sr stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going_8_sr:thei_llvm_fpga_pipeline_keep_going_stencil_2d8_sr " "Elaborating entity \"stencil_2d_i_llvm_fpga_pipeline_keep_going_8_sr\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going_8_sr:thei_llvm_fpga_pipeline_keep_going_stencil_2d8_sr\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thei_llvm_fpga_pipeline_keep_going_stencil_2d8_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B9 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9 " "Elaborating entity \"stencil_2d_bb_B9\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thebb_stencil_2d_B9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B9_merge stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_B9_merge:thestencil_2d_B9_merge " "Elaborating entity \"stencil_2d_B9_merge\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_B9_merge:thestencil_2d_B9_merge\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b9.sv" "thestencil_2d_B9_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b9.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B9_stall_region stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region " "Elaborating entity \"stencil_2d_bb_B9_stall_region\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b9.sv" "thebb_stencil_2d_B9_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b9.sv" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B9_merge_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_B9_merge_reg:thestencil_2d_B9_merge_reg_aunroll_x " "Elaborating entity \"stencil_2d_B9_merge_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_B9_merge_reg:thestencil_2d_B9_merge_reg_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" "thestencil_2d_B9_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" "theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/stencil_2d/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232969 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674232970 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674232981 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674232995 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686674233041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233053 ""}  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686674233053 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_4v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altera_syncram_4v62.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674233094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_4v62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_4v62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_4v62 " "Found entity 1: altera_syncram_4v62" {  } { { "db/altera_syncram_4v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altera_syncram_4v62.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674233095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674233095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_4v62 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated " "Elaborating entity \"altera_syncram_4v62\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f4b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f4b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f4b4 " "Found entity 1: altsyncram_f4b4" {  } { { "db/altsyncram_f4b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altsyncram_f4b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674233147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674233147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f4b4 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated\|altsyncram_f4b4:altsyncram1 " "Elaborating entity \"altsyncram_f4b4\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated\|altsyncram_f4b4:altsyncram1\"" {  } { { "db/altera_syncram_4v62.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altera_syncram_4v62.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_lfsr.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_lfsr.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_lfsr.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_lfsr.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674233223 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674233239 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674233255 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|acl_data_fifo:theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x " "Elaborating entity \"stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" "thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x " "Elaborating entity \"stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6.sv" "thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i32_temp_139_push36_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_temp_139_push36_0:thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i32_temp_139_push36_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_temp_139_push36_0:thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0.sv" "thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_temp_139_push36_0:thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5\|acl_push:thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d1 " "Elaborating entity \"acl_push\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_temp_139_push36_0:thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5\|acl_push:thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_temp_139_push36_0.sv" "thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_temp_139_push36_0.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_temp_139_push36_0:thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5\|acl_push:thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_temp_139_push36_0:thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5\|acl_push:thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d1\|acl_data_fifo:fifo\"" {  } { { "db/ip/stencil_2d/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674233366 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|stencil_2d_i_llvm_fpga_push_i32_temp_139_push36_0:thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5|acl_push:thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674233366 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|stencil_2d_i_llvm_fpga_push_i32_temp_139_push36_0:thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5|acl_push:thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_coalesce_i32_temp_139_pop36_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_coalesce_i32_temp_139_pop36_0:thei_llvm_fpga_pop_coalesce_i32_temp_139_pop36_stencil_2d3 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_coalesce_i32_temp_139_pop36_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_coalesce_i32_temp_139_pop36_0:thei_llvm_fpga_pop_coalesce_i32_temp_139_pop36_stencil_2d3\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0.sv" "thei_llvm_fpga_pop_coalesce_i32_temp_139_pop36_stencil_2d3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_coalesce_i32_temp_139_pop36_0:thei_llvm_fpga_pop_coalesce_i32_temp_139_pop36_stencil_2d3\|acl_pop:thei_llvm_fpga_pop_coalesce_i32_temp_139_pop36_stencil_2d1 " "Elaborating entity \"acl_pop\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_coalesce_i32_temp_139_pop36_0:thei_llvm_fpga_pop_coalesce_i32_temp_139_pop36_stencil_2d3\|acl_pop:thei_llvm_fpga_pop_coalesce_i32_temp_139_pop36_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_coalesce_i32_temp_139_pop36_0.sv" "thei_llvm_fpga_pop_coalesce_i32_temp_139_pop36_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_coalesce_i32_temp_139_pop36_0.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x\|dspba_delay_ver:i_mul19_stencil_2d2_ma3_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x\|dspba_delay_ver:i_mul19_stencil_2d2_ma3_cma_delay\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0.sv" "i_mul19_stencil_2d2_ma3_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x\|dspba_delay_ver:i_mul19_stencil_2d2_im8_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x\|dspba_delay_ver:i_mul19_stencil_2d2_im8_cma_delay\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0.sv" "i_mul19_stencil_2d2_im8_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x\|dspba_delay_ver:i_mul19_stencil_2d2_im0_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0:thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x\|dspba_delay_ver:i_mul19_stencil_2d2_im0_cma_delay\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0.sv" "i_mul19_stencil_2d2_im0_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0.sv" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1_aunroll_x " "Elaborating entity \"stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674233444 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674233444 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6:thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_enable_sink.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_enable_sink.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" "thecoalesced_delay_1_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/stencil_2d/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674233493 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674233505 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686674233573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 70 " "Parameter \"width_a\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 70 " "Parameter \"width_b\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233591 ""}  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686674233591 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_g272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altera_syncram_g272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674233632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_g272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_g272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_g272 " "Found entity 1: altera_syncram_g272" {  } { { "db/altera_syncram_g272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altera_syncram_g272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674233633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674233633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_g272 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_g272:auto_generated " "Elaborating entity \"altera_syncram_g272\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_g272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r7b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r7b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r7b4 " "Found entity 1: altsyncram_r7b4" {  } { { "db/altsyncram_r7b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altsyncram_r7b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674233700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674233700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r7b4 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_g272:auto_generated\|altsyncram_r7b4:altsyncram1 " "Elaborating entity \"altsyncram_r7b4\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_g272:auto_generated\|altsyncram_r7b4:altsyncram1\"" {  } { { "db/altera_syncram_g272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altera_syncram_g272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233749 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674233750 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674233764 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674233781 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" "thecoalesced_delay_0_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/stencil_2d/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674233816 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674233825 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686674233860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674233869 ""}  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686674233869 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_av62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altera_syncram_av62.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674233916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_av62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_av62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_av62 " "Found entity 1: altera_syncram_av62" {  } { { "db/altera_syncram_av62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altera_syncram_av62.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674233917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674233917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_av62 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_av62:auto_generated " "Elaborating entity \"altera_syncram_av62\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_av62:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l4b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l4b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l4b4 " "Found entity 1: altsyncram_l4b4" {  } { { "db/altsyncram_l4b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altsyncram_l4b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674233966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674233966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l4b4 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_av62:auto_generated\|altsyncram_l4b4:altsyncram1 " "Elaborating entity \"altsyncram_l4b4\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_av62:auto_generated\|altsyncram_l4b4:altsyncram1\"" {  } { { "db/altera_syncram_av62.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altera_syncram_av62.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674233994 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674233995 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674234013 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234027 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674234028 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4 " "Elaborating entity \"stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" "thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_readdata_reg_unnamed_11_stencil_2d1 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|stencil_2d_readdata_reg_unnamed_11_stencil_2d1:thereaddata_reg_unnamed_stencil_2d11_stencil_2d1 " "Elaborating entity \"stencil_2d_readdata_reg_unnamed_11_stencil_2d1\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|stencil_2d_readdata_reg_unnamed_11_stencil_2d1:thereaddata_reg_unnamed_stencil_2d11_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0.sv" "thereaddata_reg_unnamed_stencil_2d11_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1 " "Elaborating entity \"lsu_top\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0.sv" "thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234069 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "db/ip/stencil_2d/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686674234077 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "db/ip/stencil_2d/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686674234077 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/stencil_2d/submodules/lsu_top.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_top.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_permute_address stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_permute_address:u_permute_address " "Elaborating entity \"lsu_permute_address\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_permute_address:u_permute_address\"" {  } { { "db/ip/stencil_2d/submodules/lsu_top.v" "u_permute_address" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_top.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_read stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read " "Elaborating entity \"lsu_pipelined_read\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\"" {  } { { "db/ip/stencil_2d/submodules/lsu_top.v" "pipelined_read" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_top.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234105 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usedw_true_width lsu_pipelined.v(156) " "Verilog HDL warning at lsu_pipelined.v(156): object usedw_true_width used but never assigned" {  } { { "db/ip/stencil_2d/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_pipelined.v" 156 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686674234106 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|lsu_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "usedw_true_width 0 lsu_pipelined.v(156) " "Net \"usedw_true_width\" at lsu_pipelined.v(156) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/stencil_2d/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_pipelined.v" 156 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686674234110 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|lsu_pipelined_read:pipelined_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/stencil_2d/submodules/lsu_pipelined.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_pipelined.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\"" {  } { { "db/ip/stencil_2d/submodules/lsu_pipelined.v" "nop_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_pipelined.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674234134 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_latency_one_ram_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst " "Elaborating entity \"acl_latency_one_ram_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\"" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "llram.acl_latency_one_ram_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_latency_one_ram_fifo.sv(239) " "Verilog HDL assignment warning at acl_latency_one_ram_fifo.sv(239): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674234143 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\"" {  } { { "db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" "gen_mlab.gen_mlab_reg.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Elaborated megafunction instantiation \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\"" {  } { { "db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Instantiated megafunction \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234244 ""}  } { { "db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686674234244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_g432.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_g432.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_g432 " "Found entity 1: dpram_g432" {  } { { "db/dpram_g432.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/dpram_g432.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674234292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674234292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_g432 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\|dpram_g432:auto_generated " "Elaborating entity \"dpram_g432\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\|dpram_g432:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234295 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outclock " "Variable or input pin \"outclock\" is defined but never used." {  } { { "db/dpram_g432.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/dpram_g432.tdf" 30 2 0 } } { "altdpram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } } { "db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } } { "db/ip/stencil_2d/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 767 0 0 } } { "db/ip/stencil_2d/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_pipelined.v" 297 0 0 } } { "db/ip/stencil_2d/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_top.v" 871 0 0 } } { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0.sv" 244 0 0 } } { "db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" 749 0 0 } } { "db/ip/stencil_2d/submodules/stencil_2d_bb_b9.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b9.sv" 381 0 0 } } { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 710 0 0 } } { "db/ip/stencil_2d/submodules/stencil_2d_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function_wrapper.sv" 186 0 0 } } { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 106 0 0 } } { "db/ip/stencil_2d/stencil_2d.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/stencil_2d.v" 40 0 0 } } { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/quartus_compile.sv" 77 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1686674234296 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" "m20k_wraddr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_lfsr.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" "gen_occ_gte_three_E.occ_gte_three_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674234348 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_latency_one_ram_fifo.sv" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674234362 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\"" {  } { { "db/ip/stencil_2d/submodules/lsu_pipelined.v" "input_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_pipelined.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674234377 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674234387 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234452 ""}  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686674234452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_er32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_er32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_er32 " "Found entity 1: dpram_er32" {  } { { "db/dpram_er32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/dpram_er32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674234499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674234499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_er32 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated " "Elaborating entity \"dpram_er32\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674234545 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_llvm_fpga_mem_unnamed_11_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|lsu_top:thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x " "Elaborating entity \"stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" "thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" 861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x " "Elaborating entity \"stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1.sv" "thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist52_sync_together157_aunroll_x_in_c0_eni29_26_tpl_5_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist52_sync_together157_aunroll_x_in_c0_eni29_26_tpl_5_mem_dmem\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "redist52_sync_together157_aunroll_x_in_c0_eni29_26_tpl_5_mem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist52_sync_together157_aunroll_x_in_c0_eni29_26_tpl_5_mem_dmem " "Elaborated megafunction instantiation \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist52_sync_together157_aunroll_x_in_c0_eni29_26_tpl_5_mem_dmem\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 787 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist52_sync_together157_aunroll_x_in_c0_eni29_26_tpl_5_mem_dmem " "Instantiated megafunction \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist52_sync_together157_aunroll_x_in_c0_eni29_26_tpl_5_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674234858 ""}  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 787 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686674234858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_k362.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_k362.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_k362 " "Found entity 1: altera_syncram_k362" {  } { { "db/altera_syncram_k362.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altera_syncram_k362.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674234902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674234902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_k362 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist52_sync_together157_aunroll_x_in_c0_eni29_26_tpl_5_mem_dmem\|altera_syncram_k362:auto_generated " "Elaborating entity \"altera_syncram_k362\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist52_sync_together157_aunroll_x_in_c0_eni29_26_tpl_5_mem_dmem\|altera_syncram_k362:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7n94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7n94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7n94 " "Found entity 1: altsyncram_7n94" {  } { { "db/altsyncram_7n94.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altsyncram_7n94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674234953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674234953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7n94 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist52_sync_together157_aunroll_x_in_c0_eni29_26_tpl_5_mem_dmem\|altera_syncram_k362:auto_generated\|altsyncram_7n94:altsyncram1 " "Elaborating entity \"altsyncram_7n94\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist52_sync_together157_aunroll_x_in_c0_eni29_26_tpl_5_mem_dmem\|altera_syncram_k362:auto_generated\|altsyncram_7n94:altsyncram1\"" {  } { { "db/altera_syncram_k362.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altera_syncram_k362.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674234956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0:thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0:thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 1522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0:thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45\|acl_push:thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d1 " "Elaborating entity \"acl_push\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0:thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45\|acl_push:thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0.sv" "thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0:thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45\|acl_push:thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0:thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45\|acl_push:thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d1\|acl_data_fifo:fifo\"" {  } { { "db/ip/stencil_2d/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674235112 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0:thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45|acl_push:thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674235112 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0:thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45|acl_push:thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i2_cleanups_pop38_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i2_cleanups_pop38_0:thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d4 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i2_cleanups_pop38_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i2_cleanups_pop38_0:thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d4\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 1543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i2_cleanups_pop38_0:thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d4\|acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d1 " "Elaborating entity \"acl_pop\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i2_cleanups_pop38_0:thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d4\|acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i2_cleanups_pop38_0.sv" "thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i2_cleanups_pop38_0.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv_push34_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv_push34_0:thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d47 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv_push34_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv_push34_0:thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d47\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d47" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_0:thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_stencil_2d38 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_0:thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_stencil_2d38\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_stencil_2d38" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 1597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_notexitcond_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_stencil_2d42 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_notexitcond_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_stencil_2d42\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i1_notexitcond_stencil_2d42" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_stencil_2d42\|acl_push:thei_llvm_fpga_push_i1_notexitcond_stencil_2d1 " "Elaborating entity \"acl_push\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_stencil_2d42\|acl_push:thei_llvm_fpga_push_i1_notexitcond_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond_0.sv" "thei_llvm_fpga_push_i1_notexitcond_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond_0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_stencil_2d42\|acl_push:thei_llvm_fpga_push_i1_notexitcond_stencil_2d1\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_stencil_2d42\|acl_push:thei_llvm_fpga_push_i1_notexitcond_stencil_2d1\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/stencil_2d/submodules/acl_push.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_push.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i2_initerations_push37_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i2_initerations_push37_0:thei_llvm_fpga_push_i2_initerations_push37_stencil_2d15 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i2_initerations_push37_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i2_initerations_push37_0:thei_llvm_fpga_push_i2_initerations_push37_stencil_2d15\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i2_initerations_push37_stencil_2d15" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i2_initerations_pop37_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i2_initerations_pop37_0:thei_llvm_fpga_pop_i2_initerations_pop37_stencil_2d13 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i2_initerations_pop37_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i2_initerations_pop37_0:thei_llvm_fpga_pop_i2_initerations_pop37_stencil_2d13\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pop_i2_initerations_pop37_stencil_2d13" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 1699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_lastiniteration_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_lastiniteration_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 1737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pipeline_keep_going_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_stencil_2d8 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pipeline_keep_going_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_stencil_2d8\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pipeline_keep_going_stencil_2d8" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 1764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_stencil_2d8\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_stencil_2d1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_stencil_2d8\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going_0.sv" "thei_llvm_fpga_pipeline_keep_going_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_stencil_2d8\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_stencil_2d1\|acl_pop:pop1 " "Elaborating entity \"acl_pop\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_stencil_2d8\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_stencil_2d1\|acl_pop:pop1\"" {  } { { "db/ip/stencil_2d/submodules/acl_pipeline.v" "pop1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_stencil_2d8\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_stencil_2d1\|acl_push:push " "Elaborating entity \"acl_push\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_stencil_2d8\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_stencil_2d1\|acl_push:push\"" {  } { { "db/ip/stencil_2d/submodules/acl_pipeline.v" "push" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_pipeline.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_stencil_2d8\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_stencil_2d8\|acl_dspba_buffer:thepassthru\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going_0.sv" "thepassthru" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going_0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_notcmp1766_push52_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notcmp1766_push52_0:thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_notcmp1766_push52_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notcmp1766_push52_0:thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notcmp1766_push52_0:thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64\|acl_push:thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d1 " "Elaborating entity \"acl_push\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notcmp1766_push52_0:thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64\|acl_push:thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp1766_push52_0.sv" "thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notcmp1766_push52_0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notcmp1766_push52_0:thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64\|acl_push:thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notcmp1766_push52_0:thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64\|acl_push:thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d1\|acl_data_fifo:fifo\"" {  } { { "db/ip/stencil_2d/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235352 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674235353 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|stencil_2d_i_llvm_fpga_push_i1_notcmp1766_push52_0:thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64|acl_push:thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674235353 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|stencil_2d_i_llvm_fpga_push_i1_notcmp1766_push52_0:thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64|acl_push:thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_notcmp1766_pop52_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_notcmp1766_pop52_0:thei_llvm_fpga_pop_i1_notcmp1766_pop52_stencil_2d63 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_notcmp1766_pop52_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_notcmp1766_pop52_0:thei_llvm_fpga_pop_i1_notcmp1766_pop52_stencil_2d63\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pop_i1_notcmp1766_pop52_stencil_2d63" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i32_c_043_pop1659_push46_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_c_043_pop1659_push46_0:thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d62 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i32_c_043_pop1659_push46_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_c_043_pop1659_push46_0:thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d62\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d62" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 1965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_c_043_pop1659_push46_0:thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d62\|acl_push:thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d1 " "Elaborating entity \"acl_push\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_c_043_pop1659_push46_0:thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d62\|acl_push:thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_c_043_pop1659_push46_0.sv" "thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_c_043_pop1659_push46_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_c_043_pop1659_push46_0:thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d62\|acl_push:thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d1\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_c_043_pop1659_push46_0:thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d62\|acl_push:thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d1\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/stencil_2d/submodules/acl_push.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_push.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_0:thei_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_0:thei_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 1996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_0:thei_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61\|acl_pop:thei_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d1 " "Elaborating entity \"acl_pop\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_0:thei_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61\|acl_pop:thei_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_0.sv" "thei_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_0.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist13_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61_out_data_out_4_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist13_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61_out_data_out_4_mem_dmem\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "redist13_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61_out_data_out_4_mem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist13_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61_out_data_out_4_mem_dmem " "Elaborated megafunction instantiation \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist13_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61_out_data_out_4_mem_dmem\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2081 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist13_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61_out_data_out_4_mem_dmem " "Instantiated megafunction \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist13_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61_out_data_out_4_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674235476 ""}  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2081 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686674235476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_e362.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_e362.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_e362 " "Found entity 1: altera_syncram_e362" {  } { { "db/altera_syncram_e362.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altera_syncram_e362.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674235517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674235517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_e362 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist13_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61_out_data_out_4_mem_dmem\|altera_syncram_e362:auto_generated " "Elaborating entity \"altera_syncram_e362\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist13_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61_out_data_out_4_mem_dmem\|altera_syncram_e362:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1n94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1n94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1n94 " "Found entity 1: altsyncram_1n94" {  } { { "db/altsyncram_1n94.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altsyncram_1n94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674235570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674235570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1n94 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist13_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61_out_data_out_4_mem_dmem\|altera_syncram_e362:auto_generated\|altsyncram_1n94:altsyncram1 " "Elaborating entity \"altsyncram_1n94\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|altera_syncram:redist13_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61_out_data_out_4_mem_dmem\|altera_syncram_e362:auto_generated\|altsyncram_1n94:altsyncram1\"" {  } { { "db/altera_syncram_e362.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altera_syncram_e362.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_notcmp2257_push45_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notcmp2257_push45_0:thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d60 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_notcmp2257_push45_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notcmp2257_push45_0:thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d60\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d60" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_notcmp2257_pop45_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_notcmp2257_pop45_0:thei_llvm_fpga_pop_i1_notcmp2257_pop45_stencil_2d59 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_notcmp2257_pop45_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_notcmp2257_pop45_0:thei_llvm_fpga_pop_i1_notcmp2257_pop45_stencil_2d59\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pop_i1_notcmp2257_pop45_stencil_2d59" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_exitcond855_push44_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_exitcond855_push44_0:thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d58 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_exitcond855_push44_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_exitcond855_push44_0:thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d58\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d58" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_exitcond855_pop44_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_exitcond855_pop44_0:thei_llvm_fpga_pop_i1_exitcond855_pop44_stencil_2d57 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_exitcond855_pop44_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_exitcond855_pop44_0:thei_llvm_fpga_pop_i1_exitcond855_pop44_stencil_2d57\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pop_i1_exitcond855_pop44_stencil_2d57" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_notcmp2750_push42_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notcmp2750_push42_0:thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d56 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_notcmp2750_push42_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notcmp2750_push42_0:thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d56\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d56" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_notcmp2750_pop42_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_notcmp2750_pop42_0:thei_llvm_fpga_pop_i1_notcmp2750_pop42_stencil_2d55 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_notcmp2750_pop42_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_notcmp2750_pop42_0:thei_llvm_fpga_pop_i1_notcmp2750_pop42_stencil_2d55\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pop_i1_notcmp2750_pop42_stencil_2d55" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_exitcond1147_push41_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_exitcond1147_push41_0:thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d54 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_exitcond1147_push41_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_exitcond1147_push41_0:thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d54\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d54" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_exitcond1147_pop41_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_exitcond1147_pop41_0:thei_llvm_fpga_pop_i1_exitcond1147_pop41_stencil_2d53 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_exitcond1147_pop41_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_exitcond1147_pop41_0:thei_llvm_fpga_pop_i1_exitcond1147_pop41_stencil_2d53\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pop_i1_exitcond1147_pop41_stencil_2d53" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i32_mul2444_push40_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_mul2444_push40_0:thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d52 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i32_mul2444_push40_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_mul2444_push40_0:thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d52\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d52" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i32_mul2444_pop40_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_mul2444_pop40_0:thei_llvm_fpga_pop_i32_mul2444_pop40_stencil_2d51 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i32_mul2444_pop40_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_mul2444_pop40_0:thei_llvm_fpga_pop_i32_mul2444_pop40_stencil_2d51\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pop_i32_mul2444_pop40_stencil_2d51" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|dspba_delay_ver:i_masked_stencil_2d48_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|dspba_delay_ver:i_masked_stencil_2d48_delay\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "i_masked_stencil_2d48_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i32_k2_040_push35_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_k2_040_push35_0:thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d37 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i32_k2_040_push35_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_k2_040_push35_0:thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d37\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d37" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_k2_040_push35_0:thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d37\|acl_push:thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d1 " "Elaborating entity \"acl_push\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_k2_040_push35_0:thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d37\|acl_push:thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_k2_040_push35_0.sv" "thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i32_k2_040_push35_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i32_k2_040_pop35_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_k2_040_pop35_0:thei_llvm_fpga_pop_i32_k2_040_pop35_stencil_2d18 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i32_k2_040_pop35_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_k2_040_pop35_0:thei_llvm_fpga_pop_i32_k2_040_pop35_stencil_2d18\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pop_i32_k2_040_pop35_stencil_2d18" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i32_add1664_push50_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_add1664_push50_0:thei_llvm_fpga_push_i32_add1664_push50_stencil_2d31 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i32_add1664_push50_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_add1664_push50_0:thei_llvm_fpga_push_i32_add1664_push50_stencil_2d31\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i32_add1664_push50_stencil_2d31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i32_add1664_pop50_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_add1664_pop50_0:thei_llvm_fpga_pop_i32_add1664_pop50_stencil_2d30 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i32_add1664_pop50_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_add1664_pop50_0:thei_llvm_fpga_pop_i32_add1664_pop50_stencil_2d30\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pop_i32_add1664_pop50_stencil_2d30" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_stencil_2d34 " "Elaborating entity \"stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_stencil_2d34\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_stencil_2d34" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 2936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_stencil_2d34\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_stencil_2d1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_stencil_2d34\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_0:thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d26 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_0:thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d26\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d26" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 3059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_0:thei_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_stencil_2d25 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_0:thei_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_stencil_2d25\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_stencil_2d25" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 3090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1761_push47_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1761_push47_0:thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d28 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1761_push47_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1761_push47_0:thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d28\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d28" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 3134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_stencil_2d27 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_stencil_2d27\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_stencil_2d27" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 3165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i32_mul13_add1363_push49_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_mul13_add1363_push49_0:thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d20 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i32_mul13_add1363_push49_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_mul13_add1363_push49_0:thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d20\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d20" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674235983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i32_mul13_add1363_pop49_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_mul13_add1363_pop49_0:thei_llvm_fpga_pop_i32_mul13_add1363_pop49_stencil_2d19 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i32_mul13_add1363_pop49_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_mul13_add1363_pop49_0:thei_llvm_fpga_pop_i32_mul13_add1363_pop49_stencil_2d19\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pop_i32_mul13_add1363_pop49_stencil_2d19" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674236005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_stencil_2d23 " "Elaborating entity \"stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_stencil_2d23\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_stencil_2d23" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 3325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674236022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_exitcond565_push51_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_exitcond565_push51_0:thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d11 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_exitcond565_push51_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_exitcond565_push51_0:thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d11\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 3442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674236037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_exitcond565_pop51_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_exitcond565_pop51_0:thei_llvm_fpga_pop_i1_exitcond565_pop51_stencil_2d10 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_exitcond565_pop51_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_exitcond565_pop51_0:thei_llvm_fpga_pop_i1_exitcond565_pop51_stencil_2d10\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pop_i1_exitcond565_pop51_stencil_2d10" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 3473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674236057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_forked3562_push48_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_forked3562_push48_0:thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d9 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_forked3562_push48_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_forked3562_push48_0:thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d9\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 3575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674236071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_forked3562_pop48_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_forked3562_pop48_0:thei_llvm_fpga_pop_i1_forked3562_pop48_stencil_2d2 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_forked3562_pop48_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_forked3562_pop48_0:thei_llvm_fpga_pop_i1_forked3562_pop48_stencil_2d2\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pop_i1_forked3562_pop48_stencil_2d2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 3606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674236094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1341_pop39_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1341_pop39_0:thei_llvm_fpga_pop_i32_r_044_pop1341_pop39_stencil_2d49 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1341_pop39_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1341_pop39_0:thei_llvm_fpga_pop_i32_r_044_pop1341_pop39_stencil_2d49\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_pop_i32_r_044_pop1341_pop39_stencil_2d49" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 3690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674236111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i32_r_044_pop1341_push39_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_r_044_pop1341_push39_0:thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d50 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i32_r_044_pop1341_push39_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0:thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_r_044_pop1341_push39_0:thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d50\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" "thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d50" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter22823_stencil_2d0.sv" 3708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674236126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x " "Elaborating entity \"stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1.sv" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674236151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x " "Elaborating entity \"stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674236177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0 " "Elaborating entity \"hld_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo.sv" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674236232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674236233 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674236279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674236280 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674236484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674236501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 704 " "Parameter \"width\" = \"704\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674236501 ""}  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686674236501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_4t32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_4t32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_4t32 " "Found entity 1: dpram_4t32" {  } { { "db/dpram_4t32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/dpram_4t32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674236598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674236598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_4t32 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_4t32:auto_generated " "Elaborating entity \"dpram_4t32\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_4t32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674236600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector " "Elaborating entity \"stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674236988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_full_detector stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector " "Elaborating entity \"acl_full_detector\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674236998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(174) " "Verilog HDL assignment warning at acl_full_detector.v(174): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_full_detector.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674236999 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_full_detector.v(185) " "Verilog HDL assignment warning at acl_full_detector.v(185): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_full_detector.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674236999 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(187) " "Verilog HDL assignment warning at acl_full_detector.v(187): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_full_detector.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674236999 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B9:thebb_stencil_2d_B9|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region|stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter22823_stencil_2d1:thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit272_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_mem_unnamed_10_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_10_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3 " "Elaborating entity \"stencil_2d_i_llvm_fpga_mem_unnamed_10_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_10_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" "thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b9_stall_region.sv" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_readdata_reg_unnamed_10_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_10_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3\|stencil_2d_readdata_reg_unnamed_10_stencil_2d0:thereaddata_reg_unnamed_stencil_2d10_stencil_2d0 " "Elaborating entity \"stencil_2d_readdata_reg_unnamed_10_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_bb_B9_stall_region:thebb_stencil_2d_B9_stall_region\|stencil_2d_i_llvm_fpga_mem_unnamed_10_stencil_2d0:thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3\|stencil_2d_readdata_reg_unnamed_10_stencil_2d0:thereaddata_reg_unnamed_stencil_2d10_stencil_2d0\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_unnamed_10_stencil_2d0.sv" "thereaddata_reg_unnamed_stencil_2d10_stencil_2d0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_unnamed_10_stencil_2d0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B9_branch stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_B9_branch:thestencil_2d_B9_branch " "Elaborating entity \"stencil_2d_B9_branch\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9:thebb_stencil_2d_B9\|stencil_2d_B9_branch:thestencil_2d_B9_branch\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b9.sv" "thestencil_2d_B9_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b9.sv" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B9_sr_1 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9_sr_1:thebb_stencil_2d_B9_sr_1_aunroll_x " "Elaborating entity \"stencil_2d_bb_B9_sr_1\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B9_sr_1:thebb_stencil_2d_B9_sr_1_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thebb_stencil_2d_B9_sr_1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_loop_limiter_3 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_loop_limiter_3:theloop_limiter_stencil_2d3 " "Elaborating entity \"stencil_2d_loop_limiter_3\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_loop_limiter_3:theloop_limiter_stencil_2d3\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "theloop_limiter_stencil_2d3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_loop_limiter_3:theloop_limiter_stencil_2d3\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_loop_limiter_3:theloop_limiter_stencil_2d3\|acl_loop_limiter:thelimiter\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_3.sv" "thelimiter" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_3.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674237366 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_loop_limiter_3:theloop_limiter_stencil_2d3|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(92) " "Verilog HDL assignment warning at acl_loop_limiter.v(92): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_loop_limiter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674237366 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_loop_limiter_3:theloop_limiter_stencil_2d3|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(122) " "Verilog HDL assignment warning at acl_loop_limiter.v(122): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_loop_limiter.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674237367 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_loop_limiter_3:theloop_limiter_stencil_2d3|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(127) " "Verilog HDL assignment warning at acl_loop_limiter.v(127): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_loop_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674237367 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_loop_limiter_3:theloop_limiter_stencil_2d3|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_sr stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_sr:thei_llvm_fpga_pipeline_keep_going19_stencil_2d2_sr " "Elaborating entity \"stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_sr\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going19_2_sr:thei_llvm_fpga_pipeline_keep_going19_stencil_2d2_sr\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thei_llvm_fpga_pipeline_keep_going19_stencil_2d2_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B6 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6 " "Elaborating entity \"stencil_2d_bb_B6\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thebb_stencil_2d_B6" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B6_merge stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_B6_merge:thestencil_2d_B6_merge " "Elaborating entity \"stencil_2d_B6_merge\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_B6_merge:thestencil_2d_B6_merge\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b6.sv" "thestencil_2d_B6_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b6.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B6_stall_region stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region " "Elaborating entity \"stencil_2d_bb_B6_stall_region\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b6.sv" "thebb_stencil_2d_B6_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b6.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B6_merge_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_B6_merge_reg:thestencil_2d_B6_merge_reg_aunroll_x " "Elaborating entity \"stencil_2d_B6_merge_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_B6_merge_reg:thestencil_2d_B6_merge_reg_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b6_stall_region.sv" "thestencil_2d_B6_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b6_stall_region.sv" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x " "Elaborating entity \"stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b6_stall_region.sv" "thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b6_stall_region.sv" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x " "Elaborating entity \"stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1.sv" "thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|altera_syncram:redist17_sync_together95_aunroll_x_in_c0_eni15_4_tpl_5_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|altera_syncram:redist17_sync_together95_aunroll_x_in_c0_eni15_4_tpl_5_mem_dmem\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "redist17_sync_together95_aunroll_x_in_c0_eni15_4_tpl_5_mem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|altera_syncram:redist17_sync_together95_aunroll_x_in_c0_eni15_4_tpl_5_mem_dmem " "Elaborated megafunction instantiation \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|altera_syncram:redist17_sync_together95_aunroll_x_in_c0_eni15_4_tpl_5_mem_dmem\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 656 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|altera_syncram:redist17_sync_together95_aunroll_x_in_c0_eni15_4_tpl_5_mem_dmem " "Instantiated megafunction \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|altera_syncram:redist17_sync_together95_aunroll_x_in_c0_eni15_4_tpl_5_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3 " "Parameter \"numwords_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 3 " "Parameter \"numwords_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674237694 ""}  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 656 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686674237694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_i362.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_i362.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_i362 " "Found entity 1: altera_syncram_i362" {  } { { "db/altera_syncram_i362.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altera_syncram_i362.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674237750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674237750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_i362 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|altera_syncram:redist17_sync_together95_aunroll_x_in_c0_eni15_4_tpl_5_mem_dmem\|altera_syncram_i362:auto_generated " "Elaborating entity \"altera_syncram_i362\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|altera_syncram:redist17_sync_together95_aunroll_x_in_c0_eni15_4_tpl_5_mem_dmem\|altera_syncram_i362:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5n94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5n94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5n94 " "Found entity 1: altsyncram_5n94" {  } { { "db/altsyncram_5n94.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altsyncram_5n94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674237803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674237803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5n94 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|altera_syncram:redist17_sync_together95_aunroll_x_in_c0_eni15_4_tpl_5_mem_dmem\|altera_syncram_i362:auto_generated\|altsyncram_5n94:altsyncram1 " "Elaborating entity \"altsyncram_5n94\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|altera_syncram:redist17_sync_together95_aunroll_x_in_c0_eni15_4_tpl_5_mem_dmem\|altera_syncram_i362:auto_generated\|altsyncram_5n94:altsyncram1\"" {  } { { "db/altera_syncram_i362.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/altera_syncram_i362.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1760_push33_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1760_push33_0:thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d35 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1760_push33_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_pop1760_push33_0:thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d35\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d35" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_stencil_2d34 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_stencil_2d34\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_stencil_2d34" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_notcmp2256_push31_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notcmp2256_push31_0:thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d33 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_notcmp2256_push31_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notcmp2256_push31_0:thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d33\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d33" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 1512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674237991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_notcmp2256_pop31_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_notcmp2256_pop31_0:thei_llvm_fpga_pop_i1_notcmp2256_pop31_stencil_2d32 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_notcmp2256_pop31_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_notcmp2256_pop31_0:thei_llvm_fpga_pop_i1_notcmp2256_pop31_stencil_2d32\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_pop_i1_notcmp2256_pop31_stencil_2d32" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_exitcond854_push30_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_exitcond854_push30_0:thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d31 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_exitcond854_push30_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_exitcond854_push30_0:thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d31\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_exitcond854_pop30_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_exitcond854_pop30_0:thei_llvm_fpga_pop_i1_exitcond854_pop30_stencil_2d30 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_exitcond854_pop30_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_exitcond854_pop30_0:thei_llvm_fpga_pop_i1_exitcond854_pop30_stencil_2d30\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_pop_i1_exitcond854_pop30_stencil_2d30" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_0:thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d29 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_0:thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d29\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d29" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 1636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_0:thei_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_stencil_2d28 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_0:thei_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_stencil_2d28\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_stencil_2d28" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_notcmp2749_push28_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notcmp2749_push28_0:thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d27 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_notcmp2749_push28_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notcmp2749_push28_0:thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d27\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d27" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_notcmp2749_pop28_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_notcmp2749_pop28_0:thei_llvm_fpga_pop_i1_notcmp2749_pop28_stencil_2d26 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_notcmp2749_pop28_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_notcmp2749_pop28_0:thei_llvm_fpga_pop_i1_notcmp2749_pop28_stencil_2d26\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_pop_i1_notcmp2749_pop28_stencil_2d26" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 1716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_exitcond1146_push27_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_exitcond1146_push27_0:thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d25 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_exitcond1146_push27_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_exitcond1146_push27_0:thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d25\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d25" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_exitcond1146_pop27_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_exitcond1146_pop27_0:thei_llvm_fpga_pop_i1_exitcond1146_pop27_stencil_2d24 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_exitcond1146_pop27_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_exitcond1146_pop27_0:thei_llvm_fpga_pop_i1_exitcond1146_pop27_stencil_2d24\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_pop_i1_exitcond1146_pop27_stencil_2d24" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 1778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i32_mul2443_push26_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_mul2443_push26_0:thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d23 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i32_mul2443_push26_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_mul2443_push26_0:thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d23\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d23" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 1822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i32_mul2443_pop26_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_mul2443_pop26_0:thei_llvm_fpga_pop_i32_mul2443_pop26_stencil_2d22 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i32_mul2443_pop26_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_mul2443_pop26_0:thei_llvm_fpga_pop_i32_mul2443_pop26_stencil_2d22\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_pop_i32_mul2443_pop26_stencil_2d22" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv3_push23_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv3_push23_0:thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d19 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv3_push23_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv3_push23_0:thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d19\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d19" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 1873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_0:thei_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_stencil_2d11 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_0:thei_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_stencil_2d11\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_stencil_2d11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 1894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i32_r_044_pop1340_push25_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_r_044_pop1340_push25_0:thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d15 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i32_r_044_pop1340_push25_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_r_044_pop1340_push25_0:thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d15\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d15" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 1987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1340_pop25_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1340_pop25_0:thei_llvm_fpga_pop_i32_r_044_pop1340_pop25_stencil_2d6 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1340_pop25_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1340_pop25_0:thei_llvm_fpga_pop_i32_r_044_pop1340_pop25_stencil_2d6\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_pop_i32_r_044_pop1340_pop25_stencil_2d6" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i32_k1_042_push24_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_k1_042_push24_0:thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d21 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i32_k1_042_push24_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_k1_042_push24_0:thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d21\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d21" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i32_k1_042_pop24_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_k1_042_pop24_0:thei_llvm_fpga_pop_i32_k1_042_pop24_stencil_2d3 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i32_k1_042_pop24_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_k1_042_pop24_0:thei_llvm_fpga_pop_i32_k1_042_pop24_stencil_2d3\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_pop_i32_k1_042_pop24_stencil_2d3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 2095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i32_c_043_pop1658_push32_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_c_043_pop1658_push32_0:thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d14 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i32_c_043_pop1658_push32_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_c_043_pop1658_push32_0:thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d14\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d14" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 2289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1658_pop32_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1658_pop32_0:thei_llvm_fpga_pop_i32_c_043_pop1658_pop32_stencil_2d8 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1658_pop32_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_c_043_pop1658_pop32_0:thei_llvm_fpga_pop_i32_c_043_pop1658_pop32_stencil_2d8\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_pop_i32_c_043_pop1658_pop32_stencil_2d8" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 2307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_notexitcond20_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notexitcond20_0:thei_llvm_fpga_push_i1_notexitcond20_stencil_2d17 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_notexitcond20_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notexitcond20_0:thei_llvm_fpga_push_i1_notexitcond20_stencil_2d17\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_push_i1_notexitcond20_stencil_2d17" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 2557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notexitcond20_0:thei_llvm_fpga_push_i1_notexitcond20_stencil_2d17\|acl_push:thei_llvm_fpga_push_i1_notexitcond20_stencil_2d1 " "Elaborating entity \"acl_push\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notexitcond20_0:thei_llvm_fpga_push_i1_notexitcond20_stencil_2d17\|acl_push:thei_llvm_fpga_push_i1_notexitcond20_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond20_0.sv" "thei_llvm_fpga_push_i1_notexitcond20_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond20_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pipeline_keep_going19_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going19_0:thei_llvm_fpga_pipeline_keep_going19_stencil_2d2 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pipeline_keep_going19_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going19_0:thei_llvm_fpga_pipeline_keep_going19_stencil_2d2\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" "thei_llvm_fpga_pipeline_keep_going19_stencil_2d2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0.sv" 2584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going19_0:thei_llvm_fpga_pipeline_keep_going19_stencil_2d2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going19_stencil_2d1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going19_0:thei_llvm_fpga_pipeline_keep_going19_stencil_2d2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going19_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going19_0.sv" "thei_llvm_fpga_pipeline_keep_going19_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going19_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238435 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "db/ip/stencil_2d/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686674238436 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B6:thebb_stencil_2d_B6|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|stencil_2d_i_llvm_fpga_pipeline_keep_going19_0:thei_llvm_fpga_pipeline_keep_going19_stencil_2d2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going19_stencil_2d1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "db/ip/stencil_2d/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686674238437 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B6:thebb_stencil_2d_B6|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|stencil_2d_i_llvm_fpga_pipeline_keep_going19_0:thei_llvm_fpga_pipeline_keep_going19_stencil_2d2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going19_stencil_2d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going19_0:thei_llvm_fpga_pipeline_keep_going19_stencil_2d2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going19_stencil_2d1\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17722_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going19_0:thei_llvm_fpga_pipeline_keep_going19_stencil_2d2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going19_stencil_2d1\|acl_staging_reg:asr\"" {  } { { "db/ip/stencil_2d/submodules/acl_pipeline.v" "asr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x " "Elaborating entity \"stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1.sv" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x " "Elaborating entity \"stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0 " "Elaborating entity \"hld_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo.sv" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674238546 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B6:thebb_stencil_2d_B6|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674238587 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B6:thebb_stencil_2d_B6|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 576 " "Parameter \"width\" = \"576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674238790 ""}  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686674238790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_bt32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_bt32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_bt32 " "Found entity 1: dpram_bt32" {  } { { "db/dpram_bt32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/dpram_bt32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674238878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674238878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_bt32 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_bt32:auto_generated " "Elaborating entity \"dpram_bt32\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_bt32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674238880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002il_2d1_full_detector stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002il_2d1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_full_detector " "Elaborating entity \"stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002il_2d1_full_detector\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_bb_B6_stall_region:thebb_stencil_2d_B6_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17722_stencil_2d1:thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002il_2d1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_full_detector\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_full_detector" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit198_stencil_2d0.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B6_branch stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_B6_branch:thestencil_2d_B6_branch " "Elaborating entity \"stencil_2d_B6_branch\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6:thebb_stencil_2d_B6\|stencil_2d_B6_branch:thestencil_2d_B6_branch\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b6.sv" "thestencil_2d_B6_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b6.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B6_sr_1 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6_sr_1:thebb_stencil_2d_B6_sr_1_aunroll_x " "Elaborating entity \"stencil_2d_bb_B6_sr_1\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B6_sr_1:thebb_stencil_2d_B6_sr_1_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thebb_stencil_2d_B6_sr_1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_loop_limiter_2 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_loop_limiter_2:theloop_limiter_stencil_2d2 " "Elaborating entity \"stencil_2d_loop_limiter_2\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_loop_limiter_2:theloop_limiter_stencil_2d2\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "theloop_limiter_stencil_2d2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_loop_limiter_2:theloop_limiter_stencil_2d2\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_loop_limiter_2:theloop_limiter_stencil_2d2\|acl_loop_limiter:thelimiter\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_2.sv" "thelimiter" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_loop_limiter_2.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674239300 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_loop_limiter_2:theloop_limiter_stencil_2d2|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(92) " "Verilog HDL assignment warning at acl_loop_limiter.v(92): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_loop_limiter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674239300 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_loop_limiter_2:theloop_limiter_stencil_2d2|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(122) " "Verilog HDL assignment warning at acl_loop_limiter.v(122): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_loop_limiter.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674239301 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_loop_limiter_2:theloop_limiter_stencil_2d2|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(127) " "Verilog HDL assignment warning at acl_loop_limiter.v(127): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_loop_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674239302 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_loop_limiter_2:theloop_limiter_stencil_2d2|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_sr stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_sr:thei_llvm_fpga_pipeline_keep_going24_stencil_2d2_sr " "Elaborating entity \"stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_sr\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going24_2_sr:thei_llvm_fpga_pipeline_keep_going24_stencil_2d2_sr\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thei_llvm_fpga_pipeline_keep_going24_stencil_2d2_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B5_sr_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B5_sr_0:thebb_stencil_2d_B5_sr_0_aunroll_x " "Elaborating entity \"stencil_2d_bb_B5_sr_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B5_sr_0:thebb_stencil_2d_B5_sr_0_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thebb_stencil_2d_B5_sr_0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B7 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7 " "Elaborating entity \"stencil_2d_bb_B7\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thebb_stencil_2d_B7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B7_branch stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_B7_branch:thestencil_2d_B7_branch " "Elaborating entity \"stencil_2d_B7_branch\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_B7_branch:thestencil_2d_B7_branch\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b7.sv" "thestencil_2d_B7_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b7.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B7_merge stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_B7_merge:thestencil_2d_B7_merge " "Elaborating entity \"stencil_2d_B7_merge\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_B7_merge:thestencil_2d_B7_merge\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b7.sv" "thestencil_2d_B7_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b7.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B7_stall_region stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region " "Elaborating entity \"stencil_2d_bb_B7_stall_region\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b7.sv" "thebb_stencil_2d_B7_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b7.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_stencil_2d2 " "Elaborating entity \"stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_stencil_2d2\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b7_stall_region.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_stencil_2d2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b7_stall_region.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_stencil_2d2\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_stencil_2d1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_stencil_2d2\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b7_stall_region.sv" "thecoalesced_delay_1_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b7_stall_region.sv" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/stencil_2d/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239505 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674239506 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B7:thebb_stencil_2d_B7|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674239517 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B7:thebb_stencil_2d_B7|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674239572 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B7:thebb_stencil_2d_B7|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674239589 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B7:thebb_stencil_2d_B7|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239607 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674239607 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B7:thebb_stencil_2d_B7|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b7_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b7_stall_region.sv" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1 " "Elaborating entity \"acl_push\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1\|acl_data_fifo:fifo\"" {  } { { "db/ip/stencil_2d/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/stencil_2d/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674239653 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B7:thebb_stencil_2d_B7|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/stencil_2d/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674239653 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B7:thebb_stencil_2d_B7|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/stencil_2d/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/stencil_2d/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_5_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_5_reg:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5_reg " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_5_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_5_reg:thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5_reg\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_mem_memdep_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4 " "Elaborating entity \"stencil_2d_i_llvm_fpga_mem_memdep_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b7_stall_region.sv" "thei_llvm_fpga_mem_memdep_stencil_2d4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b7_stall_region.sv" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1 " "Elaborating entity \"lsu_top\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_memdep_0.sv" "thei_llvm_fpga_mem_memdep_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_mem_memdep_0.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239729 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "db/ip/stencil_2d/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686674239737 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B7:thebb_stencil_2d_B7|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "db/ip/stencil_2d/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686674239737 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B7:thebb_stencil_2d_B7|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_write stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1\|lsu_pipelined_write:pipelined_write " "Elaborating entity \"lsu_pipelined_write\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1\|lsu_pipelined_write:pipelined_write\"" {  } { { "db/ip/stencil_2d/submodules/lsu_top.v" "pipelined_write" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_top.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239754 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usedw_true_width lsu_pipelined.v(697) " "Verilog HDL warning at lsu_pipelined.v(697): object usedw_true_width used but never assigned" {  } { { "db/ip/stencil_2d/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_pipelined.v" 697 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686674239755 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B7:thebb_stencil_2d_B7|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1|lsu_pipelined_write:pipelined_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "68 64 lsu_pipelined.v(805) " "Verilog HDL assignment warning at lsu_pipelined.v(805): truncated value with size 68 to match size of target (64)" {  } { { "db/ip/stencil_2d/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_pipelined.v" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674239756 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B7:thebb_stencil_2d_B7|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1|lsu_pipelined_write:pipelined_write"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "usedw_true_width 0 lsu_pipelined.v(697) " "Net \"usedw_true_width\" at lsu_pipelined.v(697) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/stencil_2d/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_pipelined.v" 697 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686674239759 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B7:thebb_stencil_2d_B7|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1|lsu_pipelined_write:pipelined_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\"" {  } { { "db/ip/stencil_2d/submodules/lsu_pipelined.v" "data_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/lsu_pipelined.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239859 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674239861 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B7:thebb_stencil_2d_B7|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674239874 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B7:thebb_stencil_2d_B7|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674239949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 64 " "Parameter \"width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674239950 ""}  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686674239950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_jr32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_jr32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_jr32 " "Found entity 1: dpram_jr32" {  } { { "db/dpram_jr32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/dpram_jr32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674240003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674240003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_jr32 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_jr32:auto_generated " "Elaborating entity \"dpram_jr32\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B7:thebb_stencil_2d_B7\|stencil_2d_bb_B7_stall_region:thebb_stencil_2d_B7_stall_region\|stencil_2d_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_stencil_2d4\|lsu_top:thei_llvm_fpga_mem_memdep_stencil_2d1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_jr32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B4 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4 " "Elaborating entity \"stencil_2d_bb_B4\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thebb_stencil_2d_B4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B4_branch stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_B4_branch:thestencil_2d_B4_branch " "Elaborating entity \"stencil_2d_B4_branch\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_B4_branch:thestencil_2d_B4_branch\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b4.sv" "thestencil_2d_B4_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b4.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B4_merge stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_B4_merge:thestencil_2d_B4_merge " "Elaborating entity \"stencil_2d_B4_merge\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_B4_merge:thestencil_2d_B4_merge\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b4.sv" "thestencil_2d_B4_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b4.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B4_stall_region stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region " "Elaborating entity \"stencil_2d_bb_B4_stall_region\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b4.sv" "thebb_stencil_2d_B4_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b4.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B4_merge_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_B4_merge_reg:thestencil_2d_B4_merge_reg_aunroll_x " "Elaborating entity \"stencil_2d_B4_merge_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_B4_merge_reg:thestencil_2d_B4_merge_reg_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b4_stall_region.sv" "thestencil_2d_B4_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b4_stall_region.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x " "Elaborating entity \"stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b4_stall_region.sv" "thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b4_stall_region.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x " "Elaborating entity \"stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1.sv" "thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_0:thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d22 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_0:thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d22\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" "thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d22" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_0:thei_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_stencil_2d21 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_0:thei_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_stencil_2d21\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" "thei_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_stencil_2d21" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_notcmp2748_push21_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notcmp2748_push21_0:thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d20 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_notcmp2748_push21_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notcmp2748_push21_0:thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d20\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" "thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d20" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_notcmp2748_pop21_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_notcmp2748_pop21_0:thei_llvm_fpga_pop_i1_notcmp2748_pop21_stencil_2d19 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_notcmp2748_pop21_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_notcmp2748_pop21_0:thei_llvm_fpga_pop_i1_notcmp2748_pop21_stencil_2d19\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" "thei_llvm_fpga_pop_i1_notcmp2748_pop21_stencil_2d19" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_exitcond1145_push20_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_exitcond1145_push20_0:thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d18 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_exitcond1145_push20_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_exitcond1145_push20_0:thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d18\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" "thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d18" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_exitcond1145_pop20_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_exitcond1145_pop20_0:thei_llvm_fpga_pop_i1_exitcond1145_pop20_stencil_2d17 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_exitcond1145_pop20_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i1_exitcond1145_pop20_0:thei_llvm_fpga_pop_i1_exitcond1145_pop20_stencil_2d17\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" "thei_llvm_fpga_pop_i1_exitcond1145_pop20_stencil_2d17" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i32_mul2442_push19_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_mul2442_push19_0:thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d16 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i32_mul2442_push19_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_mul2442_push19_0:thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d16\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" "thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d16" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i32_mul2442_pop19_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_mul2442_pop19_0:thei_llvm_fpga_pop_i32_mul2442_pop19_stencil_2d15 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i32_mul2442_pop19_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_mul2442_pop19_0:thei_llvm_fpga_pop_i32_mul2442_pop19_stencil_2d15\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" "thei_llvm_fpga_pop_i32_mul2442_pop19_stencil_2d15" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i32_r_044_pop1339_push18_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_r_044_pop1339_push18_0:thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d14 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i32_r_044_pop1339_push18_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_r_044_pop1339_push18_0:thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d14\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" "thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d14" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1339_pop18_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1339_pop18_0:thei_llvm_fpga_pop_i32_r_044_pop1339_pop18_stencil_2d13 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1339_pop18_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_r_044_pop1339_pop18_0:thei_llvm_fpga_pop_i32_r_044_pop1339_pop18_stencil_2d13\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" "thei_llvm_fpga_pop_i32_r_044_pop1339_pop18_stencil_2d13" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i32_c_043_push16_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_c_043_push16_0:thei_llvm_fpga_push_i32_c_043_push16_stencil_2d12 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i32_c_043_push16_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_c_043_push16_0:thei_llvm_fpga_push_i32_c_043_push16_stencil_2d12\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" "thei_llvm_fpga_push_i32_c_043_push16_stencil_2d12" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i32_c_043_pop16_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_c_043_pop16_0:thei_llvm_fpga_pop_i32_c_043_pop16_stencil_2d10 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i32_c_043_pop16_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_c_043_pop16_0:thei_llvm_fpga_pop_i32_c_043_pop16_stencil_2d10\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" "thei_llvm_fpga_pop_i32_c_043_pop16_stencil_2d10" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv6_push15_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv6_push15_0:thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d9 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv6_push15_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv6_push15_0:thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d9\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_stencil_2d3 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_stencil_2d3\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" "thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_stencil_2d3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_notexitcond25_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notexitcond25_0:thei_llvm_fpga_push_i1_notexitcond25_stencil_2d7 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_notexitcond25_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notexitcond25_0:thei_llvm_fpga_push_i1_notexitcond25_stencil_2d7\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" "thei_llvm_fpga_push_i1_notexitcond25_stencil_2d7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pipeline_keep_going24_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going24_0:thei_llvm_fpga_pipeline_keep_going24_stencil_2d2 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pipeline_keep_going24_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going24_0:thei_llvm_fpga_pipeline_keep_going24_stencil_2d2\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" "thei_llvm_fpga_pipeline_keep_going24_stencil_2d2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter15821_stencil_2d0.sv" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x " "Elaborating entity \"stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x " "Elaborating entity \"stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0 " "Elaborating entity \"hld_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674240644 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B4:thebb_stencil_2d_B4|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674240670 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B4:thebb_stencil_2d_B4|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 256 " "Parameter \"width\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674240793 ""}  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686674240793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_6t32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_6t32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_6t32 " "Found entity 1: dpram_6t32" {  } { { "db/dpram_6t32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/dpram_6t32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674240858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674240858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_6t32 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_6t32:auto_generated " "Elaborating entity \"dpram_6t32\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_6t32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674240860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001il_2d1_full_detector stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001il_2d1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_full_detector " "Elaborating entity \"stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001il_2d1_full_detector\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter15821_stencil_2d1:thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001il_2d1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_full_detector\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_full_detector" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit165_stencil_2d0.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_0:thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_0:thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b4_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b4_stall_region.sv" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_3_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_0:thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_3_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3_reg " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_3_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4:thebb_stencil_2d_B4\|stencil_2d_bb_B4_stall_region:thebb_stencil_2d_B4_stall_region\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_0:thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_3_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3_reg\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B4_sr_1 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4_sr_1:thebb_stencil_2d_B4_sr_1_aunroll_x " "Elaborating entity \"stencil_2d_bb_B4_sr_1\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B4_sr_1:thebb_stencil_2d_B4_sr_1_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thebb_stencil_2d_B4_sr_1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_loop_limiter_1 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_loop_limiter_1:theloop_limiter_stencil_2d1 " "Elaborating entity \"stencil_2d_loop_limiter_1\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_loop_limiter_1:theloop_limiter_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "theloop_limiter_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_sr stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_sr:thei_llvm_fpga_pipeline_keep_going29_stencil_2d2_sr " "Elaborating entity \"stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_sr\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going29_2_sr:thei_llvm_fpga_pipeline_keep_going29_stencil_2d2_sr\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thei_llvm_fpga_pipeline_keep_going29_stencil_2d2_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B3_sr_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3_sr_0:thebb_stencil_2d_B3_sr_0_aunroll_x " "Elaborating entity \"stencil_2d_bb_B3_sr_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3_sr_0:thebb_stencil_2d_B3_sr_0_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thebb_stencil_2d_B3_sr_0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B5 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B5:thebb_stencil_2d_B5 " "Elaborating entity \"stencil_2d_bb_B5\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B5:thebb_stencil_2d_B5\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thebb_stencil_2d_B5" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B5_branch stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B5:thebb_stencil_2d_B5\|stencil_2d_B5_branch:thestencil_2d_B5_branch " "Elaborating entity \"stencil_2d_B5_branch\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B5:thebb_stencil_2d_B5\|stencil_2d_B5_branch:thestencil_2d_B5_branch\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b5.sv" "thestencil_2d_B5_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b5.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B5_merge stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B5:thebb_stencil_2d_B5\|stencil_2d_B5_merge:thestencil_2d_B5_merge " "Elaborating entity \"stencil_2d_B5_merge\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B5:thebb_stencil_2d_B5\|stencil_2d_B5_merge:thestencil_2d_B5_merge\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b5.sv" "thestencil_2d_B5_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b5.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B5_stall_region stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B5:thebb_stencil_2d_B5\|stencil_2d_bb_B5_stall_region:thebb_stencil_2d_B5_stall_region " "Elaborating entity \"stencil_2d_bb_B5_stall_region\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B5:thebb_stencil_2d_B5\|stencil_2d_bb_B5_stall_region:thebb_stencil_2d_B5_stall_region\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b5.sv" "thebb_stencil_2d_B5_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b5.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B5:thebb_stencil_2d_B5\|stencil_2d_bb_B5_stall_region:thebb_stencil_2d_B5_stall_region\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0:thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B5:thebb_stencil_2d_B5\|stencil_2d_bb_B5_stall_region:thebb_stencil_2d_B5_stall_region\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0:thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b5_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b5_stall_region.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B5:thebb_stencil_2d_B5\|stencil_2d_bb_B5_stall_region:thebb_stencil_2d_B5_stall_region\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0:thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0_reg:thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0_reg " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B5:thebb_stencil_2d_B5\|stencil_2d_bb_B5_stall_region:thebb_stencil_2d_B5_stall_region\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0:thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0\|stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0_reg:thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0_reg\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0.sv" "thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B2 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2 " "Elaborating entity \"stencil_2d_bb_B2\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thebb_stencil_2d_B2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B2_branch stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_B2_branch:thestencil_2d_B2_branch " "Elaborating entity \"stencil_2d_B2_branch\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_B2_branch:thestencil_2d_B2_branch\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b2.sv" "thestencil_2d_B2_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b2.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B2_merge stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_B2_merge:thestencil_2d_B2_merge " "Elaborating entity \"stencil_2d_B2_merge\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_B2_merge:thestencil_2d_B2_merge\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b2.sv" "thestencil_2d_B2_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b2.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B2_stall_region stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region " "Elaborating entity \"stencil_2d_bb_B2_stall_region\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b2.sv" "thebb_stencil_2d_B2_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b2.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B2_merge_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_B2_merge_reg:thestencil_2d_B2_merge_reg_aunroll_x " "Elaborating entity \"stencil_2d_B2_merge_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_B2_merge_reg:thestencil_2d_B2_merge_reg_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b2_stall_region.sv" "thestencil_2d_B2_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b2_stall_region.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x " "Elaborating entity \"stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b2_stall_region.sv" "thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b2_stall_region.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x " "Elaborating entity \"stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1.sv" "thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv9_push12_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv9_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d11 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv9_push12_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv9_push12_0:thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d11\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_stencil_2d5 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_stencil_2d5\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0.sv" "thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_stencil_2d5" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i32_r_044_push13_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_r_044_push13_0:thei_llvm_fpga_push_i32_r_044_push13_stencil_2d13 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i32_r_044_push13_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i32_r_044_push13_0:thei_llvm_fpga_push_i32_r_044_push13_stencil_2d13\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0.sv" "thei_llvm_fpga_push_i32_r_044_push13_stencil_2d13" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i32_r_044_pop13_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_r_044_pop13_0:thei_llvm_fpga_pop_i32_r_044_pop13_stencil_2d3 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i32_r_044_pop13_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pop_i32_r_044_pop13_0:thei_llvm_fpga_pop_i32_r_044_pop13_stencil_2d3\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0.sv" "thei_llvm_fpga_pop_i32_r_044_pop13_stencil_2d3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_notexitcond30_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notexitcond30_0:thei_llvm_fpga_push_i1_notexitcond30_stencil_2d9 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_notexitcond30_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notexitcond30_0:thei_llvm_fpga_push_i1_notexitcond30_stencil_2d9\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0.sv" "thei_llvm_fpga_push_i1_notexitcond30_stencil_2d9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0.sv" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pipeline_keep_going29_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going29_0:thei_llvm_fpga_pipeline_keep_going29_stencil_2d2 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pipeline_keep_going29_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0:thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going29_0:thei_llvm_fpga_pipeline_keep_going29_stencil_2d2\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0.sv" "thei_llvm_fpga_pipeline_keep_going29_stencil_2d2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15320_stencil_2d0.sv" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x " "Elaborating entity \"stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x " "Elaborating entity \"stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0 " "Elaborating entity \"hld_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674241532 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B2:thebb_stencil_2d_B2|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/stencil_2d/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241547 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674241548 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B2:thebb_stencil_2d_B2|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 128 " "Parameter \"width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674241641 ""}  } { { "db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686674241641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5t32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5t32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5t32 " "Found entity 1: dpram_5t32" {  } { { "db/dpram_5t32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/dpram_5t32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686674241698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674241698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5t32 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_5t32:auto_generated " "Elaborating entity \"dpram_5t32\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_5t32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000il_2d1_full_detector stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000il_2d1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_full_detector " "Elaborating entity \"stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000il_2d1_full_detector\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15320_stencil_2d1:thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000il_2d1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_full_detector\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_full_detector" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_stencil_2d0.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_0:thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_0:thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b2_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b2_stall_region.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_3_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_0:thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_3_reg:thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3_reg " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_3_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2:thebb_stencil_2d_B2\|stencil_2d_bb_B2_stall_region:thebb_stencil_2d_B2_stall_region\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_0:thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3\|stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_3_reg:thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3_reg\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B2_sr_1 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2_sr_1:thebb_stencil_2d_B2_sr_1_aunroll_x " "Elaborating entity \"stencil_2d_bb_B2_sr_1\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B2_sr_1:thebb_stencil_2d_B2_sr_1_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thebb_stencil_2d_B2_sr_1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_loop_limiter_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_loop_limiter_0:theloop_limiter_stencil_2d0 " "Elaborating entity \"stencil_2d_loop_limiter_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_loop_limiter_0:theloop_limiter_stencil_2d0\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "theloop_limiter_stencil_2d0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_sr stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_sr:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_sr " "Elaborating entity \"stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_sr\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_i_llvm_fpga_pipeline_keep_going33_1_sr:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_sr\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B3 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3 " "Elaborating entity \"stencil_2d_bb_B3\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thebb_stencil_2d_B3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B3_merge stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_B3_merge:thestencil_2d_B3_merge " "Elaborating entity \"stencil_2d_B3_merge\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_B3_merge:thestencil_2d_B3_merge\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b3.sv" "thestencil_2d_B3_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b3.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B3_branch stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_B3_branch:thestencil_2d_B3_branch " "Elaborating entity \"stencil_2d_B3_branch\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_B3_branch:thestencil_2d_B3_branch\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b3.sv" "thestencil_2d_B3_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b3.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B3_stall_region stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region " "Elaborating entity \"stencil_2d_bb_B3_stall_region\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b3.sv" "thebb_stencil_2d_B3_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b3.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region\|stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region\|stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b3_stall_region.sv" "thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b3_stall_region.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region\|stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1 " "Elaborating entity \"acl_push\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region\|stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region\|stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region\|stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1\|acl_token_fifo_counter:fifo\"" {  } { { "db/ip/stencil_2d/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_push.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_1_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region\|stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1\|stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1_reg " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_1_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region\|stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1\|stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1_reg\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_iowr_bl_return_unnamed_stencil_2d6_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region\|stencil_2d_i_iowr_bl_return_unnamed_stencil_2d6_stencil_2d0:thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d0 " "Elaborating entity \"stencil_2d_i_iowr_bl_return_unnamed_stencil_2d6_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region\|stencil_2d_i_iowr_bl_return_unnamed_stencil_2d6_stencil_2d0:thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d0\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b3_stall_region.sv" "thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b3_stall_region.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674241998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region\|stencil_2d_i_iowr_bl_return_unnamed_stencil_2d6_stencil_2d0:thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d0\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region\|stencil_2d_i_iowr_bl_return_unnamed_stencil_2d6_stencil_2d0:thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d0\|hld_iowr:theiowr\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_iowr_bl_return_unnamed_stencil_2d6_stencil_2d0.sv" "theiowr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_iowr_bl_return_unnamed_stencil_2d6_stencil_2d0.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region\|stencil_2d_i_iowr_bl_return_unnamed_stencil_2d6_stencil_2d0:thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d0\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region\|stencil_2d_i_iowr_bl_return_unnamed_stencil_2d6_stencil_2d0:thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d0\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "db/ip/stencil_2d/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242022 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "db/ip/stencil_2d/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686674242023 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B3:thebb_stencil_2d_B3|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region|stencil_2d_i_iowr_bl_return_unnamed_stencil_2d6_stencil_2d0:thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d0|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B1_start stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start " "Elaborating entity \"stencil_2d_bb_B1_start\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thebb_stencil_2d_B1_start" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B1_start_merge stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_B1_start_merge:thestencil_2d_B1_start_merge " "Elaborating entity \"stencil_2d_B1_start_merge\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_B1_start_merge:thestencil_2d_B1_start_merge\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start.sv" "thestencil_2d_B1_start_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B1_start_branch stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_B1_start_branch:thestencil_2d_B1_start_branch " "Elaborating entity \"stencil_2d_B1_start_branch\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_B1_start_branch:thestencil_2d_B1_start_branch\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start.sv" "thestencil_2d_B1_start_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B1_start_stall_region stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region " "Elaborating entity \"stencil_2d_bb_B1_start_stall_region\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start.sv" "thebb_stencil_2d_B1_start_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B1_start_merge_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_B1_start_merge_reg:thestencil_2d_B1_start_merge_reg " "Elaborating entity \"stencil_2d_B1_start_merge_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_B1_start_merge_reg:thestencil_2d_B1_start_merge_reg\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start_stall_region.sv" "thestencil_2d_B1_start_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start_stall_region.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x " "Elaborating entity \"stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start_stall_region.sv" "thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start_stall_region.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x " "Elaborating entity \"stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0.sv" "thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pipeline_keep_going33_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going33_0:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pipeline_keep_going33_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going33_0:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0.sv" "thei_llvm_fpga_pipeline_keep_going33_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going33_0:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_pipeline_keep_going33_0:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going33_0.sv" "thei_llvm_fpga_pipeline_keep_going33_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pipeline_keep_going33_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242154 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "db/ip/stencil_2d/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686674242155 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|stencil_2d_i_llvm_fpga_pipeline_keep_going33_0:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "db/ip/stencil_2d/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686674242156 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|stencil_2d_i_llvm_fpga_pipeline_keep_going33_0:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going33_stencil_2d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_i1_notexitcond34_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notexitcond34_0:thei_llvm_fpga_push_i1_notexitcond34_stencil_2d2 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_i1_notexitcond34_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notexitcond34_0:thei_llvm_fpga_push_i1_notexitcond34_stencil_2d2\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0.sv" "thei_llvm_fpga_push_i1_notexitcond34_stencil_2d2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notexitcond34_0:thei_llvm_fpga_push_i1_notexitcond34_stencil_2d2\|acl_push:thei_llvm_fpga_push_i1_notexitcond34_stencil_2d1 " "Elaborating entity \"acl_push\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_push_i1_notexitcond34_0:thei_llvm_fpga_push_i1_notexitcond34_stencil_2d2\|acl_push:thei_llvm_fpga_push_i1_notexitcond34_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond34_0.sv" "thei_llvm_fpga_push_i1_notexitcond34_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_i1_notexitcond34_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x " "Elaborating entity \"stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x\|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674242210 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674242210 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region|stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter19_stencil_2d0:thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start_stall_region.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start_stall_region.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1\|stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1_reg " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1\|stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1_reg\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_5_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_5_stencil_2d0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d5_stencil_2d9 " "Elaborating entity \"stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_5_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_5_stencil_2d0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d5_stencil_2d9\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d5_stencil_2d9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start_stall_region.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_5_stencil_2d0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d5_stencil_2d9\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d5_stencil_2d1 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_5_stencil_2d0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d5_stencil_2d9\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d5_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_5_stencil_2d0.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d5_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_5_stencil_2d0.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_4_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_4_stencil_2d0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d4_stencil_2d8 " "Elaborating entity \"stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_4_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_4_stencil_2d0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d4_stencil_2d8\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d4_stencil_2d8" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start_stall_region.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_3_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_3_stencil_2d0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d3_stencil_2d7 " "Elaborating entity \"stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_3_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_llvm_fpga_ffwd_source_p10250000nnamed_3_stencil_2d0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d3_stencil_2d7\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d3_stencil_2d7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start_stall_region.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0:thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x " "Elaborating entity \"stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0:thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start_stall_region.sv" "thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b1_start_stall_region.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0:thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0:thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x\|hld_iord:theiord\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0.sv" "theiord" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0:thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0:thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "db/ip/stencil_2d/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0:thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B1_start:thebb_stencil_2d_B1_start\|stencil_2d_bb_B1_start_stall_region:thebb_stencil_2d_B1_start_stall_region\|stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0:thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg\"" {  } { { "db/ip/stencil_2d/submodules/hld_iord_stall_valid.sv" "GEN_DOWN_STAGING_REG.downstream_staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_iord_stall_valid.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B0_runOnce stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B0_runOnce:thebb_stencil_2d_B0_runOnce " "Elaborating entity \"stencil_2d_bb_B0_runOnce\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B0_runOnce:thebb_stencil_2d_B0_runOnce\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thebb_stencil_2d_B0_runOnce" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B0_runOnce_branch stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B0_runOnce:thebb_stencil_2d_B0_runOnce\|stencil_2d_B0_runOnce_branch:thestencil_2d_B0_runOnce_branch " "Elaborating entity \"stencil_2d_B0_runOnce_branch\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B0_runOnce:thebb_stencil_2d_B0_runOnce\|stencil_2d_B0_runOnce_branch:thestencil_2d_B0_runOnce_branch\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce.sv" "thestencil_2d_B0_runOnce_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_bb_B0_runOnce_stall_region stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B0_runOnce:thebb_stencil_2d_B0_runOnce\|stencil_2d_bb_B0_runOnce_stall_region:thebb_stencil_2d_B0_runOnce_stall_region " "Elaborating entity \"stencil_2d_bb_B0_runOnce_stall_region\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B0_runOnce:thebb_stencil_2d_B0_runOnce\|stencil_2d_bb_B0_runOnce_stall_region:thebb_stencil_2d_B0_runOnce_stall_region\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce.sv" "thebb_stencil_2d_B0_runOnce_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B0_runOnce_merge_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B0_runOnce:thebb_stencil_2d_B0_runOnce\|stencil_2d_bb_B0_runOnce_stall_region:thebb_stencil_2d_B0_runOnce_stall_region\|stencil_2d_B0_runOnce_merge_reg:thestencil_2d_B0_runOnce_merge_reg " "Elaborating entity \"stencil_2d_B0_runOnce_merge_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B0_runOnce:thebb_stencil_2d_B0_runOnce\|stencil_2d_bb_B0_runOnce_stall_region:thebb_stencil_2d_B0_runOnce_stall_region\|stencil_2d_B0_runOnce_merge_reg:thestencil_2d_B0_runOnce_merge_reg\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce_stall_region.sv" "thestencil_2d_B0_runOnce_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce_stall_region.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B0_runOnce:thebb_stencil_2d_B0_runOnce\|stencil_2d_bb_B0_runOnce_stall_region:thebb_stencil_2d_B0_runOnce_stall_region\|stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1 " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B0_runOnce:thebb_stencil_2d_B0_runOnce\|stencil_2d_bb_B0_runOnce_stall_region:thebb_stencil_2d_B0_runOnce_stall_region\|stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce_stall_region.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_1_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B0_runOnce:thebb_stencil_2d_B0_runOnce\|stencil_2d_bb_B0_runOnce_stall_region:thebb_stencil_2d_B0_runOnce_stall_region\|stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1\|stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1_reg " "Elaborating entity \"stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_1_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B0_runOnce:thebb_stencil_2d_B0_runOnce\|stencil_2d_bb_B0_runOnce_stall_region:thebb_stencil_2d_B0_runOnce_stall_region\|stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1\|stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1_reg\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B0_runOnce:thebb_stencil_2d_B0_runOnce\|stencil_2d_bb_B0_runOnce_stall_region:thebb_stencil_2d_B0_runOnce_stall_region\|stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0 " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B0_runOnce:thebb_stencil_2d_B0_runOnce\|stencil_2d_bb_B0_runOnce_stall_region:thebb_stencil_2d_B0_runOnce_stall_region\|stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce_stall_region.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B0_runOnce:thebb_stencil_2d_B0_runOnce\|stencil_2d_bb_B0_runOnce_stall_region:thebb_stencil_2d_B0_runOnce_stall_region\|stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0\|stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0_reg " "Elaborating entity \"stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B0_runOnce:thebb_stencil_2d_B0_runOnce\|stencil_2d_bb_B0_runOnce_stall_region:thebb_stencil_2d_B0_runOnce_stall_region\|stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0\|stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0_reg\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_B0_runOnce_merge stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B0_runOnce:thebb_stencil_2d_B0_runOnce\|stencil_2d_B0_runOnce_merge:thestencil_2d_B0_runOnce_merge " "Elaborating entity \"stencil_2d_B0_runOnce_merge\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B0_runOnce:thebb_stencil_2d_B0_runOnce\|stencil_2d_B0_runOnce_merge:thestencil_2d_B0_runOnce_merge\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce.sv" "thestencil_2d_B0_runOnce_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_bb_b0_runonce.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B1_start_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B1_start_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thestencil_2d_B1_start_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242521 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/stencil_2d/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686674242521 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|hld_loop_profiler:thestencil_2d_B1_start_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/stencil_2d/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242531 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/stencil_2d/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686674242532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B2_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B2_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thestencil_2d_B2_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242541 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/stencil_2d/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686674242542 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|hld_loop_profiler:thestencil_2d_B2_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B2_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B2_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/stencil_2d/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242550 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/stencil_2d/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686674242551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B4_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B4_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thestencil_2d_B4_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242558 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/stencil_2d/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686674242558 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|hld_loop_profiler:thestencil_2d_B4_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B4_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B4_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/stencil_2d/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242569 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/stencil_2d/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686674242569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B6_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B6_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thestencil_2d_B6_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242577 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/stencil_2d/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686674242578 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|hld_loop_profiler:thestencil_2d_B6_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B6_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B6_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/stencil_2d/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242584 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/stencil_2d/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686674242585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B9_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B9_x\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function.sv" "thestencil_2d_B9_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function.sv" 1509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242592 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/stencil_2d/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686674242592 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_function_wrapper:stencil_2d_internal|stencil_2d_function:thestencil_2d_function|hld_loop_profiler:thestencil_2d_B9_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B9_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|hld_loop_profiler:thestencil_2d_B9_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/stencil_2d/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242603 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/stencil_2d/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686674242604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_wire stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|acl_reset_wire:thereset_wire_inst " "Elaborating entity \"acl_reset_wire\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|acl_reset_wire:thereset_wire_inst\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_function_wrapper.sv" "thereset_wire_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_function_wrapper.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_avm_to_ic stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic " "Elaborating entity \"acl_avm_to_ic\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "avmm_1_.t\[0\].avmm_1_avm_to_ic" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_2d_internal_ic_18252752692117882361 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw " "Elaborating entity \"stencil_2d_internal_ic_18252752692117882361\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "avmm_1_.global_icavmm_1_rw" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 stencil_2d_internal.v(358) " "Verilog HDL assignment warning at stencil_2d_internal.v(358): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674242639 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_intf stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_host_intf\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_intf:m\[0\].m_intf\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242734 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_host_intf " "Entity \"acl_ic_host_intf\" contains only dangling pins" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 339 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686674242735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242742 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 347 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686674242743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_wrp_intf stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf " "Elaborating entity \"acl_ic_wrp_intf\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242751 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_wrp_intf " "Entity \"acl_ic_wrp_intf\" contains only dangling pins" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 351 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686674242751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242763 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 356 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686674242768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[0\].m_endp\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "m\[0\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/stencil_2d/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674242775 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[1\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[1\].m_endp\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "m\[1\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/stencil_2d/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674242795 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[1].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[2\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[2\].m_endp\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "m\[2\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242814 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/stencil_2d/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674242815 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[2].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_endpoint stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp " "Elaborating entity \"acl_ic_agent_endpoint\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "s.s_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_wrp stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp " "Elaborating entity \"acl_ic_agent_wrp\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\"" {  } { { "db/ip/stencil_2d/submodules/acl_ic_agent_endpoint.v" "wrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ic_agent_endpoint.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_ic_agent_wrp.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ic_agent_wrp.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242862 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/stencil_2d/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686674242863 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_wrp:wrp|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_rrp stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp " "Elaborating entity \"acl_ic_agent_rrp\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\"" {  } { { "db/ip/stencil_2d/submodules/acl_ic_agent_endpoint.v" "rrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ic_agent_endpoint.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_agent_rrp.v(219) " "Verilog HDL assignment warning at acl_ic_agent_rrp.v(219): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/stencil_2d/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ic_agent_rrp.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686674242875 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\"" {  } { { "db/ip/stencil_2d/submodules/acl_ic_agent_rrp.v" "read_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ic_agent_rrp.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_ll_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ll_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242905 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/stencil_2d/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686674242905 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb2 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb2:a\[0\].a " "Elaborating entity \"acl_arb2\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb2:a\[0\].a\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "a\[0\].a" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_pipeline_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp " "Elaborating entity \"acl_arb_pipeline_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "dp\[0\].dp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242951 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "out_intf.req.enable in_intf.req.enable acl_arb2.v(356) " "Bidirectional port \"in_intf.req.enable\" at acl_arb2.v(356) has a one-way connection to bidirectional port \"out_intf.req.enable\"" {  } { { "db/ip/stencil_2d/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_arb2.v" 356 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242956 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_data stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r " "Elaborating entity \"acl_arb_data\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r\"" {  } { { "db/ip/stencil_2d/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_arb2.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674242970 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_data " "Entity \"acl_arb_data\" contains only dangling pins" {  } { { "db/ip/stencil_2d/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_arb2.v" 389 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686674242971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_staging_reg stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_staging_reg:sp\[0\].sp " "Elaborating entity \"acl_arb_staging_reg\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_staging_reg:sp\[0\].sp\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "sp\[0\].sp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674243008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_to_avm stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw " "Elaborating entity \"acl_ic_to_avm\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\"" {  } { { "db/ip/stencil_2d/submodules/stencil_2d_internal.v" "avmm_1_.global_out_ic_to_avmavmm_1_rw" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/stencil_2d_internal.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674243030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/stencil_2d/submodules/acl_ic_to_avm.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_ic_to_avm.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674243045 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/stencil_2d/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686674243046 "|quartus_compile|stencil_2d:stencil_2d_inst|stencil_2d_internal:stencil_2d_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686674249047 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "component_partition " "Partition \"component_partition\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686674249047 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1686674249047 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1686674249048 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "99 " "99 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686674256493 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1686674256605 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674256732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "602 " "Implemented 602 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "228 " "Implemented 228 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686674256910 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686674256910 ""} { "Info" "ICUT_CUT_TM_LCELLS" "301 " "Implemented 301 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686674256910 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1686674256910 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686674256910 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "component_partition " "Starting Logic Optimization and Technology Mapping for Partition component_partition" {  } { { "quartus_compile.sv" "stencil_2d_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/quartus_compile.sv" 77 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674256929 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "stencil_2d:stencil_2d_inst\|avmm_1_rw_address\[0\] GND " "Pin \"stencil_2d:stencil_2d_inst\|avmm_1_rw_address\[0\]\" is stuck at GND" {  } { { "db/ip/stencil_2d/stencil_2d.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/stencil_2d.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686674259120 "|quartus_compile|stencil_2d:stencil_2d_inst|avmm_1_rw_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "stencil_2d:stencil_2d_inst\|avmm_1_rw_address\[1\] GND " "Pin \"stencil_2d:stencil_2d_inst\|avmm_1_rw_address\[1\]\" is stuck at GND" {  } { { "db/ip/stencil_2d/stencil_2d.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/stencil_2d.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686674259120 "|quartus_compile|stencil_2d:stencil_2d_inst|avmm_1_rw_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "stencil_2d:stencil_2d_inst\|avmm_1_rw_byteenable\[0\] VCC " "Pin \"stencil_2d:stencil_2d_inst\|avmm_1_rw_byteenable\[0\]\" is stuck at VCC" {  } { { "db/ip/stencil_2d/stencil_2d.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/stencil_2d.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686674259120 "|quartus_compile|stencil_2d:stencil_2d_inst|avmm_1_rw_byteenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "stencil_2d:stencil_2d_inst\|avmm_1_rw_byteenable\[1\] VCC " "Pin \"stencil_2d:stencil_2d_inst\|avmm_1_rw_byteenable\[1\]\" is stuck at VCC" {  } { { "db/ip/stencil_2d/stencil_2d.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/stencil_2d.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686674259120 "|quartus_compile|stencil_2d:stencil_2d_inst|avmm_1_rw_byteenable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "stencil_2d:stencil_2d_inst\|avmm_1_rw_byteenable\[2\] VCC " "Pin \"stencil_2d:stencil_2d_inst\|avmm_1_rw_byteenable\[2\]\" is stuck at VCC" {  } { { "db/ip/stencil_2d/stencil_2d.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/stencil_2d.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686674259120 "|quartus_compile|stencil_2d:stencil_2d_inst|avmm_1_rw_byteenable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "stencil_2d:stencil_2d_inst\|avmm_1_rw_byteenable\[3\] VCC " "Pin \"stencil_2d:stencil_2d_inst\|avmm_1_rw_byteenable\[3\]\" is stuck at VCC" {  } { { "db/ip/stencil_2d/stencil_2d.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/stencil_2d.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686674259120 "|quartus_compile|stencil_2d:stencil_2d_inst|avmm_1_rw_byteenable[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686674259120 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "component_partition " "Timing-Driven Synthesis is running on partition \"component_partition\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686674259527 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "5 stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region\|stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 5 logic cells for Maximum Fan-Out assignment on \"stencil_2d:stencil_2d_inst\|stencil_2d_internal:stencil_2d_internal_inst\|stencil_2d_function_wrapper:stencil_2d_internal\|stencil_2d_function:thestencil_2d_function\|stencil_2d_bb_B3:thebb_stencil_2d_B3\|stencil_2d_bb_B3_stall_region:thebb_stencil_2d_B3_stall_region\|stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "db/ip/stencil_2d/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/db/ip/stencil_2d/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1686674260700 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1686674260700 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2137 " "2137 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686674260839 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7054 " "Implemented 7054 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "228 " "Implemented 228 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686674260947 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686674260947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5958 " "Implemented 5958 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686674260947 ""} { "Info" "ICUT_CUT_TM_RAMS" "794 " "Implemented 794 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686674260947 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1686674260947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686674260947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/quartus_compile.map.smsg " "Generated suppressed messages file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/test-fpga.prj/quartus/quartus_compile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674261633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5449 " "Peak virtual memory: 5449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686674263776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 18:37:43 2023 " "Processing ended: Tue Jun 13 18:37:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686674263776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686674263776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686674263776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686674263776 ""}
