
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.30

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counters[224]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counters[224]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counters[224]$_SDFFE_PP0P_/CK (DFF_X1)
     1    1.68    0.01    0.06    0.06 ^ counters[224]$_SDFFE_PP0P_/QN (DFF_X1)
                                         _0012_ (net)
                  0.01    0.00    0.06 ^ _2726_/B2 (AOI21_X1)
     1    1.56    0.01    0.01    0.08 v _2726_/ZN (AOI21_X1)
                                         _0526_ (net)
                  0.01    0.00    0.08 v _2727_/A2 (NOR2_X1)
     1    1.14    0.01    0.02    0.10 ^ _2727_/ZN (NOR2_X1)
                                         _0154_ (net)
                  0.01    0.00    0.10 ^ counters[224]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counters[224]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: counter_sel[0] (input port clocked by core_clock)
Endpoint: count_value[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.97    0.00    0.00    0.20 ^ counter_sel[0] (in)
                                         counter_sel[0] (net)
                  0.00    0.00    0.20 ^ _3321_/A (BUF_X1)
     5    6.12    0.02    0.03    0.23 ^ _3321_/Z (BUF_X1)
                                         _0995_ (net)
                  0.02    0.00    0.23 ^ _3322_/A (BUF_X1)
    10   15.99    0.04    0.06    0.29 ^ _3322_/Z (BUF_X1)
                                         _0996_ (net)
                  0.04    0.00    0.29 ^ _3323_/A1 (NAND2_X1)
     1    1.46    0.01    0.02    0.31 v _3323_/ZN (NAND2_X1)
                                         _0997_ (net)
                  0.01    0.00    0.31 v _3325_/B1 (OAI21_X1)
     1    1.58    0.02    0.03    0.33 ^ _3325_/ZN (OAI21_X1)
                                         _0999_ (net)
                  0.02    0.00    0.33 ^ _3332_/B1 (AOI221_X1)
     1    0.85    0.02    0.02    0.36 v _3332_/ZN (AOI221_X1)
                                         _1006_ (net)
                  0.02    0.00    0.36 v _3335_/A2 (OR3_X1)
     1    1.55    0.01    0.08    0.43 v _3335_/ZN (OR3_X1)
                                         _1009_ (net)
                  0.01    0.00    0.43 v _3337_/B2 (AOI221_X1)
     1    0.00    0.03    0.07    0.50 ^ _3337_/ZN (AOI221_X1)
                                         count_value[0] (net)
                  0.03    0.00    0.50 ^ count_value[0] (out)
                                  0.50   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: counter_sel[0] (input port clocked by core_clock)
Endpoint: count_value[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.97    0.00    0.00    0.20 ^ counter_sel[0] (in)
                                         counter_sel[0] (net)
                  0.00    0.00    0.20 ^ _3321_/A (BUF_X1)
     5    6.12    0.02    0.03    0.23 ^ _3321_/Z (BUF_X1)
                                         _0995_ (net)
                  0.02    0.00    0.23 ^ _3322_/A (BUF_X1)
    10   15.99    0.04    0.06    0.29 ^ _3322_/Z (BUF_X1)
                                         _0996_ (net)
                  0.04    0.00    0.29 ^ _3323_/A1 (NAND2_X1)
     1    1.46    0.01    0.02    0.31 v _3323_/ZN (NAND2_X1)
                                         _0997_ (net)
                  0.01    0.00    0.31 v _3325_/B1 (OAI21_X1)
     1    1.58    0.02    0.03    0.33 ^ _3325_/ZN (OAI21_X1)
                                         _0999_ (net)
                  0.02    0.00    0.33 ^ _3332_/B1 (AOI221_X1)
     1    0.85    0.02    0.02    0.36 v _3332_/ZN (AOI221_X1)
                                         _1006_ (net)
                  0.02    0.00    0.36 v _3335_/A2 (OR3_X1)
     1    1.55    0.01    0.08    0.43 v _3335_/ZN (OR3_X1)
                                         _1009_ (net)
                  0.01    0.00    0.43 v _3337_/B2 (AOI221_X1)
     1    0.00    0.03    0.07    0.50 ^ _3337_/ZN (AOI221_X1)
                                         count_value[0] (net)
                  0.03    0.00    0.50 ^ count_value[0] (out)
                                  0.50   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.83e-03   6.60e-06   2.01e-05   1.86e-03  86.6%
Combinational          1.16e-04   1.24e-04   4.74e-05   2.87e-04  13.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.95e-03   1.31e-04   6.75e-05   2.14e-03 100.0%
                          90.8%       6.1%       3.2%
