###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4198   # Number of WRITE/WRITEP commands
num_reads_done                 =       276965   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       231684   # Number of read row buffer hits
num_read_cmds                  =       276965   # Number of READ/READP commands
num_writes_done                =         4198   # Number of read requests issued
num_write_row_hits             =         2706   # Number of write row buffer hits
num_act_cmds                   =        46878   # Number of ACT commands
num_pre_cmds                   =        46852   # Number of PRE commands
num_ondemand_pres              =        29482   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8951579   # Cyles of rank active rank.0
rank_active_cycles.1           =      8466082   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1048421   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1533918   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       255258   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1307   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          327   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          333   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          671   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1286   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2715   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          661   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           52   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           88   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18465   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            6   # Write cmd latency (cycles)
write_latency[60-79]           =           15   # Write cmd latency (cycles)
write_latency[80-99]           =           39   # Write cmd latency (cycles)
write_latency[100-119]         =           55   # Write cmd latency (cycles)
write_latency[120-139]         =           61   # Write cmd latency (cycles)
write_latency[140-159]         =           87   # Write cmd latency (cycles)
write_latency[160-179]         =          123   # Write cmd latency (cycles)
write_latency[180-199]         =          113   # Write cmd latency (cycles)
write_latency[200-]            =         3698   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       152604   # Read request latency (cycles)
read_latency[40-59]            =        46467   # Read request latency (cycles)
read_latency[60-79]            =        32835   # Read request latency (cycles)
read_latency[80-99]            =         8924   # Read request latency (cycles)
read_latency[100-119]          =         7154   # Read request latency (cycles)
read_latency[120-139]          =         4859   # Read request latency (cycles)
read_latency[140-159]          =         2442   # Read request latency (cycles)
read_latency[160-179]          =         1924   # Read request latency (cycles)
read_latency[180-199]          =         1751   # Read request latency (cycles)
read_latency[200-]             =        18005   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.09564e+07   # Write energy
read_energy                    =  1.11672e+09   # Read energy
act_energy                     =  1.28258e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.03242e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.36281e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.58579e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.28284e+09   # Active standby energy rank.1
average_read_latency           =      68.8353   # Average read request latency (cycles)
average_interarrival           =      35.5651   # Average request interarrival latency (cycles)
total_energy                   =  1.40787e+10   # Total energy (pJ)
average_power                  =      1407.87   # Average power (mW)
average_bandwidth              =      2.39926   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        12260   # Number of WRITE/WRITEP commands
num_reads_done                 =       319664   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       269805   # Number of read row buffer hits
num_read_cmds                  =       319664   # Number of READ/READP commands
num_writes_done                =        12260   # Number of read requests issued
num_write_row_hits             =         6987   # Number of write row buffer hits
num_act_cmds                   =        55246   # Number of ACT commands
num_pre_cmds                   =        55218   # Number of PRE commands
num_ondemand_pres              =        35642   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8722290   # Cyles of rank active rank.0
rank_active_cycles.1           =      8644048   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1277710   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1355952   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       306464   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          935   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          247   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          323   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          700   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1316   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2720   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          607   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           36   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          101   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18475   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =           16   # Write cmd latency (cycles)
write_latency[60-79]           =           77   # Write cmd latency (cycles)
write_latency[80-99]           =          142   # Write cmd latency (cycles)
write_latency[100-119]         =          230   # Write cmd latency (cycles)
write_latency[120-139]         =          338   # Write cmd latency (cycles)
write_latency[140-159]         =          355   # Write cmd latency (cycles)
write_latency[160-179]         =          366   # Write cmd latency (cycles)
write_latency[180-199]         =          381   # Write cmd latency (cycles)
write_latency[200-]            =        10351   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       158487   # Read request latency (cycles)
read_latency[40-59]            =        55806   # Read request latency (cycles)
read_latency[60-79]            =        40317   # Read request latency (cycles)
read_latency[80-99]            =        13818   # Read request latency (cycles)
read_latency[100-119]          =         8983   # Read request latency (cycles)
read_latency[120-139]          =         6487   # Read request latency (cycles)
read_latency[140-159]          =         3520   # Read request latency (cycles)
read_latency[160-179]          =         2739   # Read request latency (cycles)
read_latency[180-199]          =         2172   # Read request latency (cycles)
read_latency[200-]             =        27335   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.12019e+07   # Write energy
read_energy                    =  1.28889e+09   # Read energy
act_energy                     =  1.51153e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.13301e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.50857e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.44271e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.39389e+09   # Active standby energy rank.1
average_read_latency           =      83.7153   # Average read request latency (cycles)
average_interarrival           =      30.1261   # Average request interarrival latency (cycles)
total_energy                   =  1.43066e+10   # Total energy (pJ)
average_power                  =      1430.66   # Average power (mW)
average_bandwidth              =      2.83242   # Average bandwidth
