EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# TinyTendo-rescue_72-Pin_Connector-Motherboard
#
DEF TinyTendo-rescue_72-Pin_Connector-Motherboard J 0 40 Y Y 1 F N
F0 "J" -500 1950 50 H V C CNN
F1 "TinyTendo-rescue_72-Pin_Connector-Motherboard" 200 -1850 50 H V C CNN
F2 "" -300 1000 50 H I C CNN
F3 "" -300 1000 50 H I C CNN
DRAW
P 7 0 1 0 550 -1700 450 -1800 -550 -1800 -550 1900 450 1900 550 1800 550 -1700 f
X GND 1 -650 -1700 100 R 50 50 1 1 P
X CPU_A3 10 -650 -800 100 R 50 50 1 1 I
X CPU_A2 11 -650 -700 100 R 50 50 1 1 I
X CPU_A1 12 -650 -600 100 R 50 50 1 1 I
X CPU_A0 13 -650 -500 100 R 50 50 1 1 I
X CPU_R/W 14 -650 -400 100 R 50 50 1 1 I
X ~IRQ 15 -650 -300 100 R 50 50 1 1 O
X EXP_0 16 -650 -200 100 R 50 50 1 1 P
X EXP_1 17 -650 -100 100 R 50 50 1 1 P
X EXP_2 18 -650 0 100 R 50 50 1 1 P
X EXP_3 19 -650 100 100 R 50 50 1 1 P
X CPU_A11 2 -650 -1600 100 R 50 50 1 1 I
X EXP_4 20 -650 200 100 R 50 50 1 1 P
X PPU_~RD 21 -650 300 100 R 50 50 1 1 I
X VRAM_A10 22 -650 400 100 R 50 50 1 1 O
X PPU_A6 23 -650 500 100 R 50 50 1 1 I
X PPU_A5 24 -650 600 100 R 50 50 1 1 I
X PPU_A4 25 -650 700 100 R 50 50 1 1 I
X PPU_A3 26 -650 800 100 R 50 50 1 1 I
X PPU_A2 27 -650 900 100 R 50 50 1 1 I
X PPU_A1 28 -650 1000 100 R 50 50 1 1 I
X PPU_A0 29 -650 1100 100 R 50 50 1 1 I
X CPU_A10 3 -650 -1500 100 R 50 50 1 1 I
X PPU_D0 30 -650 1200 100 R 50 50 1 1 B
X PPU_D1 31 -650 1300 100 R 50 50 1 1 B
X PPU_D2 32 -650 1400 100 R 50 50 1 1 B
X PPU_D3 33 -650 1500 100 R 50 50 1 1 B
X CIC-TO-CART 34 -650 1600 100 R 50 50 1 1 I
X CIC-TO-MB 35 -650 1700 100 R 50 50 1 1 O
X VCC 36 -650 1800 100 R 50 50 1 1 P
X SYSTEM_CLK 37 650 -1700 100 L 50 50 1 1 I
X M2 38 650 -1600 100 L 50 50 1 1 I
X CPU_A12 39 650 -1500 100 L 50 50 1 1 I
X CPU_A9 4 -650 -1400 100 R 50 50 1 1 I
X CPU_A13 40 650 -1400 100 L 50 50 1 1 I
X CPU_A14 41 650 -1300 100 L 50 50 1 1 I
X CPU_D7 42 650 -1200 100 L 50 50 1 1 B
X CPU_D6 43 650 -1100 100 L 50 50 1 1 B
X CPU_D5 44 650 -1000 100 L 50 50 1 1 B
X CPU_D4 45 650 -900 100 L 50 50 1 1 B
X CPU_D3 46 650 -800 100 L 50 50 1 1 B
X CPU_D2 47 650 -700 100 L 50 50 1 1 B
X CPU_D1 48 650 -600 100 L 50 50 1 1 B
X CPU_D0 49 650 -500 100 L 50 50 1 1 B
X CPU_A8 5 -650 -1300 100 R 50 50 1 1 I
X ~ROMSEL 50 650 -400 100 L 50 50 1 1 I
X EXP_9 51 650 -300 100 L 50 50 1 1 P
X EXP_8 52 650 -200 100 L 50 50 1 1 P
X EXP_7 53 650 -100 100 L 50 50 1 1 P
X EXP_6 54 650 0 100 L 50 50 1 1 P
X EXP_5 55 650 100 100 L 50 50 1 1 P
X PPU_~WR 56 650 200 100 L 50 50 1 1 I
X VRAM_~CE 57 650 300 100 L 50 50 1 1 O
X PPU_~A13 58 650 400 100 L 50 50 1 1 I
X PPU_A7 59 650 500 100 L 50 50 1 1 I
X CPU_A7 6 -650 -1200 100 R 50 50 1 1 I
X PPU_A8 60 650 600 100 L 50 50 1 1 I
X PPU_A9 61 650 700 100 L 50 50 1 1 I
X PPU_A11 62 650 800 100 L 50 50 1 1 I
X PPU_A10 63 650 900 100 L 50 50 1 1 I
X PPU_A12 64 650 1000 100 L 50 50 1 1 I
X PPU_A13 65 650 1100 100 L 50 50 1 1 I
X PPU_D7 66 650 1200 100 L 50 50 1 1 B
X PPU_D6 67 650 1300 100 L 50 50 1 1 B
X PPU_D5 68 650 1400 100 L 50 50 1 1 B
X PPU_D4 69 650 1500 100 L 50 50 1 1 B
X CPU_A6 7 -650 -1100 100 R 50 50 1 1 I
X CIC-RST 70 650 1600 100 L 50 50 1 1 I
X CIC-CLK 71 650 1700 100 L 50 50 1 1 I
X GND 72 650 1800 100 L 50 50 1 1 P
X CPU_A5 8 -650 -1000 100 R 50 50 1 1 I
X CPU_A4 9 -650 -900 100 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
