(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param8 = {(~^{(&(8'haa))})})
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h16):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h5):(1'h0)] wire3;
  input wire [(4'hb):(1'h0)] wire2;
  input wire signed [(4'hb):(1'h0)] wire1;
  input wire signed [(4'h8):(1'h0)] wire0;
  wire signed [(3'h6):(1'h0)] wire7;
  wire signed [(2'h2):(1'h0)] wire6;
  wire [(3'h4):(1'h0)] wire5;
  wire [(4'h9):(1'h0)] wire4;
  assign y = {wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = {wire0[(1'h0):(1'h0)]};
  assign wire5 = (wire1 & wire1);
  assign wire6 = (wire5[(2'h2):(1'h1)] ^ wire2[(2'h2):(2'h2)]);
  assign wire7 = (wire3 | $signed((wire4 ?
                     ((8'ha1) ? (8'hac) : wire2) : wire0[(3'h5):(3'h4)])));
endmodule