// Seed: 873682624
module module_0 (
    input  tri0  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output tri   id_3,
    input  wire  id_4,
    output tri0  id_5,
    output tri1  id_6
);
  logic \id_8 ;
  ;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output logic id_2,
    output supply0 id_3
    , id_15,
    input wor id_4,
    input tri0 id_5,
    input wand id_6,
    input wire id_7,
    input tri id_8,
    output tri0 id_9,
    input wand id_10,
    output tri id_11,
    output wor id_12,
    output uwire id_13
);
  always @(negedge id_10) begin : LABEL_0
    id_2 <= 1;
  end
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_13,
      id_4,
      id_11,
      id_13
  );
endmodule
