;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; VO
VO__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
VO__0__MASK EQU 0x20
VO__0__PC EQU CYREG_IO_PC_PRT15_PC5
VO__0__PORT EQU 15
VO__0__SHIFT EQU 5
VO__AG EQU CYREG_PRT15_AG
VO__AMUX EQU CYREG_PRT15_AMUX
VO__BIE EQU CYREG_PRT15_BIE
VO__BIT_MASK EQU CYREG_PRT15_BIT_MASK
VO__BYP EQU CYREG_PRT15_BYP
VO__CTL EQU CYREG_PRT15_CTL
VO__DM0 EQU CYREG_PRT15_DM0
VO__DM1 EQU CYREG_PRT15_DM1
VO__DM2 EQU CYREG_PRT15_DM2
VO__DR EQU CYREG_PRT15_DR
VO__INP_DIS EQU CYREG_PRT15_INP_DIS
VO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
VO__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
VO__LCD_EN EQU CYREG_PRT15_LCD_EN
VO__MASK EQU 0x20
VO__PORT EQU 15
VO__PRT EQU CYREG_PRT15_PRT
VO__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
VO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
VO__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
VO__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
VO__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
VO__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
VO__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
VO__PS EQU CYREG_PRT15_PS
VO__SHIFT EQU 5
VO__SLW EQU CYREG_PRT15_SLW

; I2C
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LED
LED__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
LED__0__MASK EQU 0x80
LED__0__PC EQU CYREG_PRT1_PC7
LED__0__PORT EQU 1
LED__0__SHIFT EQU 7
LED__AG EQU CYREG_PRT1_AG
LED__AMUX EQU CYREG_PRT1_AMUX
LED__BIE EQU CYREG_PRT1_BIE
LED__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED__BYP EQU CYREG_PRT1_BYP
LED__CTL EQU CYREG_PRT1_CTL
LED__DM0 EQU CYREG_PRT1_DM0
LED__DM1 EQU CYREG_PRT1_DM1
LED__DM2 EQU CYREG_PRT1_DM2
LED__DR EQU CYREG_PRT1_DR
LED__INP_DIS EQU CYREG_PRT1_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT1_LCD_EN
LED__MASK EQU 0x80
LED__PORT EQU 1
LED__PRT EQU CYREG_PRT1_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED__PS EQU CYREG_PRT1_PS
LED__SHIFT EQU 7
LED__SLW EQU CYREG_PRT1_SLW

; RTC
RTC_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RTC_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RTC_isr__INTC_MASK EQU 0x01
RTC_isr__INTC_NUMBER EQU 0
RTC_isr__INTC_PRIOR_NUM EQU 7
RTC_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
RTC_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RTC_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SCL
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL__0__MASK EQU 0x10
SCL__0__PC EQU CYREG_PRT12_PC4
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 4
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x10
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 4
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

; SDA
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDA__0__MASK EQU 0x20
SDA__0__PC EQU CYREG_PRT12_PC5
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 5
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x20
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 5
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

; M1_n
M1_n__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
M1_n__0__MASK EQU 0x04
M1_n__0__PC EQU CYREG_PRT3_PC2
M1_n__0__PORT EQU 3
M1_n__0__SHIFT EQU 2
M1_n__AG EQU CYREG_PRT3_AG
M1_n__AMUX EQU CYREG_PRT3_AMUX
M1_n__BIE EQU CYREG_PRT3_BIE
M1_n__BIT_MASK EQU CYREG_PRT3_BIT_MASK
M1_n__BYP EQU CYREG_PRT3_BYP
M1_n__CTL EQU CYREG_PRT3_CTL
M1_n__DM0 EQU CYREG_PRT3_DM0
M1_n__DM1 EQU CYREG_PRT3_DM1
M1_n__DM2 EQU CYREG_PRT3_DM2
M1_n__DR EQU CYREG_PRT3_DR
M1_n__INP_DIS EQU CYREG_PRT3_INP_DIS
M1_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
M1_n__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
M1_n__LCD_EN EQU CYREG_PRT3_LCD_EN
M1_n__MASK EQU 0x04
M1_n__PORT EQU 3
M1_n__PRT EQU CYREG_PRT3_PRT
M1_n__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
M1_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
M1_n__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
M1_n__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
M1_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
M1_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
M1_n__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
M1_n__PS EQU CYREG_PRT3_PS
M1_n__SHIFT EQU 2
M1_n__SLW EQU CYREG_PRT3_SLW

; MISO
MISO__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
MISO__0__MASK EQU 0x10
MISO__0__PC EQU CYREG_PRT0_PC4
MISO__0__PORT EQU 0
MISO__0__SHIFT EQU 4
MISO__AG EQU CYREG_PRT0_AG
MISO__AMUX EQU CYREG_PRT0_AMUX
MISO__BIE EQU CYREG_PRT0_BIE
MISO__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MISO__BYP EQU CYREG_PRT0_BYP
MISO__CTL EQU CYREG_PRT0_CTL
MISO__DM0 EQU CYREG_PRT0_DM0
MISO__DM1 EQU CYREG_PRT0_DM1
MISO__DM2 EQU CYREG_PRT0_DM2
MISO__DR EQU CYREG_PRT0_DR
MISO__INP_DIS EQU CYREG_PRT0_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT0_LCD_EN
MISO__MASK EQU 0x10
MISO__PORT EQU 0
MISO__PRT EQU CYREG_PRT0_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MISO__PS EQU CYREG_PRT0_PS
MISO__SHIFT EQU 4
MISO__SLW EQU CYREG_PRT0_SLW

; MOSI
MOSI__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
MOSI__0__MASK EQU 0x20
MOSI__0__PC EQU CYREG_PRT0_PC5
MOSI__0__PORT EQU 0
MOSI__0__SHIFT EQU 5
MOSI__AG EQU CYREG_PRT0_AG
MOSI__AMUX EQU CYREG_PRT0_AMUX
MOSI__BIE EQU CYREG_PRT0_BIE
MOSI__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MOSI__BYP EQU CYREG_PRT0_BYP
MOSI__CTL EQU CYREG_PRT0_CTL
MOSI__DM0 EQU CYREG_PRT0_DM0
MOSI__DM1 EQU CYREG_PRT0_DM1
MOSI__DM2 EQU CYREG_PRT0_DM2
MOSI__DR EQU CYREG_PRT0_DR
MOSI__INP_DIS EQU CYREG_PRT0_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MOSI__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT0_LCD_EN
MOSI__MASK EQU 0x20
MOSI__PORT EQU 0
MOSI__PRT EQU CYREG_PRT0_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MOSI__PS EQU CYREG_PRT0_PS
MOSI__SHIFT EQU 5
MOSI__SLW EQU CYREG_PRT0_SLW

; SCLK
SCLK__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
SCLK__0__MASK EQU 0x40
SCLK__0__PC EQU CYREG_PRT0_PC6
SCLK__0__PORT EQU 0
SCLK__0__SHIFT EQU 6
SCLK__AG EQU CYREG_PRT0_AG
SCLK__AMUX EQU CYREG_PRT0_AMUX
SCLK__BIE EQU CYREG_PRT0_BIE
SCLK__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCLK__BYP EQU CYREG_PRT0_BYP
SCLK__CTL EQU CYREG_PRT0_CTL
SCLK__DM0 EQU CYREG_PRT0_DM0
SCLK__DM1 EQU CYREG_PRT0_DM1
SCLK__DM2 EQU CYREG_PRT0_DM2
SCLK__DR EQU CYREG_PRT0_DR
SCLK__INP_DIS EQU CYREG_PRT0_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT0_LCD_EN
SCLK__MASK EQU 0x40
SCLK__PORT EQU 0
SCLK__PRT EQU CYREG_PRT0_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCLK__PS EQU CYREG_PRT0_PS
SCLK__SHIFT EQU 6
SCLK__SLW EQU CYREG_PRT0_SLW

; CPUA0
CPUA0__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
CPUA0__0__MASK EQU 0x01
CPUA0__0__PC EQU CYREG_PRT4_PC0
CPUA0__0__PORT EQU 4
CPUA0__0__SHIFT EQU 0
CPUA0__AG EQU CYREG_PRT4_AG
CPUA0__AMUX EQU CYREG_PRT4_AMUX
CPUA0__BIE EQU CYREG_PRT4_BIE
CPUA0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CPUA0__BYP EQU CYREG_PRT4_BYP
CPUA0__CTL EQU CYREG_PRT4_CTL
CPUA0__DM0 EQU CYREG_PRT4_DM0
CPUA0__DM1 EQU CYREG_PRT4_DM1
CPUA0__DM2 EQU CYREG_PRT4_DM2
CPUA0__DR EQU CYREG_PRT4_DR
CPUA0__INP_DIS EQU CYREG_PRT4_INP_DIS
CPUA0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
CPUA0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CPUA0__LCD_EN EQU CYREG_PRT4_LCD_EN
CPUA0__MASK EQU 0x01
CPUA0__PORT EQU 4
CPUA0__PRT EQU CYREG_PRT4_PRT
CPUA0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CPUA0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CPUA0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CPUA0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CPUA0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CPUA0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CPUA0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CPUA0__PS EQU CYREG_PRT4_PS
CPUA0__SHIFT EQU 0
CPUA0__SLW EQU CYREG_PRT4_SLW

; CPUA1
CPUA1__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
CPUA1__0__MASK EQU 0x02
CPUA1__0__PC EQU CYREG_PRT4_PC1
CPUA1__0__PORT EQU 4
CPUA1__0__SHIFT EQU 1
CPUA1__AG EQU CYREG_PRT4_AG
CPUA1__AMUX EQU CYREG_PRT4_AMUX
CPUA1__BIE EQU CYREG_PRT4_BIE
CPUA1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CPUA1__BYP EQU CYREG_PRT4_BYP
CPUA1__CTL EQU CYREG_PRT4_CTL
CPUA1__DM0 EQU CYREG_PRT4_DM0
CPUA1__DM1 EQU CYREG_PRT4_DM1
CPUA1__DM2 EQU CYREG_PRT4_DM2
CPUA1__DR EQU CYREG_PRT4_DR
CPUA1__INP_DIS EQU CYREG_PRT4_INP_DIS
CPUA1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
CPUA1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CPUA1__LCD_EN EQU CYREG_PRT4_LCD_EN
CPUA1__MASK EQU 0x02
CPUA1__PORT EQU 4
CPUA1__PRT EQU CYREG_PRT4_PRT
CPUA1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CPUA1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CPUA1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CPUA1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CPUA1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CPUA1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CPUA1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CPUA1__PS EQU CYREG_PRT4_PS
CPUA1__SHIFT EQU 1
CPUA1__SLW EQU CYREG_PRT4_SLW

; CPUA2
CPUA2__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
CPUA2__0__MASK EQU 0x04
CPUA2__0__PC EQU CYREG_PRT4_PC2
CPUA2__0__PORT EQU 4
CPUA2__0__SHIFT EQU 2
CPUA2__AG EQU CYREG_PRT4_AG
CPUA2__AMUX EQU CYREG_PRT4_AMUX
CPUA2__BIE EQU CYREG_PRT4_BIE
CPUA2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CPUA2__BYP EQU CYREG_PRT4_BYP
CPUA2__CTL EQU CYREG_PRT4_CTL
CPUA2__DM0 EQU CYREG_PRT4_DM0
CPUA2__DM1 EQU CYREG_PRT4_DM1
CPUA2__DM2 EQU CYREG_PRT4_DM2
CPUA2__DR EQU CYREG_PRT4_DR
CPUA2__INP_DIS EQU CYREG_PRT4_INP_DIS
CPUA2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
CPUA2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CPUA2__LCD_EN EQU CYREG_PRT4_LCD_EN
CPUA2__MASK EQU 0x04
CPUA2__PORT EQU 4
CPUA2__PRT EQU CYREG_PRT4_PRT
CPUA2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CPUA2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CPUA2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CPUA2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CPUA2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CPUA2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CPUA2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CPUA2__PS EQU CYREG_PRT4_PS
CPUA2__SHIFT EQU 2
CPUA2__SLW EQU CYREG_PRT4_SLW

; CPUA3
CPUA3__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
CPUA3__0__MASK EQU 0x08
CPUA3__0__PC EQU CYREG_PRT4_PC3
CPUA3__0__PORT EQU 4
CPUA3__0__SHIFT EQU 3
CPUA3__AG EQU CYREG_PRT4_AG
CPUA3__AMUX EQU CYREG_PRT4_AMUX
CPUA3__BIE EQU CYREG_PRT4_BIE
CPUA3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CPUA3__BYP EQU CYREG_PRT4_BYP
CPUA3__CTL EQU CYREG_PRT4_CTL
CPUA3__DM0 EQU CYREG_PRT4_DM0
CPUA3__DM1 EQU CYREG_PRT4_DM1
CPUA3__DM2 EQU CYREG_PRT4_DM2
CPUA3__DR EQU CYREG_PRT4_DR
CPUA3__INP_DIS EQU CYREG_PRT4_INP_DIS
CPUA3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
CPUA3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CPUA3__LCD_EN EQU CYREG_PRT4_LCD_EN
CPUA3__MASK EQU 0x08
CPUA3__PORT EQU 4
CPUA3__PRT EQU CYREG_PRT4_PRT
CPUA3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CPUA3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CPUA3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CPUA3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CPUA3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CPUA3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CPUA3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CPUA3__PS EQU CYREG_PRT4_PS
CPUA3__SHIFT EQU 3
CPUA3__SLW EQU CYREG_PRT4_SLW

; CPUA4
CPUA4__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
CPUA4__0__MASK EQU 0x10
CPUA4__0__PC EQU CYREG_PRT4_PC4
CPUA4__0__PORT EQU 4
CPUA4__0__SHIFT EQU 4
CPUA4__AG EQU CYREG_PRT4_AG
CPUA4__AMUX EQU CYREG_PRT4_AMUX
CPUA4__BIE EQU CYREG_PRT4_BIE
CPUA4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CPUA4__BYP EQU CYREG_PRT4_BYP
CPUA4__CTL EQU CYREG_PRT4_CTL
CPUA4__DM0 EQU CYREG_PRT4_DM0
CPUA4__DM1 EQU CYREG_PRT4_DM1
CPUA4__DM2 EQU CYREG_PRT4_DM2
CPUA4__DR EQU CYREG_PRT4_DR
CPUA4__INP_DIS EQU CYREG_PRT4_INP_DIS
CPUA4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
CPUA4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CPUA4__LCD_EN EQU CYREG_PRT4_LCD_EN
CPUA4__MASK EQU 0x10
CPUA4__PORT EQU 4
CPUA4__PRT EQU CYREG_PRT4_PRT
CPUA4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CPUA4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CPUA4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CPUA4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CPUA4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CPUA4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CPUA4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CPUA4__PS EQU CYREG_PRT4_PS
CPUA4__SHIFT EQU 4
CPUA4__SLW EQU CYREG_PRT4_SLW

; CPUA5
CPUA5__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
CPUA5__0__MASK EQU 0x20
CPUA5__0__PC EQU CYREG_PRT4_PC5
CPUA5__0__PORT EQU 4
CPUA5__0__SHIFT EQU 5
CPUA5__AG EQU CYREG_PRT4_AG
CPUA5__AMUX EQU CYREG_PRT4_AMUX
CPUA5__BIE EQU CYREG_PRT4_BIE
CPUA5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CPUA5__BYP EQU CYREG_PRT4_BYP
CPUA5__CTL EQU CYREG_PRT4_CTL
CPUA5__DM0 EQU CYREG_PRT4_DM0
CPUA5__DM1 EQU CYREG_PRT4_DM1
CPUA5__DM2 EQU CYREG_PRT4_DM2
CPUA5__DR EQU CYREG_PRT4_DR
CPUA5__INP_DIS EQU CYREG_PRT4_INP_DIS
CPUA5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
CPUA5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CPUA5__LCD_EN EQU CYREG_PRT4_LCD_EN
CPUA5__MASK EQU 0x20
CPUA5__PORT EQU 4
CPUA5__PRT EQU CYREG_PRT4_PRT
CPUA5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CPUA5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CPUA5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CPUA5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CPUA5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CPUA5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CPUA5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CPUA5__PS EQU CYREG_PRT4_PS
CPUA5__SHIFT EQU 5
CPUA5__SLW EQU CYREG_PRT4_SLW

; CPUA6
CPUA6__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
CPUA6__0__MASK EQU 0x40
CPUA6__0__PC EQU CYREG_PRT4_PC6
CPUA6__0__PORT EQU 4
CPUA6__0__SHIFT EQU 6
CPUA6__AG EQU CYREG_PRT4_AG
CPUA6__AMUX EQU CYREG_PRT4_AMUX
CPUA6__BIE EQU CYREG_PRT4_BIE
CPUA6__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CPUA6__BYP EQU CYREG_PRT4_BYP
CPUA6__CTL EQU CYREG_PRT4_CTL
CPUA6__DM0 EQU CYREG_PRT4_DM0
CPUA6__DM1 EQU CYREG_PRT4_DM1
CPUA6__DM2 EQU CYREG_PRT4_DM2
CPUA6__DR EQU CYREG_PRT4_DR
CPUA6__INP_DIS EQU CYREG_PRT4_INP_DIS
CPUA6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
CPUA6__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CPUA6__LCD_EN EQU CYREG_PRT4_LCD_EN
CPUA6__MASK EQU 0x40
CPUA6__PORT EQU 4
CPUA6__PRT EQU CYREG_PRT4_PRT
CPUA6__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CPUA6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CPUA6__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CPUA6__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CPUA6__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CPUA6__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CPUA6__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CPUA6__PS EQU CYREG_PRT4_PS
CPUA6__SHIFT EQU 6
CPUA6__SLW EQU CYREG_PRT4_SLW

; CPUA7
CPUA7__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
CPUA7__0__MASK EQU 0x80
CPUA7__0__PC EQU CYREG_PRT4_PC7
CPUA7__0__PORT EQU 4
CPUA7__0__SHIFT EQU 7
CPUA7__AG EQU CYREG_PRT4_AG
CPUA7__AMUX EQU CYREG_PRT4_AMUX
CPUA7__BIE EQU CYREG_PRT4_BIE
CPUA7__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CPUA7__BYP EQU CYREG_PRT4_BYP
CPUA7__CTL EQU CYREG_PRT4_CTL
CPUA7__DM0 EQU CYREG_PRT4_DM0
CPUA7__DM1 EQU CYREG_PRT4_DM1
CPUA7__DM2 EQU CYREG_PRT4_DM2
CPUA7__DR EQU CYREG_PRT4_DR
CPUA7__INP_DIS EQU CYREG_PRT4_INP_DIS
CPUA7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
CPUA7__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CPUA7__LCD_EN EQU CYREG_PRT4_LCD_EN
CPUA7__MASK EQU 0x80
CPUA7__PORT EQU 4
CPUA7__PRT EQU CYREG_PRT4_PRT
CPUA7__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CPUA7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CPUA7__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CPUA7__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CPUA7__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CPUA7__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CPUA7__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CPUA7__PS EQU CYREG_PRT4_PS
CPUA7__SHIFT EQU 7
CPUA7__SLW EQU CYREG_PRT4_SLW

; CPUA8
CPUA8__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
CPUA8__0__MASK EQU 0x01
CPUA8__0__PC EQU CYREG_PRT6_PC0
CPUA8__0__PORT EQU 6
CPUA8__0__SHIFT EQU 0
CPUA8__AG EQU CYREG_PRT6_AG
CPUA8__AMUX EQU CYREG_PRT6_AMUX
CPUA8__BIE EQU CYREG_PRT6_BIE
CPUA8__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CPUA8__BYP EQU CYREG_PRT6_BYP
CPUA8__CTL EQU CYREG_PRT6_CTL
CPUA8__DM0 EQU CYREG_PRT6_DM0
CPUA8__DM1 EQU CYREG_PRT6_DM1
CPUA8__DM2 EQU CYREG_PRT6_DM2
CPUA8__DR EQU CYREG_PRT6_DR
CPUA8__INP_DIS EQU CYREG_PRT6_INP_DIS
CPUA8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
CPUA8__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CPUA8__LCD_EN EQU CYREG_PRT6_LCD_EN
CPUA8__MASK EQU 0x01
CPUA8__PORT EQU 6
CPUA8__PRT EQU CYREG_PRT6_PRT
CPUA8__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CPUA8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CPUA8__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CPUA8__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CPUA8__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CPUA8__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CPUA8__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CPUA8__PS EQU CYREG_PRT6_PS
CPUA8__SHIFT EQU 0
CPUA8__SLW EQU CYREG_PRT6_SLW

; CPUA9
CPUA9__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
CPUA9__0__MASK EQU 0x02
CPUA9__0__PC EQU CYREG_PRT6_PC1
CPUA9__0__PORT EQU 6
CPUA9__0__SHIFT EQU 1
CPUA9__AG EQU CYREG_PRT6_AG
CPUA9__AMUX EQU CYREG_PRT6_AMUX
CPUA9__BIE EQU CYREG_PRT6_BIE
CPUA9__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CPUA9__BYP EQU CYREG_PRT6_BYP
CPUA9__CTL EQU CYREG_PRT6_CTL
CPUA9__DM0 EQU CYREG_PRT6_DM0
CPUA9__DM1 EQU CYREG_PRT6_DM1
CPUA9__DM2 EQU CYREG_PRT6_DM2
CPUA9__DR EQU CYREG_PRT6_DR
CPUA9__INP_DIS EQU CYREG_PRT6_INP_DIS
CPUA9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
CPUA9__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CPUA9__LCD_EN EQU CYREG_PRT6_LCD_EN
CPUA9__MASK EQU 0x02
CPUA9__PORT EQU 6
CPUA9__PRT EQU CYREG_PRT6_PRT
CPUA9__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CPUA9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CPUA9__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CPUA9__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CPUA9__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CPUA9__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CPUA9__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CPUA9__PS EQU CYREG_PRT6_PS
CPUA9__SHIFT EQU 1
CPUA9__SLW EQU CYREG_PRT6_SLW

; CPUD0
CPUD0__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
CPUD0__0__MASK EQU 0x01
CPUD0__0__PC EQU CYREG_PRT5_PC0
CPUD0__0__PORT EQU 5
CPUD0__0__SHIFT EQU 0
CPUD0__AG EQU CYREG_PRT5_AG
CPUD0__AMUX EQU CYREG_PRT5_AMUX
CPUD0__BIE EQU CYREG_PRT5_BIE
CPUD0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CPUD0__BYP EQU CYREG_PRT5_BYP
CPUD0__CTL EQU CYREG_PRT5_CTL
CPUD0__DM0 EQU CYREG_PRT5_DM0
CPUD0__DM1 EQU CYREG_PRT5_DM1
CPUD0__DM2 EQU CYREG_PRT5_DM2
CPUD0__DR EQU CYREG_PRT5_DR
CPUD0__INP_DIS EQU CYREG_PRT5_INP_DIS
CPUD0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
CPUD0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CPUD0__LCD_EN EQU CYREG_PRT5_LCD_EN
CPUD0__MASK EQU 0x01
CPUD0__PORT EQU 5
CPUD0__PRT EQU CYREG_PRT5_PRT
CPUD0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CPUD0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CPUD0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CPUD0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CPUD0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CPUD0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CPUD0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CPUD0__PS EQU CYREG_PRT5_PS
CPUD0__SHIFT EQU 0
CPUD0__SLW EQU CYREG_PRT5_SLW

; CPUD1
CPUD1__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
CPUD1__0__MASK EQU 0x02
CPUD1__0__PC EQU CYREG_PRT5_PC1
CPUD1__0__PORT EQU 5
CPUD1__0__SHIFT EQU 1
CPUD1__AG EQU CYREG_PRT5_AG
CPUD1__AMUX EQU CYREG_PRT5_AMUX
CPUD1__BIE EQU CYREG_PRT5_BIE
CPUD1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CPUD1__BYP EQU CYREG_PRT5_BYP
CPUD1__CTL EQU CYREG_PRT5_CTL
CPUD1__DM0 EQU CYREG_PRT5_DM0
CPUD1__DM1 EQU CYREG_PRT5_DM1
CPUD1__DM2 EQU CYREG_PRT5_DM2
CPUD1__DR EQU CYREG_PRT5_DR
CPUD1__INP_DIS EQU CYREG_PRT5_INP_DIS
CPUD1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
CPUD1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CPUD1__LCD_EN EQU CYREG_PRT5_LCD_EN
CPUD1__MASK EQU 0x02
CPUD1__PORT EQU 5
CPUD1__PRT EQU CYREG_PRT5_PRT
CPUD1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CPUD1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CPUD1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CPUD1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CPUD1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CPUD1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CPUD1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CPUD1__PS EQU CYREG_PRT5_PS
CPUD1__SHIFT EQU 1
CPUD1__SLW EQU CYREG_PRT5_SLW

; CPUD2
CPUD2__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
CPUD2__0__MASK EQU 0x04
CPUD2__0__PC EQU CYREG_PRT5_PC2
CPUD2__0__PORT EQU 5
CPUD2__0__SHIFT EQU 2
CPUD2__AG EQU CYREG_PRT5_AG
CPUD2__AMUX EQU CYREG_PRT5_AMUX
CPUD2__BIE EQU CYREG_PRT5_BIE
CPUD2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CPUD2__BYP EQU CYREG_PRT5_BYP
CPUD2__CTL EQU CYREG_PRT5_CTL
CPUD2__DM0 EQU CYREG_PRT5_DM0
CPUD2__DM1 EQU CYREG_PRT5_DM1
CPUD2__DM2 EQU CYREG_PRT5_DM2
CPUD2__DR EQU CYREG_PRT5_DR
CPUD2__INP_DIS EQU CYREG_PRT5_INP_DIS
CPUD2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
CPUD2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CPUD2__LCD_EN EQU CYREG_PRT5_LCD_EN
CPUD2__MASK EQU 0x04
CPUD2__PORT EQU 5
CPUD2__PRT EQU CYREG_PRT5_PRT
CPUD2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CPUD2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CPUD2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CPUD2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CPUD2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CPUD2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CPUD2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CPUD2__PS EQU CYREG_PRT5_PS
CPUD2__SHIFT EQU 2
CPUD2__SLW EQU CYREG_PRT5_SLW

; CPUD3
CPUD3__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
CPUD3__0__MASK EQU 0x08
CPUD3__0__PC EQU CYREG_PRT5_PC3
CPUD3__0__PORT EQU 5
CPUD3__0__SHIFT EQU 3
CPUD3__AG EQU CYREG_PRT5_AG
CPUD3__AMUX EQU CYREG_PRT5_AMUX
CPUD3__BIE EQU CYREG_PRT5_BIE
CPUD3__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CPUD3__BYP EQU CYREG_PRT5_BYP
CPUD3__CTL EQU CYREG_PRT5_CTL
CPUD3__DM0 EQU CYREG_PRT5_DM0
CPUD3__DM1 EQU CYREG_PRT5_DM1
CPUD3__DM2 EQU CYREG_PRT5_DM2
CPUD3__DR EQU CYREG_PRT5_DR
CPUD3__INP_DIS EQU CYREG_PRT5_INP_DIS
CPUD3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
CPUD3__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CPUD3__LCD_EN EQU CYREG_PRT5_LCD_EN
CPUD3__MASK EQU 0x08
CPUD3__PORT EQU 5
CPUD3__PRT EQU CYREG_PRT5_PRT
CPUD3__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CPUD3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CPUD3__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CPUD3__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CPUD3__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CPUD3__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CPUD3__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CPUD3__PS EQU CYREG_PRT5_PS
CPUD3__SHIFT EQU 3
CPUD3__SLW EQU CYREG_PRT5_SLW

; CPUD4
CPUD4__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
CPUD4__0__MASK EQU 0x10
CPUD4__0__PC EQU CYREG_PRT5_PC4
CPUD4__0__PORT EQU 5
CPUD4__0__SHIFT EQU 4
CPUD4__AG EQU CYREG_PRT5_AG
CPUD4__AMUX EQU CYREG_PRT5_AMUX
CPUD4__BIE EQU CYREG_PRT5_BIE
CPUD4__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CPUD4__BYP EQU CYREG_PRT5_BYP
CPUD4__CTL EQU CYREG_PRT5_CTL
CPUD4__DM0 EQU CYREG_PRT5_DM0
CPUD4__DM1 EQU CYREG_PRT5_DM1
CPUD4__DM2 EQU CYREG_PRT5_DM2
CPUD4__DR EQU CYREG_PRT5_DR
CPUD4__INP_DIS EQU CYREG_PRT5_INP_DIS
CPUD4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
CPUD4__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CPUD4__LCD_EN EQU CYREG_PRT5_LCD_EN
CPUD4__MASK EQU 0x10
CPUD4__PORT EQU 5
CPUD4__PRT EQU CYREG_PRT5_PRT
CPUD4__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CPUD4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CPUD4__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CPUD4__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CPUD4__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CPUD4__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CPUD4__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CPUD4__PS EQU CYREG_PRT5_PS
CPUD4__SHIFT EQU 4
CPUD4__SLW EQU CYREG_PRT5_SLW

; CPUD5
CPUD5__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
CPUD5__0__MASK EQU 0x20
CPUD5__0__PC EQU CYREG_PRT5_PC5
CPUD5__0__PORT EQU 5
CPUD5__0__SHIFT EQU 5
CPUD5__AG EQU CYREG_PRT5_AG
CPUD5__AMUX EQU CYREG_PRT5_AMUX
CPUD5__BIE EQU CYREG_PRT5_BIE
CPUD5__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CPUD5__BYP EQU CYREG_PRT5_BYP
CPUD5__CTL EQU CYREG_PRT5_CTL
CPUD5__DM0 EQU CYREG_PRT5_DM0
CPUD5__DM1 EQU CYREG_PRT5_DM1
CPUD5__DM2 EQU CYREG_PRT5_DM2
CPUD5__DR EQU CYREG_PRT5_DR
CPUD5__INP_DIS EQU CYREG_PRT5_INP_DIS
CPUD5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
CPUD5__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CPUD5__LCD_EN EQU CYREG_PRT5_LCD_EN
CPUD5__MASK EQU 0x20
CPUD5__PORT EQU 5
CPUD5__PRT EQU CYREG_PRT5_PRT
CPUD5__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CPUD5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CPUD5__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CPUD5__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CPUD5__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CPUD5__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CPUD5__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CPUD5__PS EQU CYREG_PRT5_PS
CPUD5__SHIFT EQU 5
CPUD5__SLW EQU CYREG_PRT5_SLW

; CPUD6
CPUD6__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
CPUD6__0__MASK EQU 0x40
CPUD6__0__PC EQU CYREG_PRT5_PC6
CPUD6__0__PORT EQU 5
CPUD6__0__SHIFT EQU 6
CPUD6__AG EQU CYREG_PRT5_AG
CPUD6__AMUX EQU CYREG_PRT5_AMUX
CPUD6__BIE EQU CYREG_PRT5_BIE
CPUD6__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CPUD6__BYP EQU CYREG_PRT5_BYP
CPUD6__CTL EQU CYREG_PRT5_CTL
CPUD6__DM0 EQU CYREG_PRT5_DM0
CPUD6__DM1 EQU CYREG_PRT5_DM1
CPUD6__DM2 EQU CYREG_PRT5_DM2
CPUD6__DR EQU CYREG_PRT5_DR
CPUD6__INP_DIS EQU CYREG_PRT5_INP_DIS
CPUD6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
CPUD6__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CPUD6__LCD_EN EQU CYREG_PRT5_LCD_EN
CPUD6__MASK EQU 0x40
CPUD6__PORT EQU 5
CPUD6__PRT EQU CYREG_PRT5_PRT
CPUD6__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CPUD6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CPUD6__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CPUD6__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CPUD6__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CPUD6__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CPUD6__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CPUD6__PS EQU CYREG_PRT5_PS
CPUD6__SHIFT EQU 6
CPUD6__SLW EQU CYREG_PRT5_SLW

; CPUD7
CPUD7__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
CPUD7__0__MASK EQU 0x80
CPUD7__0__PC EQU CYREG_PRT5_PC7
CPUD7__0__PORT EQU 5
CPUD7__0__SHIFT EQU 7
CPUD7__AG EQU CYREG_PRT5_AG
CPUD7__AMUX EQU CYREG_PRT5_AMUX
CPUD7__BIE EQU CYREG_PRT5_BIE
CPUD7__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CPUD7__BYP EQU CYREG_PRT5_BYP
CPUD7__CTL EQU CYREG_PRT5_CTL
CPUD7__DM0 EQU CYREG_PRT5_DM0
CPUD7__DM1 EQU CYREG_PRT5_DM1
CPUD7__DM2 EQU CYREG_PRT5_DM2
CPUD7__DR EQU CYREG_PRT5_DR
CPUD7__INP_DIS EQU CYREG_PRT5_INP_DIS
CPUD7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
CPUD7__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CPUD7__LCD_EN EQU CYREG_PRT5_LCD_EN
CPUD7__MASK EQU 0x80
CPUD7__PORT EQU 5
CPUD7__PRT EQU CYREG_PRT5_PRT
CPUD7__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CPUD7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CPUD7__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CPUD7__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CPUD7__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CPUD7__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CPUD7__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CPUD7__PS EQU CYREG_PRT5_PS
CPUD7__SHIFT EQU 7
CPUD7__SLW EQU CYREG_PRT5_SLW

; INT_n
INT_n__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
INT_n__0__MASK EQU 0x08
INT_n__0__PC EQU CYREG_PRT3_PC3
INT_n__0__PORT EQU 3
INT_n__0__SHIFT EQU 3
INT_n__AG EQU CYREG_PRT3_AG
INT_n__AMUX EQU CYREG_PRT3_AMUX
INT_n__BIE EQU CYREG_PRT3_BIE
INT_n__BIT_MASK EQU CYREG_PRT3_BIT_MASK
INT_n__BYP EQU CYREG_PRT3_BYP
INT_n__CTL EQU CYREG_PRT3_CTL
INT_n__DM0 EQU CYREG_PRT3_DM0
INT_n__DM1 EQU CYREG_PRT3_DM1
INT_n__DM2 EQU CYREG_PRT3_DM2
INT_n__DR EQU CYREG_PRT3_DR
INT_n__INP_DIS EQU CYREG_PRT3_INP_DIS
INT_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
INT_n__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
INT_n__LCD_EN EQU CYREG_PRT3_LCD_EN
INT_n__MASK EQU 0x08
INT_n__PORT EQU 3
INT_n__PRT EQU CYREG_PRT3_PRT
INT_n__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
INT_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
INT_n__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
INT_n__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
INT_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
INT_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
INT_n__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
INT_n__PS EQU CYREG_PRT3_PS
INT_n__SHIFT EQU 3
INT_n__SLW EQU CYREG_PRT3_SLW

; NMI_n
NMI_n__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
NMI_n__0__MASK EQU 0x10
NMI_n__0__PC EQU CYREG_PRT3_PC4
NMI_n__0__PORT EQU 3
NMI_n__0__SHIFT EQU 4
NMI_n__AG EQU CYREG_PRT3_AG
NMI_n__AMUX EQU CYREG_PRT3_AMUX
NMI_n__BIE EQU CYREG_PRT3_BIE
NMI_n__BIT_MASK EQU CYREG_PRT3_BIT_MASK
NMI_n__BYP EQU CYREG_PRT3_BYP
NMI_n__CTL EQU CYREG_PRT3_CTL
NMI_n__DM0 EQU CYREG_PRT3_DM0
NMI_n__DM1 EQU CYREG_PRT3_DM1
NMI_n__DM2 EQU CYREG_PRT3_DM2
NMI_n__DR EQU CYREG_PRT3_DR
NMI_n__INP_DIS EQU CYREG_PRT3_INP_DIS
NMI_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
NMI_n__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
NMI_n__LCD_EN EQU CYREG_PRT3_LCD_EN
NMI_n__MASK EQU 0x10
NMI_n__PORT EQU 3
NMI_n__PRT EQU CYREG_PRT3_PRT
NMI_n__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
NMI_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
NMI_n__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
NMI_n__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
NMI_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
NMI_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
NMI_n__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
NMI_n__PS EQU CYREG_PRT3_PS
NMI_n__SHIFT EQU 4
NMI_n__SLW EQU CYREG_PRT3_SLW

; CPUA10
CPUA10__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
CPUA10__0__MASK EQU 0x04
CPUA10__0__PC EQU CYREG_PRT6_PC2
CPUA10__0__PORT EQU 6
CPUA10__0__SHIFT EQU 2
CPUA10__AG EQU CYREG_PRT6_AG
CPUA10__AMUX EQU CYREG_PRT6_AMUX
CPUA10__BIE EQU CYREG_PRT6_BIE
CPUA10__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CPUA10__BYP EQU CYREG_PRT6_BYP
CPUA10__CTL EQU CYREG_PRT6_CTL
CPUA10__DM0 EQU CYREG_PRT6_DM0
CPUA10__DM1 EQU CYREG_PRT6_DM1
CPUA10__DM2 EQU CYREG_PRT6_DM2
CPUA10__DR EQU CYREG_PRT6_DR
CPUA10__INP_DIS EQU CYREG_PRT6_INP_DIS
CPUA10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
CPUA10__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CPUA10__LCD_EN EQU CYREG_PRT6_LCD_EN
CPUA10__MASK EQU 0x04
CPUA10__PORT EQU 6
CPUA10__PRT EQU CYREG_PRT6_PRT
CPUA10__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CPUA10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CPUA10__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CPUA10__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CPUA10__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CPUA10__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CPUA10__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CPUA10__PS EQU CYREG_PRT6_PS
CPUA10__SHIFT EQU 2
CPUA10__SLW EQU CYREG_PRT6_SLW

; CPUA11
CPUA11__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
CPUA11__0__MASK EQU 0x08
CPUA11__0__PC EQU CYREG_PRT6_PC3
CPUA11__0__PORT EQU 6
CPUA11__0__SHIFT EQU 3
CPUA11__AG EQU CYREG_PRT6_AG
CPUA11__AMUX EQU CYREG_PRT6_AMUX
CPUA11__BIE EQU CYREG_PRT6_BIE
CPUA11__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CPUA11__BYP EQU CYREG_PRT6_BYP
CPUA11__CTL EQU CYREG_PRT6_CTL
CPUA11__DM0 EQU CYREG_PRT6_DM0
CPUA11__DM1 EQU CYREG_PRT6_DM1
CPUA11__DM2 EQU CYREG_PRT6_DM2
CPUA11__DR EQU CYREG_PRT6_DR
CPUA11__INP_DIS EQU CYREG_PRT6_INP_DIS
CPUA11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
CPUA11__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CPUA11__LCD_EN EQU CYREG_PRT6_LCD_EN
CPUA11__MASK EQU 0x08
CPUA11__PORT EQU 6
CPUA11__PRT EQU CYREG_PRT6_PRT
CPUA11__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CPUA11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CPUA11__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CPUA11__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CPUA11__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CPUA11__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CPUA11__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CPUA11__PS EQU CYREG_PRT6_PS
CPUA11__SHIFT EQU 3
CPUA11__SLW EQU CYREG_PRT6_SLW

; CPUA12
CPUA12__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
CPUA12__0__MASK EQU 0x10
CPUA12__0__PC EQU CYREG_PRT6_PC4
CPUA12__0__PORT EQU 6
CPUA12__0__SHIFT EQU 4
CPUA12__AG EQU CYREG_PRT6_AG
CPUA12__AMUX EQU CYREG_PRT6_AMUX
CPUA12__BIE EQU CYREG_PRT6_BIE
CPUA12__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CPUA12__BYP EQU CYREG_PRT6_BYP
CPUA12__CTL EQU CYREG_PRT6_CTL
CPUA12__DM0 EQU CYREG_PRT6_DM0
CPUA12__DM1 EQU CYREG_PRT6_DM1
CPUA12__DM2 EQU CYREG_PRT6_DM2
CPUA12__DR EQU CYREG_PRT6_DR
CPUA12__INP_DIS EQU CYREG_PRT6_INP_DIS
CPUA12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
CPUA12__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CPUA12__LCD_EN EQU CYREG_PRT6_LCD_EN
CPUA12__MASK EQU 0x10
CPUA12__PORT EQU 6
CPUA12__PRT EQU CYREG_PRT6_PRT
CPUA12__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CPUA12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CPUA12__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CPUA12__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CPUA12__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CPUA12__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CPUA12__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CPUA12__PS EQU CYREG_PRT6_PS
CPUA12__SHIFT EQU 4
CPUA12__SLW EQU CYREG_PRT6_SLW

; CPUA13
CPUA13__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
CPUA13__0__MASK EQU 0x20
CPUA13__0__PC EQU CYREG_PRT6_PC5
CPUA13__0__PORT EQU 6
CPUA13__0__SHIFT EQU 5
CPUA13__AG EQU CYREG_PRT6_AG
CPUA13__AMUX EQU CYREG_PRT6_AMUX
CPUA13__BIE EQU CYREG_PRT6_BIE
CPUA13__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CPUA13__BYP EQU CYREG_PRT6_BYP
CPUA13__CTL EQU CYREG_PRT6_CTL
CPUA13__DM0 EQU CYREG_PRT6_DM0
CPUA13__DM1 EQU CYREG_PRT6_DM1
CPUA13__DM2 EQU CYREG_PRT6_DM2
CPUA13__DR EQU CYREG_PRT6_DR
CPUA13__INP_DIS EQU CYREG_PRT6_INP_DIS
CPUA13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
CPUA13__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CPUA13__LCD_EN EQU CYREG_PRT6_LCD_EN
CPUA13__MASK EQU 0x20
CPUA13__PORT EQU 6
CPUA13__PRT EQU CYREG_PRT6_PRT
CPUA13__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CPUA13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CPUA13__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CPUA13__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CPUA13__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CPUA13__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CPUA13__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CPUA13__PS EQU CYREG_PRT6_PS
CPUA13__SHIFT EQU 5
CPUA13__SLW EQU CYREG_PRT6_SLW

; CPUA14
CPUA14__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
CPUA14__0__MASK EQU 0x40
CPUA14__0__PC EQU CYREG_PRT6_PC6
CPUA14__0__PORT EQU 6
CPUA14__0__SHIFT EQU 6
CPUA14__AG EQU CYREG_PRT6_AG
CPUA14__AMUX EQU CYREG_PRT6_AMUX
CPUA14__BIE EQU CYREG_PRT6_BIE
CPUA14__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CPUA14__BYP EQU CYREG_PRT6_BYP
CPUA14__CTL EQU CYREG_PRT6_CTL
CPUA14__DM0 EQU CYREG_PRT6_DM0
CPUA14__DM1 EQU CYREG_PRT6_DM1
CPUA14__DM2 EQU CYREG_PRT6_DM2
CPUA14__DR EQU CYREG_PRT6_DR
CPUA14__INP_DIS EQU CYREG_PRT6_INP_DIS
CPUA14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
CPUA14__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CPUA14__LCD_EN EQU CYREG_PRT6_LCD_EN
CPUA14__MASK EQU 0x40
CPUA14__PORT EQU 6
CPUA14__PRT EQU CYREG_PRT6_PRT
CPUA14__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CPUA14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CPUA14__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CPUA14__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CPUA14__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CPUA14__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CPUA14__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CPUA14__PS EQU CYREG_PRT6_PS
CPUA14__SHIFT EQU 6
CPUA14__SLW EQU CYREG_PRT6_SLW

; CPUA15
CPUA15__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
CPUA15__0__MASK EQU 0x80
CPUA15__0__PC EQU CYREG_PRT6_PC7
CPUA15__0__PORT EQU 6
CPUA15__0__SHIFT EQU 7
CPUA15__AG EQU CYREG_PRT6_AG
CPUA15__AMUX EQU CYREG_PRT6_AMUX
CPUA15__BIE EQU CYREG_PRT6_BIE
CPUA15__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CPUA15__BYP EQU CYREG_PRT6_BYP
CPUA15__CTL EQU CYREG_PRT6_CTL
CPUA15__DM0 EQU CYREG_PRT6_DM0
CPUA15__DM1 EQU CYREG_PRT6_DM1
CPUA15__DM2 EQU CYREG_PRT6_DM2
CPUA15__DR EQU CYREG_PRT6_DR
CPUA15__INP_DIS EQU CYREG_PRT6_INP_DIS
CPUA15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
CPUA15__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CPUA15__LCD_EN EQU CYREG_PRT6_LCD_EN
CPUA15__MASK EQU 0x80
CPUA15__PORT EQU 6
CPUA15__PRT EQU CYREG_PRT6_PRT
CPUA15__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CPUA15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CPUA15__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CPUA15__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CPUA15__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CPUA15__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CPUA15__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CPUA15__PS EQU CYREG_PRT6_PS
CPUA15__SHIFT EQU 7
CPUA15__SLW EQU CYREG_PRT6_SLW

; HALT_n
HALT_n__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
HALT_n__0__MASK EQU 0x01
HALT_n__0__PC EQU CYREG_PRT3_PC0
HALT_n__0__PORT EQU 3
HALT_n__0__SHIFT EQU 0
HALT_n__AG EQU CYREG_PRT3_AG
HALT_n__AMUX EQU CYREG_PRT3_AMUX
HALT_n__BIE EQU CYREG_PRT3_BIE
HALT_n__BIT_MASK EQU CYREG_PRT3_BIT_MASK
HALT_n__BYP EQU CYREG_PRT3_BYP
HALT_n__CTL EQU CYREG_PRT3_CTL
HALT_n__DM0 EQU CYREG_PRT3_DM0
HALT_n__DM1 EQU CYREG_PRT3_DM1
HALT_n__DM2 EQU CYREG_PRT3_DM2
HALT_n__DR EQU CYREG_PRT3_DR
HALT_n__INP_DIS EQU CYREG_PRT3_INP_DIS
HALT_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
HALT_n__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
HALT_n__LCD_EN EQU CYREG_PRT3_LCD_EN
HALT_n__MASK EQU 0x01
HALT_n__PORT EQU 3
HALT_n__PRT EQU CYREG_PRT3_PRT
HALT_n__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
HALT_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
HALT_n__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
HALT_n__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
HALT_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
HALT_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
HALT_n__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
HALT_n__PS EQU CYREG_PRT3_PS
HALT_n__SHIFT EQU 0
HALT_n__SLW EQU CYREG_PRT3_SLW

; IORQ_n
IORQ_n__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
IORQ_n__0__MASK EQU 0x20
IORQ_n__0__PC EQU CYREG_PRT3_PC5
IORQ_n__0__PORT EQU 3
IORQ_n__0__SHIFT EQU 5
IORQ_n__AG EQU CYREG_PRT3_AG
IORQ_n__AMUX EQU CYREG_PRT3_AMUX
IORQ_n__BIE EQU CYREG_PRT3_BIE
IORQ_n__BIT_MASK EQU CYREG_PRT3_BIT_MASK
IORQ_n__BYP EQU CYREG_PRT3_BYP
IORQ_n__CTL EQU CYREG_PRT3_CTL
IORQ_n__DM0 EQU CYREG_PRT3_DM0
IORQ_n__DM1 EQU CYREG_PRT3_DM1
IORQ_n__DM2 EQU CYREG_PRT3_DM2
IORQ_n__DR EQU CYREG_PRT3_DR
IORQ_n__INP_DIS EQU CYREG_PRT3_INP_DIS
IORQ_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
IORQ_n__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
IORQ_n__LCD_EN EQU CYREG_PRT3_LCD_EN
IORQ_n__MASK EQU 0x20
IORQ_n__PORT EQU 3
IORQ_n__PRT EQU CYREG_PRT3_PRT
IORQ_n__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
IORQ_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
IORQ_n__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
IORQ_n__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
IORQ_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
IORQ_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
IORQ_n__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
IORQ_n__PS EQU CYREG_PRT3_PS
IORQ_n__SHIFT EQU 5
IORQ_n__SLW EQU CYREG_PRT3_SLW

; MREQ_n
MREQ_n__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
MREQ_n__0__MASK EQU 0x01
MREQ_n__0__PC EQU CYREG_PRT12_PC0
MREQ_n__0__PORT EQU 12
MREQ_n__0__SHIFT EQU 0
MREQ_n__AG EQU CYREG_PRT12_AG
MREQ_n__BIE EQU CYREG_PRT12_BIE
MREQ_n__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MREQ_n__BYP EQU CYREG_PRT12_BYP
MREQ_n__DM0 EQU CYREG_PRT12_DM0
MREQ_n__DM1 EQU CYREG_PRT12_DM1
MREQ_n__DM2 EQU CYREG_PRT12_DM2
MREQ_n__DR EQU CYREG_PRT12_DR
MREQ_n__INP_DIS EQU CYREG_PRT12_INP_DIS
MREQ_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MREQ_n__MASK EQU 0x01
MREQ_n__PORT EQU 12
MREQ_n__PRT EQU CYREG_PRT12_PRT
MREQ_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MREQ_n__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MREQ_n__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MREQ_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MREQ_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MREQ_n__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MREQ_n__PS EQU CYREG_PRT12_PS
MREQ_n__SHIFT EQU 0
MREQ_n__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MREQ_n__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MREQ_n__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MREQ_n__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MREQ_n__SLW EQU CYREG_PRT12_SLW

; OSC_IN
OSC_IN__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
OSC_IN__0__MASK EQU 0x10
OSC_IN__0__PC EQU CYREG_IO_PC_PRT15_PC4
OSC_IN__0__PORT EQU 15
OSC_IN__0__SHIFT EQU 4
OSC_IN__AG EQU CYREG_PRT15_AG
OSC_IN__AMUX EQU CYREG_PRT15_AMUX
OSC_IN__BIE EQU CYREG_PRT15_BIE
OSC_IN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
OSC_IN__BYP EQU CYREG_PRT15_BYP
OSC_IN__CTL EQU CYREG_PRT15_CTL
OSC_IN__DM0 EQU CYREG_PRT15_DM0
OSC_IN__DM1 EQU CYREG_PRT15_DM1
OSC_IN__DM2 EQU CYREG_PRT15_DM2
OSC_IN__DR EQU CYREG_PRT15_DR
OSC_IN__INP_DIS EQU CYREG_PRT15_INP_DIS
OSC_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
OSC_IN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
OSC_IN__LCD_EN EQU CYREG_PRT15_LCD_EN
OSC_IN__MASK EQU 0x10
OSC_IN__PORT EQU 15
OSC_IN__PRT EQU CYREG_PRT15_PRT
OSC_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
OSC_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
OSC_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
OSC_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
OSC_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
OSC_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
OSC_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
OSC_IN__PS EQU CYREG_PRT15_PS
OSC_IN__SHIFT EQU 4
OSC_IN__SLW EQU CYREG_PRT15_SLW

; SPI_SS
SPI_SS__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
SPI_SS__0__MASK EQU 0x80
SPI_SS__0__PC EQU CYREG_PRT0_PC7
SPI_SS__0__PORT EQU 0
SPI_SS__0__SHIFT EQU 7
SPI_SS__AG EQU CYREG_PRT0_AG
SPI_SS__AMUX EQU CYREG_PRT0_AMUX
SPI_SS__BIE EQU CYREG_PRT0_BIE
SPI_SS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SPI_SS__BYP EQU CYREG_PRT0_BYP
SPI_SS__CTL EQU CYREG_PRT0_CTL
SPI_SS__DM0 EQU CYREG_PRT0_DM0
SPI_SS__DM1 EQU CYREG_PRT0_DM1
SPI_SS__DM2 EQU CYREG_PRT0_DM2
SPI_SS__DR EQU CYREG_PRT0_DR
SPI_SS__INP_DIS EQU CYREG_PRT0_INP_DIS
SPI_SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SPI_SS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SPI_SS__LCD_EN EQU CYREG_PRT0_LCD_EN
SPI_SS__MASK EQU 0x80
SPI_SS__PORT EQU 0
SPI_SS__PRT EQU CYREG_PRT0_PRT
SPI_SS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SPI_SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SPI_SS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SPI_SS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SPI_SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SPI_SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SPI_SS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SPI_SS__PS EQU CYREG_PRT0_PS
SPI_SS__SHIFT EQU 7
SPI_SS__SLW EQU CYREG_PRT0_SLW
SPI_SS_Out_Sync_ctrl_reg__0__MASK EQU 0x01
SPI_SS_Out_Sync_ctrl_reg__0__POS EQU 0
SPI_SS_Out_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPI_SS_Out_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SPI_SS_Out_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SPI_SS_Out_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SPI_SS_Out_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SPI_SS_Out_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SPI_SS_Out_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SPI_SS_Out_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SPI_SS_Out_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SPI_SS_Out_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPI_SS_Out_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
SPI_SS_Out_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SPI_SS_Out_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
SPI_SS_Out_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SPI_SS_Out_Sync_ctrl_reg__MASK EQU 0x01
SPI_SS_Out_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPI_SS_Out_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPI_SS_Out_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

; BUSRQ_n
BUSRQ_n__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
BUSRQ_n__0__MASK EQU 0x02
BUSRQ_n__0__PC EQU CYREG_IO_PC_PRT15_PC1
BUSRQ_n__0__PORT EQU 15
BUSRQ_n__0__SHIFT EQU 1
BUSRQ_n__AG EQU CYREG_PRT15_AG
BUSRQ_n__AMUX EQU CYREG_PRT15_AMUX
BUSRQ_n__BIE EQU CYREG_PRT15_BIE
BUSRQ_n__BIT_MASK EQU CYREG_PRT15_BIT_MASK
BUSRQ_n__BYP EQU CYREG_PRT15_BYP
BUSRQ_n__CTL EQU CYREG_PRT15_CTL
BUSRQ_n__DM0 EQU CYREG_PRT15_DM0
BUSRQ_n__DM1 EQU CYREG_PRT15_DM1
BUSRQ_n__DM2 EQU CYREG_PRT15_DM2
BUSRQ_n__DR EQU CYREG_PRT15_DR
BUSRQ_n__INP_DIS EQU CYREG_PRT15_INP_DIS
BUSRQ_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
BUSRQ_n__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
BUSRQ_n__LCD_EN EQU CYREG_PRT15_LCD_EN
BUSRQ_n__MASK EQU 0x02
BUSRQ_n__PORT EQU 15
BUSRQ_n__PRT EQU CYREG_PRT15_PRT
BUSRQ_n__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
BUSRQ_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
BUSRQ_n__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
BUSRQ_n__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
BUSRQ_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
BUSRQ_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
BUSRQ_n__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
BUSRQ_n__PS EQU CYREG_PRT15_PS
BUSRQ_n__SHIFT EQU 1
BUSRQ_n__SLW EQU CYREG_PRT15_SLW

; CPURD_n
CPURD_n__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
CPURD_n__0__MASK EQU 0x80
CPURD_n__0__PC EQU CYREG_PRT3_PC7
CPURD_n__0__PORT EQU 3
CPURD_n__0__SHIFT EQU 7
CPURD_n__AG EQU CYREG_PRT3_AG
CPURD_n__AMUX EQU CYREG_PRT3_AMUX
CPURD_n__BIE EQU CYREG_PRT3_BIE
CPURD_n__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CPURD_n__BYP EQU CYREG_PRT3_BYP
CPURD_n__CTL EQU CYREG_PRT3_CTL
CPURD_n__DM0 EQU CYREG_PRT3_DM0
CPURD_n__DM1 EQU CYREG_PRT3_DM1
CPURD_n__DM2 EQU CYREG_PRT3_DM2
CPURD_n__DR EQU CYREG_PRT3_DR
CPURD_n__INP_DIS EQU CYREG_PRT3_INP_DIS
CPURD_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CPURD_n__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CPURD_n__LCD_EN EQU CYREG_PRT3_LCD_EN
CPURD_n__MASK EQU 0x80
CPURD_n__PORT EQU 3
CPURD_n__PRT EQU CYREG_PRT3_PRT
CPURD_n__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CPURD_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CPURD_n__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CPURD_n__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CPURD_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CPURD_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CPURD_n__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CPURD_n__PS EQU CYREG_PRT3_PS
CPURD_n__SHIFT EQU 7
CPURD_n__SLW EQU CYREG_PRT3_SLW

; CPURSTn
CPURSTn__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
CPURSTn__0__MASK EQU 0x20
CPURSTn__0__PC EQU CYREG_PRT1_PC5
CPURSTn__0__PORT EQU 1
CPURSTn__0__SHIFT EQU 5
CPURSTn__AG EQU CYREG_PRT1_AG
CPURSTn__AMUX EQU CYREG_PRT1_AMUX
CPURSTn__BIE EQU CYREG_PRT1_BIE
CPURSTn__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CPURSTn__BYP EQU CYREG_PRT1_BYP
CPURSTn__CTL EQU CYREG_PRT1_CTL
CPURSTn__DM0 EQU CYREG_PRT1_DM0
CPURSTn__DM1 EQU CYREG_PRT1_DM1
CPURSTn__DM2 EQU CYREG_PRT1_DM2
CPURSTn__DR EQU CYREG_PRT1_DR
CPURSTn__INP_DIS EQU CYREG_PRT1_INP_DIS
CPURSTn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CPURSTn__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CPURSTn__LCD_EN EQU CYREG_PRT1_LCD_EN
CPURSTn__MASK EQU 0x20
CPURSTn__PORT EQU 1
CPURSTn__PRT EQU CYREG_PRT1_PRT
CPURSTn__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CPURSTn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CPURSTn__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CPURSTn__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CPURSTn__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CPURSTn__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CPURSTn__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CPURSTn__PS EQU CYREG_PRT1_PS
CPURSTn__SHIFT EQU 5
CPURSTn__SLW EQU CYREG_PRT1_SLW

; CPUWR_n
CPUWR_n__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
CPUWR_n__0__MASK EQU 0x40
CPUWR_n__0__PC EQU CYREG_PRT3_PC6
CPUWR_n__0__PORT EQU 3
CPUWR_n__0__SHIFT EQU 6
CPUWR_n__AG EQU CYREG_PRT3_AG
CPUWR_n__AMUX EQU CYREG_PRT3_AMUX
CPUWR_n__BIE EQU CYREG_PRT3_BIE
CPUWR_n__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CPUWR_n__BYP EQU CYREG_PRT3_BYP
CPUWR_n__CTL EQU CYREG_PRT3_CTL
CPUWR_n__DM0 EQU CYREG_PRT3_DM0
CPUWR_n__DM1 EQU CYREG_PRT3_DM1
CPUWR_n__DM2 EQU CYREG_PRT3_DM2
CPUWR_n__DR EQU CYREG_PRT3_DR
CPUWR_n__INP_DIS EQU CYREG_PRT3_INP_DIS
CPUWR_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CPUWR_n__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CPUWR_n__LCD_EN EQU CYREG_PRT3_LCD_EN
CPUWR_n__MASK EQU 0x40
CPUWR_n__PORT EQU 3
CPUWR_n__PRT EQU CYREG_PRT3_PRT
CPUWR_n__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CPUWR_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CPUWR_n__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CPUWR_n__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CPUWR_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CPUWR_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CPUWR_n__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CPUWR_n__PS EQU CYREG_PRT3_PS
CPUWR_n__SHIFT EQU 6
CPUWR_n__SLW EQU CYREG_PRT3_SLW

; CPU_CLK
CPU_CLK__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
CPU_CLK__0__MASK EQU 0x01
CPU_CLK__0__PC EQU CYREG_PRT0_PC0
CPU_CLK__0__PORT EQU 0
CPU_CLK__0__SHIFT EQU 0
CPU_CLK__AG EQU CYREG_PRT0_AG
CPU_CLK__AMUX EQU CYREG_PRT0_AMUX
CPU_CLK__BIE EQU CYREG_PRT0_BIE
CPU_CLK__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CPU_CLK__BYP EQU CYREG_PRT0_BYP
CPU_CLK__CTL EQU CYREG_PRT0_CTL
CPU_CLK__DM0 EQU CYREG_PRT0_DM0
CPU_CLK__DM1 EQU CYREG_PRT0_DM1
CPU_CLK__DM2 EQU CYREG_PRT0_DM2
CPU_CLK__DR EQU CYREG_PRT0_DR
CPU_CLK__INP_DIS EQU CYREG_PRT0_INP_DIS
CPU_CLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CPU_CLK__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CPU_CLK__LCD_EN EQU CYREG_PRT0_LCD_EN
CPU_CLK__MASK EQU 0x01
CPU_CLK__PORT EQU 0
CPU_CLK__PRT EQU CYREG_PRT0_PRT
CPU_CLK__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CPU_CLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CPU_CLK__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CPU_CLK__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CPU_CLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CPU_CLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CPU_CLK__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CPU_CLK__PS EQU CYREG_PRT0_PS
CPU_CLK__SHIFT EQU 0
CPU_CLK__SLW EQU CYREG_PRT0_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x02
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x04
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x04

; MEMRD_n
MEMRD_n__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
MEMRD_n__0__MASK EQU 0x02
MEMRD_n__0__PC EQU CYREG_PRT0_PC1
MEMRD_n__0__PORT EQU 0
MEMRD_n__0__SHIFT EQU 1
MEMRD_n__AG EQU CYREG_PRT0_AG
MEMRD_n__AMUX EQU CYREG_PRT0_AMUX
MEMRD_n__BIE EQU CYREG_PRT0_BIE
MEMRD_n__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MEMRD_n__BYP EQU CYREG_PRT0_BYP
MEMRD_n__CTL EQU CYREG_PRT0_CTL
MEMRD_n__DM0 EQU CYREG_PRT0_DM0
MEMRD_n__DM1 EQU CYREG_PRT0_DM1
MEMRD_n__DM2 EQU CYREG_PRT0_DM2
MEMRD_n__DR EQU CYREG_PRT0_DR
MEMRD_n__INP_DIS EQU CYREG_PRT0_INP_DIS
MEMRD_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MEMRD_n__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MEMRD_n__LCD_EN EQU CYREG_PRT0_LCD_EN
MEMRD_n__MASK EQU 0x02
MEMRD_n__PORT EQU 0
MEMRD_n__PRT EQU CYREG_PRT0_PRT
MEMRD_n__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MEMRD_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MEMRD_n__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MEMRD_n__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MEMRD_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MEMRD_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MEMRD_n__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MEMRD_n__PS EQU CYREG_PRT0_PS
MEMRD_n__SHIFT EQU 1
MEMRD_n__SLW EQU CYREG_PRT0_SLW

; MEMWR_n
MEMWR_n__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
MEMWR_n__0__MASK EQU 0x04
MEMWR_n__0__PC EQU CYREG_PRT0_PC2
MEMWR_n__0__PORT EQU 0
MEMWR_n__0__SHIFT EQU 2
MEMWR_n__AG EQU CYREG_PRT0_AG
MEMWR_n__AMUX EQU CYREG_PRT0_AMUX
MEMWR_n__BIE EQU CYREG_PRT0_BIE
MEMWR_n__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MEMWR_n__BYP EQU CYREG_PRT0_BYP
MEMWR_n__CTL EQU CYREG_PRT0_CTL
MEMWR_n__DM0 EQU CYREG_PRT0_DM0
MEMWR_n__DM1 EQU CYREG_PRT0_DM1
MEMWR_n__DM2 EQU CYREG_PRT0_DM2
MEMWR_n__DR EQU CYREG_PRT0_DR
MEMWR_n__INP_DIS EQU CYREG_PRT0_INP_DIS
MEMWR_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MEMWR_n__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MEMWR_n__LCD_EN EQU CYREG_PRT0_LCD_EN
MEMWR_n__MASK EQU 0x04
MEMWR_n__PORT EQU 0
MEMWR_n__PRT EQU CYREG_PRT0_PRT
MEMWR_n__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MEMWR_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MEMWR_n__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MEMWR_n__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MEMWR_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MEMWR_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MEMWR_n__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MEMWR_n__PS EQU CYREG_PRT0_PS
MEMWR_n__SHIFT EQU 2
MEMWR_n__SLW EQU CYREG_PRT0_SLW

; SRAMA11
SRAMA11__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
SRAMA11__0__MASK EQU 0x01
SRAMA11__0__PC EQU CYREG_PRT2_PC0
SRAMA11__0__PORT EQU 2
SRAMA11__0__SHIFT EQU 0
SRAMA11__AG EQU CYREG_PRT2_AG
SRAMA11__AMUX EQU CYREG_PRT2_AMUX
SRAMA11__BIE EQU CYREG_PRT2_BIE
SRAMA11__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRAMA11__BYP EQU CYREG_PRT2_BYP
SRAMA11__CTL EQU CYREG_PRT2_CTL
SRAMA11__DM0 EQU CYREG_PRT2_DM0
SRAMA11__DM1 EQU CYREG_PRT2_DM1
SRAMA11__DM2 EQU CYREG_PRT2_DM2
SRAMA11__DR EQU CYREG_PRT2_DR
SRAMA11__INP_DIS EQU CYREG_PRT2_INP_DIS
SRAMA11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SRAMA11__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRAMA11__LCD_EN EQU CYREG_PRT2_LCD_EN
SRAMA11__MASK EQU 0x01
SRAMA11__PORT EQU 2
SRAMA11__PRT EQU CYREG_PRT2_PRT
SRAMA11__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRAMA11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRAMA11__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRAMA11__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRAMA11__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRAMA11__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRAMA11__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRAMA11__PS EQU CYREG_PRT2_PS
SRAMA11__SHIFT EQU 0
SRAMA11__SLW EQU CYREG_PRT2_SLW

; SRAMA12
SRAMA12__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
SRAMA12__0__MASK EQU 0x02
SRAMA12__0__PC EQU CYREG_PRT2_PC1
SRAMA12__0__PORT EQU 2
SRAMA12__0__SHIFT EQU 1
SRAMA12__AG EQU CYREG_PRT2_AG
SRAMA12__AMUX EQU CYREG_PRT2_AMUX
SRAMA12__BIE EQU CYREG_PRT2_BIE
SRAMA12__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRAMA12__BYP EQU CYREG_PRT2_BYP
SRAMA12__CTL EQU CYREG_PRT2_CTL
SRAMA12__DM0 EQU CYREG_PRT2_DM0
SRAMA12__DM1 EQU CYREG_PRT2_DM1
SRAMA12__DM2 EQU CYREG_PRT2_DM2
SRAMA12__DR EQU CYREG_PRT2_DR
SRAMA12__INP_DIS EQU CYREG_PRT2_INP_DIS
SRAMA12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SRAMA12__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRAMA12__LCD_EN EQU CYREG_PRT2_LCD_EN
SRAMA12__MASK EQU 0x02
SRAMA12__PORT EQU 2
SRAMA12__PRT EQU CYREG_PRT2_PRT
SRAMA12__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRAMA12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRAMA12__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRAMA12__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRAMA12__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRAMA12__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRAMA12__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRAMA12__PS EQU CYREG_PRT2_PS
SRAMA12__SHIFT EQU 1
SRAMA12__SLW EQU CYREG_PRT2_SLW

; SRAMA13
SRAMA13__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
SRAMA13__0__MASK EQU 0x04
SRAMA13__0__PC EQU CYREG_PRT2_PC2
SRAMA13__0__PORT EQU 2
SRAMA13__0__SHIFT EQU 2
SRAMA13__AG EQU CYREG_PRT2_AG
SRAMA13__AMUX EQU CYREG_PRT2_AMUX
SRAMA13__BIE EQU CYREG_PRT2_BIE
SRAMA13__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRAMA13__BYP EQU CYREG_PRT2_BYP
SRAMA13__CTL EQU CYREG_PRT2_CTL
SRAMA13__DM0 EQU CYREG_PRT2_DM0
SRAMA13__DM1 EQU CYREG_PRT2_DM1
SRAMA13__DM2 EQU CYREG_PRT2_DM2
SRAMA13__DR EQU CYREG_PRT2_DR
SRAMA13__INP_DIS EQU CYREG_PRT2_INP_DIS
SRAMA13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SRAMA13__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRAMA13__LCD_EN EQU CYREG_PRT2_LCD_EN
SRAMA13__MASK EQU 0x04
SRAMA13__PORT EQU 2
SRAMA13__PRT EQU CYREG_PRT2_PRT
SRAMA13__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRAMA13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRAMA13__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRAMA13__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRAMA13__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRAMA13__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRAMA13__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRAMA13__PS EQU CYREG_PRT2_PS
SRAMA13__SHIFT EQU 2
SRAMA13__SLW EQU CYREG_PRT2_SLW

; SRAMA14
SRAMA14__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
SRAMA14__0__MASK EQU 0x08
SRAMA14__0__PC EQU CYREG_PRT2_PC3
SRAMA14__0__PORT EQU 2
SRAMA14__0__SHIFT EQU 3
SRAMA14__AG EQU CYREG_PRT2_AG
SRAMA14__AMUX EQU CYREG_PRT2_AMUX
SRAMA14__BIE EQU CYREG_PRT2_BIE
SRAMA14__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRAMA14__BYP EQU CYREG_PRT2_BYP
SRAMA14__CTL EQU CYREG_PRT2_CTL
SRAMA14__DM0 EQU CYREG_PRT2_DM0
SRAMA14__DM1 EQU CYREG_PRT2_DM1
SRAMA14__DM2 EQU CYREG_PRT2_DM2
SRAMA14__DR EQU CYREG_PRT2_DR
SRAMA14__INP_DIS EQU CYREG_PRT2_INP_DIS
SRAMA14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SRAMA14__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRAMA14__LCD_EN EQU CYREG_PRT2_LCD_EN
SRAMA14__MASK EQU 0x08
SRAMA14__PORT EQU 2
SRAMA14__PRT EQU CYREG_PRT2_PRT
SRAMA14__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRAMA14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRAMA14__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRAMA14__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRAMA14__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRAMA14__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRAMA14__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRAMA14__PS EQU CYREG_PRT2_PS
SRAMA14__SHIFT EQU 3
SRAMA14__SLW EQU CYREG_PRT2_SLW

; SRAMA15
SRAMA15__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
SRAMA15__0__MASK EQU 0x10
SRAMA15__0__PC EQU CYREG_PRT2_PC4
SRAMA15__0__PORT EQU 2
SRAMA15__0__SHIFT EQU 4
SRAMA15__AG EQU CYREG_PRT2_AG
SRAMA15__AMUX EQU CYREG_PRT2_AMUX
SRAMA15__BIE EQU CYREG_PRT2_BIE
SRAMA15__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRAMA15__BYP EQU CYREG_PRT2_BYP
SRAMA15__CTL EQU CYREG_PRT2_CTL
SRAMA15__DM0 EQU CYREG_PRT2_DM0
SRAMA15__DM1 EQU CYREG_PRT2_DM1
SRAMA15__DM2 EQU CYREG_PRT2_DM2
SRAMA15__DR EQU CYREG_PRT2_DR
SRAMA15__INP_DIS EQU CYREG_PRT2_INP_DIS
SRAMA15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SRAMA15__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRAMA15__LCD_EN EQU CYREG_PRT2_LCD_EN
SRAMA15__MASK EQU 0x10
SRAMA15__PORT EQU 2
SRAMA15__PRT EQU CYREG_PRT2_PRT
SRAMA15__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRAMA15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRAMA15__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRAMA15__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRAMA15__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRAMA15__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRAMA15__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRAMA15__PS EQU CYREG_PRT2_PS
SRAMA15__SHIFT EQU 4
SRAMA15__SLW EQU CYREG_PRT2_SLW

; SRAMA16
SRAMA16__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
SRAMA16__0__MASK EQU 0x20
SRAMA16__0__PC EQU CYREG_PRT2_PC5
SRAMA16__0__PORT EQU 2
SRAMA16__0__SHIFT EQU 5
SRAMA16__AG EQU CYREG_PRT2_AG
SRAMA16__AMUX EQU CYREG_PRT2_AMUX
SRAMA16__BIE EQU CYREG_PRT2_BIE
SRAMA16__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRAMA16__BYP EQU CYREG_PRT2_BYP
SRAMA16__CTL EQU CYREG_PRT2_CTL
SRAMA16__DM0 EQU CYREG_PRT2_DM0
SRAMA16__DM1 EQU CYREG_PRT2_DM1
SRAMA16__DM2 EQU CYREG_PRT2_DM2
SRAMA16__DR EQU CYREG_PRT2_DR
SRAMA16__INP_DIS EQU CYREG_PRT2_INP_DIS
SRAMA16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SRAMA16__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRAMA16__LCD_EN EQU CYREG_PRT2_LCD_EN
SRAMA16__MASK EQU 0x20
SRAMA16__PORT EQU 2
SRAMA16__PRT EQU CYREG_PRT2_PRT
SRAMA16__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRAMA16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRAMA16__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRAMA16__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRAMA16__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRAMA16__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRAMA16__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRAMA16__PS EQU CYREG_PRT2_PS
SRAMA16__SHIFT EQU 5
SRAMA16__SLW EQU CYREG_PRT2_SLW

; SRAMA17
SRAMA17__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
SRAMA17__0__MASK EQU 0x80
SRAMA17__0__PC EQU CYREG_PRT2_PC7
SRAMA17__0__PORT EQU 2
SRAMA17__0__SHIFT EQU 7
SRAMA17__AG EQU CYREG_PRT2_AG
SRAMA17__AMUX EQU CYREG_PRT2_AMUX
SRAMA17__BIE EQU CYREG_PRT2_BIE
SRAMA17__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRAMA17__BYP EQU CYREG_PRT2_BYP
SRAMA17__CTL EQU CYREG_PRT2_CTL
SRAMA17__DM0 EQU CYREG_PRT2_DM0
SRAMA17__DM1 EQU CYREG_PRT2_DM1
SRAMA17__DM2 EQU CYREG_PRT2_DM2
SRAMA17__DR EQU CYREG_PRT2_DR
SRAMA17__INP_DIS EQU CYREG_PRT2_INP_DIS
SRAMA17__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SRAMA17__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRAMA17__LCD_EN EQU CYREG_PRT2_LCD_EN
SRAMA17__MASK EQU 0x80
SRAMA17__PORT EQU 2
SRAMA17__PRT EQU CYREG_PRT2_PRT
SRAMA17__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRAMA17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRAMA17__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRAMA17__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRAMA17__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRAMA17__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRAMA17__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRAMA17__PS EQU CYREG_PRT2_PS
SRAMA17__SHIFT EQU 7
SRAMA17__SLW EQU CYREG_PRT2_SLW

; SRAMA18
SRAMA18__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
SRAMA18__0__MASK EQU 0x40
SRAMA18__0__PC EQU CYREG_PRT2_PC6
SRAMA18__0__PORT EQU 2
SRAMA18__0__SHIFT EQU 6
SRAMA18__AG EQU CYREG_PRT2_AG
SRAMA18__AMUX EQU CYREG_PRT2_AMUX
SRAMA18__BIE EQU CYREG_PRT2_BIE
SRAMA18__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRAMA18__BYP EQU CYREG_PRT2_BYP
SRAMA18__CTL EQU CYREG_PRT2_CTL
SRAMA18__DM0 EQU CYREG_PRT2_DM0
SRAMA18__DM1 EQU CYREG_PRT2_DM1
SRAMA18__DM2 EQU CYREG_PRT2_DM2
SRAMA18__DR EQU CYREG_PRT2_DR
SRAMA18__INP_DIS EQU CYREG_PRT2_INP_DIS
SRAMA18__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SRAMA18__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRAMA18__LCD_EN EQU CYREG_PRT2_LCD_EN
SRAMA18__MASK EQU 0x40
SRAMA18__PORT EQU 2
SRAMA18__PRT EQU CYREG_PRT2_PRT
SRAMA18__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRAMA18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRAMA18__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRAMA18__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRAMA18__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRAMA18__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRAMA18__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRAMA18__PS EQU CYREG_PRT2_PS
SRAMA18__SHIFT EQU 6
SRAMA18__SLW EQU CYREG_PRT2_SLW

; USBUART
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x02
USBUART_ep_1__INTC_NUMBER EQU 1
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x04
USBUART_ep_2__INTC_NUMBER EQU 2
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x08
USBUART_ep_3__INTC_NUMBER EQU 3
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; AdrLowIn
AdrLowIn_sts_sts_reg__0__MASK EQU 0x01
AdrLowIn_sts_sts_reg__0__POS EQU 0
AdrLowIn_sts_sts_reg__1__MASK EQU 0x02
AdrLowIn_sts_sts_reg__1__POS EQU 1
AdrLowIn_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
AdrLowIn_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
AdrLowIn_sts_sts_reg__2__MASK EQU 0x04
AdrLowIn_sts_sts_reg__2__POS EQU 2
AdrLowIn_sts_sts_reg__3__MASK EQU 0x08
AdrLowIn_sts_sts_reg__3__POS EQU 3
AdrLowIn_sts_sts_reg__4__MASK EQU 0x10
AdrLowIn_sts_sts_reg__4__POS EQU 4
AdrLowIn_sts_sts_reg__5__MASK EQU 0x20
AdrLowIn_sts_sts_reg__5__POS EQU 5
AdrLowIn_sts_sts_reg__6__MASK EQU 0x40
AdrLowIn_sts_sts_reg__6__POS EQU 6
AdrLowIn_sts_sts_reg__7__MASK EQU 0x80
AdrLowIn_sts_sts_reg__7__POS EQU 7
AdrLowIn_sts_sts_reg__MASK EQU 0xFF
AdrLowIn_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB02_MSK
AdrLowIn_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
AdrLowIn_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
AdrLowIn_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
AdrLowIn_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
AdrLowIn_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
AdrLowIn_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB02_ST

; BUSACK_n
BUSACK_n__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
BUSACK_n__0__MASK EQU 0x01
BUSACK_n__0__PC EQU CYREG_IO_PC_PRT15_PC0
BUSACK_n__0__PORT EQU 15
BUSACK_n__0__SHIFT EQU 0
BUSACK_n__AG EQU CYREG_PRT15_AG
BUSACK_n__AMUX EQU CYREG_PRT15_AMUX
BUSACK_n__BIE EQU CYREG_PRT15_BIE
BUSACK_n__BIT_MASK EQU CYREG_PRT15_BIT_MASK
BUSACK_n__BYP EQU CYREG_PRT15_BYP
BUSACK_n__CTL EQU CYREG_PRT15_CTL
BUSACK_n__DM0 EQU CYREG_PRT15_DM0
BUSACK_n__DM1 EQU CYREG_PRT15_DM1
BUSACK_n__DM2 EQU CYREG_PRT15_DM2
BUSACK_n__DR EQU CYREG_PRT15_DR
BUSACK_n__INP_DIS EQU CYREG_PRT15_INP_DIS
BUSACK_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
BUSACK_n__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
BUSACK_n__LCD_EN EQU CYREG_PRT15_LCD_EN
BUSACK_n__MASK EQU 0x01
BUSACK_n__PORT EQU 15
BUSACK_n__PRT EQU CYREG_PRT15_PRT
BUSACK_n__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
BUSACK_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
BUSACK_n__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
BUSACK_n__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
BUSACK_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
BUSACK_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
BUSACK_n__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
BUSACK_n__PS EQU CYREG_PRT15_PS
BUSACK_n__SHIFT EQU 0
BUSACK_n__SLW EQU CYREG_PRT15_SLW

; BankMask
BankMask_Sync_ctrl_reg__0__MASK EQU 0x01
BankMask_Sync_ctrl_reg__0__POS EQU 0
BankMask_Sync_ctrl_reg__1__MASK EQU 0x02
BankMask_Sync_ctrl_reg__1__POS EQU 1
BankMask_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
BankMask_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
BankMask_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
BankMask_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
BankMask_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
BankMask_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
BankMask_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
BankMask_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
BankMask_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
BankMask_Sync_ctrl_reg__2__MASK EQU 0x04
BankMask_Sync_ctrl_reg__2__POS EQU 2
BankMask_Sync_ctrl_reg__3__MASK EQU 0x08
BankMask_Sync_ctrl_reg__3__POS EQU 3
BankMask_Sync_ctrl_reg__4__MASK EQU 0x10
BankMask_Sync_ctrl_reg__4__POS EQU 4
BankMask_Sync_ctrl_reg__5__MASK EQU 0x20
BankMask_Sync_ctrl_reg__5__POS EQU 5
BankMask_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
BankMask_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
BankMask_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
BankMask_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
BankMask_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
BankMask_Sync_ctrl_reg__MASK EQU 0x3F
BankMask_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
BankMask_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
BankMask_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

; I2CINT_n
I2CINT_n__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
I2CINT_n__0__MASK EQU 0x08
I2CINT_n__0__PC EQU CYREG_PRT12_PC3
I2CINT_n__0__PORT EQU 12
I2CINT_n__0__SHIFT EQU 3
I2CINT_n__AG EQU CYREG_PRT12_AG
I2CINT_n__BIE EQU CYREG_PRT12_BIE
I2CINT_n__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2CINT_n__BYP EQU CYREG_PRT12_BYP
I2CINT_n__DM0 EQU CYREG_PRT12_DM0
I2CINT_n__DM1 EQU CYREG_PRT12_DM1
I2CINT_n__DM2 EQU CYREG_PRT12_DM2
I2CINT_n__DR EQU CYREG_PRT12_DR
I2CINT_n__INP_DIS EQU CYREG_PRT12_INP_DIS
I2CINT_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
I2CINT_n__MASK EQU 0x08
I2CINT_n__PORT EQU 12
I2CINT_n__PRT EQU CYREG_PRT12_PRT
I2CINT_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2CINT_n__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2CINT_n__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2CINT_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2CINT_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2CINT_n__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2CINT_n__PS EQU CYREG_PRT12_PS
I2CINT_n__SHIFT EQU 3
I2CINT_n__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2CINT_n__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2CINT_n__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2CINT_n__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2CINT_n__SLW EQU CYREG_PRT12_SLW

; SRAMCS_n
SRAMCS_n__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
SRAMCS_n__0__MASK EQU 0x08
SRAMCS_n__0__PC EQU CYREG_PRT0_PC3
SRAMCS_n__0__PORT EQU 0
SRAMCS_n__0__SHIFT EQU 3
SRAMCS_n__AG EQU CYREG_PRT0_AG
SRAMCS_n__AMUX EQU CYREG_PRT0_AMUX
SRAMCS_n__BIE EQU CYREG_PRT0_BIE
SRAMCS_n__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SRAMCS_n__BYP EQU CYREG_PRT0_BYP
SRAMCS_n__CTL EQU CYREG_PRT0_CTL
SRAMCS_n__DM0 EQU CYREG_PRT0_DM0
SRAMCS_n__DM1 EQU CYREG_PRT0_DM1
SRAMCS_n__DM2 EQU CYREG_PRT0_DM2
SRAMCS_n__DR EQU CYREG_PRT0_DR
SRAMCS_n__INP_DIS EQU CYREG_PRT0_INP_DIS
SRAMCS_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SRAMCS_n__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SRAMCS_n__LCD_EN EQU CYREG_PRT0_LCD_EN
SRAMCS_n__MASK EQU 0x08
SRAMCS_n__PORT EQU 0
SRAMCS_n__PRT EQU CYREG_PRT0_PRT
SRAMCS_n__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SRAMCS_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SRAMCS_n__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SRAMCS_n__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SRAMCS_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SRAMCS_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SRAMCS_n__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SRAMCS_n__PS EQU CYREG_PRT0_PS
SRAMCS_n__SHIFT EQU 3
SRAMCS_n__SLW EQU CYREG_PRT0_SLW

; WAIT_n_1
WAIT_n_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
WAIT_n_1__0__MASK EQU 0x02
WAIT_n_1__0__PC EQU CYREG_PRT3_PC1
WAIT_n_1__0__PORT EQU 3
WAIT_n_1__0__SHIFT EQU 1
WAIT_n_1__AG EQU CYREG_PRT3_AG
WAIT_n_1__AMUX EQU CYREG_PRT3_AMUX
WAIT_n_1__BIE EQU CYREG_PRT3_BIE
WAIT_n_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
WAIT_n_1__BYP EQU CYREG_PRT3_BYP
WAIT_n_1__CTL EQU CYREG_PRT3_CTL
WAIT_n_1__DM0 EQU CYREG_PRT3_DM0
WAIT_n_1__DM1 EQU CYREG_PRT3_DM1
WAIT_n_1__DM2 EQU CYREG_PRT3_DM2
WAIT_n_1__DR EQU CYREG_PRT3_DR
WAIT_n_1__INP_DIS EQU CYREG_PRT3_INP_DIS
WAIT_n_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
WAIT_n_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
WAIT_n_1__LCD_EN EQU CYREG_PRT3_LCD_EN
WAIT_n_1__MASK EQU 0x02
WAIT_n_1__PORT EQU 3
WAIT_n_1__PRT EQU CYREG_PRT3_PRT
WAIT_n_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
WAIT_n_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
WAIT_n_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
WAIT_n_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
WAIT_n_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
WAIT_n_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
WAIT_n_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
WAIT_n_1__PS EQU CYREG_PRT3_PS
WAIT_n_1__SHIFT EQU 1
WAIT_n_1__SLW EQU CYREG_PRT3_SLW

; WaveDAC8
WaveDAC8_VDAC8_viDAC8__CR0 EQU CYREG_DAC0_CR0
WaveDAC8_VDAC8_viDAC8__CR1 EQU CYREG_DAC0_CR1
WaveDAC8_VDAC8_viDAC8__D EQU CYREG_DAC0_D
WaveDAC8_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC8_VDAC8_viDAC8__PM_ACT_MSK EQU 0x01
WaveDAC8_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC8_VDAC8_viDAC8__PM_STBY_MSK EQU 0x01
WaveDAC8_VDAC8_viDAC8__STROBE EQU CYREG_DAC0_STROBE
WaveDAC8_VDAC8_viDAC8__SW0 EQU CYREG_DAC0_SW0
WaveDAC8_VDAC8_viDAC8__SW2 EQU CYREG_DAC0_SW2
WaveDAC8_VDAC8_viDAC8__SW3 EQU CYREG_DAC0_SW3
WaveDAC8_VDAC8_viDAC8__SW4 EQU CYREG_DAC0_SW4
WaveDAC8_VDAC8_viDAC8__TR EQU CYREG_DAC0_TR
WaveDAC8_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
WaveDAC8_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
WaveDAC8_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
WaveDAC8_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
WaveDAC8_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
WaveDAC8_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
WaveDAC8_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
WaveDAC8_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
WaveDAC8_VDAC8_viDAC8__TST EQU CYREG_DAC0_TST
WaveDAC8_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_Wave1_DMA__DRQ_NUMBER EQU 0
WaveDAC8_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_Wave1_DMA__PRIORITY EQU 2
WaveDAC8_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC8_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC8_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC8_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC8_Wave1_DMA__TERMOUT1_SEL EQU 0
WaveDAC8_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_Wave2_DMA__DRQ_NUMBER EQU 1
WaveDAC8_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_Wave2_DMA__PRIORITY EQU 2
WaveDAC8_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC8_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC8_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC8_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC8_Wave2_DMA__TERMOUT1_SEL EQU 0

; AdrLowOut
AdrLowOut_Sync_ctrl_reg__0__MASK EQU 0x01
AdrLowOut_Sync_ctrl_reg__0__POS EQU 0
AdrLowOut_Sync_ctrl_reg__1__MASK EQU 0x02
AdrLowOut_Sync_ctrl_reg__1__POS EQU 1
AdrLowOut_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
AdrLowOut_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
AdrLowOut_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
AdrLowOut_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
AdrLowOut_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
AdrLowOut_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
AdrLowOut_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
AdrLowOut_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
AdrLowOut_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
AdrLowOut_Sync_ctrl_reg__2__MASK EQU 0x04
AdrLowOut_Sync_ctrl_reg__2__POS EQU 2
AdrLowOut_Sync_ctrl_reg__3__MASK EQU 0x08
AdrLowOut_Sync_ctrl_reg__3__POS EQU 3
AdrLowOut_Sync_ctrl_reg__4__MASK EQU 0x10
AdrLowOut_Sync_ctrl_reg__4__POS EQU 4
AdrLowOut_Sync_ctrl_reg__5__MASK EQU 0x20
AdrLowOut_Sync_ctrl_reg__5__POS EQU 5
AdrLowOut_Sync_ctrl_reg__6__MASK EQU 0x40
AdrLowOut_Sync_ctrl_reg__6__POS EQU 6
AdrLowOut_Sync_ctrl_reg__7__MASK EQU 0x80
AdrLowOut_Sync_ctrl_reg__7__POS EQU 7
AdrLowOut_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
AdrLowOut_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
AdrLowOut_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
AdrLowOut_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
AdrLowOut_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
AdrLowOut_Sync_ctrl_reg__MASK EQU 0xFF
AdrLowOut_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
AdrLowOut_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
AdrLowOut_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

; AdrMidOut
AdrMidOut_Sync_ctrl_reg__0__MASK EQU 0x01
AdrMidOut_Sync_ctrl_reg__0__POS EQU 0
AdrMidOut_Sync_ctrl_reg__1__MASK EQU 0x02
AdrMidOut_Sync_ctrl_reg__1__POS EQU 1
AdrMidOut_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
AdrMidOut_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
AdrMidOut_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
AdrMidOut_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
AdrMidOut_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
AdrMidOut_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
AdrMidOut_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
AdrMidOut_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
AdrMidOut_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
AdrMidOut_Sync_ctrl_reg__2__MASK EQU 0x04
AdrMidOut_Sync_ctrl_reg__2__POS EQU 2
AdrMidOut_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
AdrMidOut_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
AdrMidOut_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
AdrMidOut_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB14_CTL
AdrMidOut_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
AdrMidOut_Sync_ctrl_reg__MASK EQU 0x07
AdrMidOut_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
AdrMidOut_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
AdrMidOut_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB14_MSK

; DAC_Clock
DAC_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
DAC_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
DAC_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
DAC_Clock__CFG2_SRC_SEL_MASK EQU 0x07
DAC_Clock__INDEX EQU 0x00
DAC_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DAC_Clock__PM_ACT_MSK EQU 0x01
DAC_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DAC_Clock__PM_STBY_MSK EQU 0x01

; AdrHighOut
AdrHighOut_Sync_ctrl_reg__0__MASK EQU 0x01
AdrHighOut_Sync_ctrl_reg__0__POS EQU 0
AdrHighOut_Sync_ctrl_reg__1__MASK EQU 0x02
AdrHighOut_Sync_ctrl_reg__1__POS EQU 1
AdrHighOut_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
AdrHighOut_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
AdrHighOut_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
AdrHighOut_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
AdrHighOut_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
AdrHighOut_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
AdrHighOut_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
AdrHighOut_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
AdrHighOut_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
AdrHighOut_Sync_ctrl_reg__2__MASK EQU 0x04
AdrHighOut_Sync_ctrl_reg__2__POS EQU 2
AdrHighOut_Sync_ctrl_reg__3__MASK EQU 0x08
AdrHighOut_Sync_ctrl_reg__3__POS EQU 3
AdrHighOut_Sync_ctrl_reg__4__MASK EQU 0x10
AdrHighOut_Sync_ctrl_reg__4__POS EQU 4
AdrHighOut_Sync_ctrl_reg__5__MASK EQU 0x20
AdrHighOut_Sync_ctrl_reg__5__POS EQU 5
AdrHighOut_Sync_ctrl_reg__6__MASK EQU 0x40
AdrHighOut_Sync_ctrl_reg__6__POS EQU 6
AdrHighOut_Sync_ctrl_reg__7__MASK EQU 0x80
AdrHighOut_Sync_ctrl_reg__7__POS EQU 7
AdrHighOut_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
AdrHighOut_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
AdrHighOut_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
AdrHighOut_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
AdrHighOut_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
AdrHighOut_Sync_ctrl_reg__MASK EQU 0xFF
AdrHighOut_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
AdrHighOut_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
AdrHighOut_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

; ExtSRAMCtl
ExtSRAMCtl_Sync_ctrl_reg__0__MASK EQU 0x01
ExtSRAMCtl_Sync_ctrl_reg__0__POS EQU 0
ExtSRAMCtl_Sync_ctrl_reg__1__MASK EQU 0x02
ExtSRAMCtl_Sync_ctrl_reg__1__POS EQU 1
ExtSRAMCtl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
ExtSRAMCtl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
ExtSRAMCtl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
ExtSRAMCtl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
ExtSRAMCtl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
ExtSRAMCtl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
ExtSRAMCtl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
ExtSRAMCtl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
ExtSRAMCtl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
ExtSRAMCtl_Sync_ctrl_reg__2__MASK EQU 0x04
ExtSRAMCtl_Sync_ctrl_reg__2__POS EQU 2
ExtSRAMCtl_Sync_ctrl_reg__3__MASK EQU 0x08
ExtSRAMCtl_Sync_ctrl_reg__3__POS EQU 3
ExtSRAMCtl_Sync_ctrl_reg__4__MASK EQU 0x10
ExtSRAMCtl_Sync_ctrl_reg__4__POS EQU 4
ExtSRAMCtl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
ExtSRAMCtl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
ExtSRAMCtl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
ExtSRAMCtl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
ExtSRAMCtl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
ExtSRAMCtl_Sync_ctrl_reg__MASK EQU 0x1F
ExtSRAMCtl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
ExtSRAMCtl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
ExtSRAMCtl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

; SPI_Master
SPI_Master_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPI_Master_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPI_Master_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPI_Master_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPI_Master_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPI_Master_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPI_Master_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPI_Master_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPI_Master_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPI_Master_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPI_Master_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
SPI_Master_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPI_Master_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
SPI_Master_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPI_Master_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPI_Master_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPI_Master_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
SPI_Master_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPI_Master_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPI_Master_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
SPI_Master_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPI_Master_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPI_Master_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPI_Master_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
SPI_Master_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
SPI_Master_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
SPI_Master_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPI_Master_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPI_Master_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_Master_BSPIM_RxStsReg__4__POS EQU 4
SPI_Master_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_Master_BSPIM_RxStsReg__5__POS EQU 5
SPI_Master_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_Master_BSPIM_RxStsReg__6__POS EQU 6
SPI_Master_BSPIM_RxStsReg__MASK EQU 0x70
SPI_Master_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
SPI_Master_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI_Master_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI_Master_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPI_Master_BSPIM_RxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
SPI_Master_BSPIM_RxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
SPI_Master_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB04_ST
SPI_Master_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
SPI_Master_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
SPI_Master_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
SPI_Master_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
SPI_Master_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPI_Master_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
SPI_Master_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
SPI_Master_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
SPI_Master_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB04_A0
SPI_Master_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB04_A1
SPI_Master_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
SPI_Master_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB04_D0
SPI_Master_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB04_D1
SPI_Master_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPI_Master_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
SPI_Master_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB04_F0
SPI_Master_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB04_F1
SPI_Master_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI_Master_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI_Master_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_Master_BSPIM_TxStsReg__0__POS EQU 0
SPI_Master_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_Master_BSPIM_TxStsReg__1__POS EQU 1
SPI_Master_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPI_Master_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SPI_Master_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_Master_BSPIM_TxStsReg__2__POS EQU 2
SPI_Master_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_Master_BSPIM_TxStsReg__3__POS EQU 3
SPI_Master_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_Master_BSPIM_TxStsReg__4__POS EQU 4
SPI_Master_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_Master_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
SPI_Master_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPI_Master_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB08_ST
SPI_Master_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
SPI_Master_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
SPI_Master_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
SPI_Master_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI_Master_IntClock__INDEX EQU 0x03
SPI_Master_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI_Master_IntClock__PM_ACT_MSK EQU 0x08
SPI_Master_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI_Master_IntClock__PM_STBY_MSK EQU 0x08

; BankBaseAdr
BankBaseAdr_Sync_ctrl_reg__0__MASK EQU 0x01
BankBaseAdr_Sync_ctrl_reg__0__POS EQU 0
BankBaseAdr_Sync_ctrl_reg__1__MASK EQU 0x02
BankBaseAdr_Sync_ctrl_reg__1__POS EQU 1
BankBaseAdr_Sync_ctrl_reg__2__MASK EQU 0x04
BankBaseAdr_Sync_ctrl_reg__2__POS EQU 2
BankBaseAdr_Sync_ctrl_reg__3__MASK EQU 0x08
BankBaseAdr_Sync_ctrl_reg__3__POS EQU 3
BankBaseAdr_Sync_ctrl_reg__4__MASK EQU 0x10
BankBaseAdr_Sync_ctrl_reg__4__POS EQU 4
BankBaseAdr_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
BankBaseAdr_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
BankBaseAdr_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
BankBaseAdr_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB15_CTL
BankBaseAdr_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
BankBaseAdr_Sync_ctrl_reg__MASK EQU 0x1F
BankBaseAdr_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
BankBaseAdr_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
BankBaseAdr_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB15_MSK

; DAC_Control
DAC_Control_Sync_ctrl_reg__0__MASK EQU 0x01
DAC_Control_Sync_ctrl_reg__0__POS EQU 0
DAC_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
DAC_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
DAC_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
DAC_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
DAC_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
DAC_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
DAC_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
DAC_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
DAC_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
DAC_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
DAC_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
DAC_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
DAC_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
DAC_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
DAC_Control_Sync_ctrl_reg__MASK EQU 0x01
DAC_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
DAC_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
DAC_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

; IO_Ctrl_Reg
IO_Ctrl_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
IO_Ctrl_Reg_Sync_ctrl_reg__0__POS EQU 0
IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
IO_Ctrl_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
IO_Ctrl_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
IO_Ctrl_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
IO_Ctrl_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
IO_Ctrl_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
IO_Ctrl_Reg_Sync_ctrl_reg__MASK EQU 0x01
IO_Ctrl_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
IO_Ctrl_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
IO_Ctrl_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

; IO_Stat_Reg
IO_Stat_Reg_sts_sts_reg__0__MASK EQU 0x01
IO_Stat_Reg_sts_sts_reg__0__POS EQU 0
IO_Stat_Reg_sts_sts_reg__1__MASK EQU 0x02
IO_Stat_Reg_sts_sts_reg__1__POS EQU 1
IO_Stat_Reg_sts_sts_reg__2__MASK EQU 0x04
IO_Stat_Reg_sts_sts_reg__2__POS EQU 2
IO_Stat_Reg_sts_sts_reg__3__MASK EQU 0x08
IO_Stat_Reg_sts_sts_reg__3__POS EQU 3
IO_Stat_Reg_sts_sts_reg__4__MASK EQU 0x10
IO_Stat_Reg_sts_sts_reg__4__POS EQU 4
IO_Stat_Reg_sts_sts_reg__MASK EQU 0x1F
IO_Stat_Reg_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB15_MSK
IO_Stat_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
IO_Stat_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
IO_Stat_Reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
IO_Stat_Reg_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
IO_Stat_Reg_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
IO_Stat_Reg_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB15_ST

; Z80_Data_In
Z80_Data_In_Sync_ctrl_reg__0__MASK EQU 0x01
Z80_Data_In_Sync_ctrl_reg__0__POS EQU 0
Z80_Data_In_Sync_ctrl_reg__1__MASK EQU 0x02
Z80_Data_In_Sync_ctrl_reg__1__POS EQU 1
Z80_Data_In_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Z80_Data_In_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Z80_Data_In_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Z80_Data_In_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Z80_Data_In_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Z80_Data_In_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Z80_Data_In_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Z80_Data_In_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Z80_Data_In_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Z80_Data_In_Sync_ctrl_reg__2__MASK EQU 0x04
Z80_Data_In_Sync_ctrl_reg__2__POS EQU 2
Z80_Data_In_Sync_ctrl_reg__3__MASK EQU 0x08
Z80_Data_In_Sync_ctrl_reg__3__POS EQU 3
Z80_Data_In_Sync_ctrl_reg__4__MASK EQU 0x10
Z80_Data_In_Sync_ctrl_reg__4__POS EQU 4
Z80_Data_In_Sync_ctrl_reg__5__MASK EQU 0x20
Z80_Data_In_Sync_ctrl_reg__5__POS EQU 5
Z80_Data_In_Sync_ctrl_reg__6__MASK EQU 0x40
Z80_Data_In_Sync_ctrl_reg__6__POS EQU 6
Z80_Data_In_Sync_ctrl_reg__7__MASK EQU 0x80
Z80_Data_In_Sync_ctrl_reg__7__POS EQU 7
Z80_Data_In_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Z80_Data_In_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Z80_Data_In_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Z80_Data_In_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Z80_Data_In_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Z80_Data_In_Sync_ctrl_reg__MASK EQU 0xFF
Z80_Data_In_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Z80_Data_In_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Z80_Data_In_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

; Z80_Data_Out
Z80_Data_Out_sts_sts_reg__0__MASK EQU 0x01
Z80_Data_Out_sts_sts_reg__0__POS EQU 0
Z80_Data_Out_sts_sts_reg__1__MASK EQU 0x02
Z80_Data_Out_sts_sts_reg__1__POS EQU 1
Z80_Data_Out_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Z80_Data_Out_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Z80_Data_Out_sts_sts_reg__2__MASK EQU 0x04
Z80_Data_Out_sts_sts_reg__2__POS EQU 2
Z80_Data_Out_sts_sts_reg__3__MASK EQU 0x08
Z80_Data_Out_sts_sts_reg__3__POS EQU 3
Z80_Data_Out_sts_sts_reg__4__MASK EQU 0x10
Z80_Data_Out_sts_sts_reg__4__POS EQU 4
Z80_Data_Out_sts_sts_reg__5__MASK EQU 0x20
Z80_Data_Out_sts_sts_reg__5__POS EQU 5
Z80_Data_Out_sts_sts_reg__6__MASK EQU 0x40
Z80_Data_Out_sts_sts_reg__6__POS EQU 6
Z80_Data_Out_sts_sts_reg__7__MASK EQU 0x80
Z80_Data_Out_sts_sts_reg__7__POS EQU 7
Z80_Data_Out_sts_sts_reg__MASK EQU 0xFF
Z80_Data_Out_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB07_MSK
Z80_Data_Out_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Z80_Data_Out_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Z80_Data_Out_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Z80_Data_Out_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
Z80_Data_Out_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
Z80_Data_Out_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB07_ST

; Sound_Counter
Sound_Counter_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Sound_Counter_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Sound_Counter_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Sound_Counter_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Sound_Counter_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Sound_Counter_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Sound_Counter_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Sound_Counter_CounterHW__PER0 EQU CYREG_TMR0_PER0
Sound_Counter_CounterHW__PER1 EQU CYREG_TMR0_PER1
Sound_Counter_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Sound_Counter_CounterHW__PM_ACT_MSK EQU 0x01
Sound_Counter_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Sound_Counter_CounterHW__PM_STBY_MSK EQU 0x01
Sound_Counter_CounterHW__RT0 EQU CYREG_TMR0_RT0
Sound_Counter_CounterHW__RT1 EQU CYREG_TMR0_RT1
Sound_Counter_CounterHW__SR0 EQU CYREG_TMR0_SR0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 60000000
BCLK__BUS_CLK__KHZ EQU 60000
BCLK__BUS_CLK__MHZ EQU 60
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E133069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
