
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000737                       # Number of seconds simulated (Second)
simTicks                                    736662000                       # Number of ticks simulated (Tick)
finalTick                                   736662000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.47                       # Real time elapsed on the host (Second)
hostTickRate                               1574688382                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     709336                       # Number of bytes of host memory used (Byte)
simInsts                                       213168                       # Number of instructions simulated (Count)
simOps                                         326020                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   455614                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     696811                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                          735671                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.dcache.demandHits::cpu0.data         3175                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total             3175                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data         3175                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total            3175                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data         4182                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total           4182                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data         4182                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total          4182                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data    555497000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total    555497000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data    555497000                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total    555497000                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data         7357                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total         7357                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data         7357                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total         7357                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.568438                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.568438                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.568438                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.568438                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 132830.463893                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 132830.463893                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 132830.463893                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 132830.463893                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks         3082                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total             3082                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data         4182                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total         4182                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data         4182                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total         4182                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data    547133000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total    547133000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data    547133000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total    547133000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.568438                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.568438                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.568438                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.568438                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 130830.463893                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 130830.463893                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 130830.463893                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 130830.463893                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                  3158                       # number of replacements (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data         1466                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total           1466                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data          124                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total          124                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data     13634000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total     13634000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data         1590                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total         1590                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.077987                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.077987                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 109951.612903                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 109951.612903                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data          124                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total          124                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data     13386000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total     13386000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.077987                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.077987                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 107951.612903                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 107951.612903                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data         1709                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total          1709                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data         4058                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total         4058                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data    541863000                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total    541863000                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data         5767                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total         5767                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.703659                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.703659                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 133529.571217                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 133529.571217                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data         4058                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total         4058                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data    533747000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total    533747000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.703659                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.703659                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 131529.571217                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 131529.571217                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          794.387132                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs                7357                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs              4182                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              1.759206                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             220000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   794.387132                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.775769                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.775769                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           28                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          478                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          518                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses             18896                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses            18896                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numInsts        53292                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps        81505                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses        81189                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses          464                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns          308                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts         5397                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts        81189                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts          464                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads       126615                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites        68458                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads          650                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites          234                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numCCRegReads        49626                       # Number of times the CC registers were read (Count)
system.cpu0.exec_context.thread_0.numCCRegWrites        62753                       # Number of times the CC registers were written (Count)
system.cpu0.exec_context.thread_0.numMiscRegReads        19247                       # Number of times the Misc registers were read (Count)
system.cpu0.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs         7357                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts         1588                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts         5769                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles   989.667847                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 734681.332153                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.998655                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.001345                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.numBranches         5880                       # Number of branches fetched (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass           37      0.05%      0.05% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu        73872     90.62%     90.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            5      0.01%     90.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv           21      0.03%     90.70% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            6      0.01%     90.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu           84      0.10%     90.81% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     90.81% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt           46      0.06%     90.87% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc           88      0.11%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead         1544      1.89%     92.87% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite         5585      6.85%     99.72% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead           44      0.05%     99.77% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite          184      0.23%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total        81516                       # Class of executed instruction. (Count)
system.cpu0.icache.demandHits::cpu0.inst        63717                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total            63717                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst        63717                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total           63717                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst          428                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total            428                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst          428                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total           428                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst     46515000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total     46515000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst     46515000                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total     46515000                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst        64145                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total        64145                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst        64145                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total        64145                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.006672                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.006672                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.006672                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.006672                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 108679.906542                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 108679.906542                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 108679.906542                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 108679.906542                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.demandMshrMisses::cpu0.inst          428                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total          428                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst          428                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total          428                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst     45659000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     45659000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst     45659000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     45659000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.006672                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.006672                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.006672                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.006672                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 106679.906542                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 106679.906542                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 106679.906542                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 106679.906542                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   187                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst        63717                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total          63717                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst          428                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total          428                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst     46515000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total     46515000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst        64145                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total        64145                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.006672                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.006672                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 108679.906542                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 108679.906542                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst          428                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total          428                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst     45659000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     45659000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.006672                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.006672                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 106679.906542                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 106679.906542                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          226.891109                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs               64145                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs               428                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs            149.871495                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick             107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   226.891109                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.886293                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.886293                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          241                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           34                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2          206                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.941406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses            128718                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses           128718                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                   1590                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                   5769                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                       21                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     3083                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                  64145                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                       39                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                    9                       # Number of system calls (Count)
system.cpu1.numCycles                          734844                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.dcache.demandHits::cpu1.data         3177                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total             3177                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data         3177                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total            3177                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data         4180                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total           4180                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data         4180                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total          4180                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data    555399000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total    555399000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data    555399000                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total    555399000                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data         7357                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total         7357                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data         7357                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total         7357                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.568166                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.568166                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.568166                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.568166                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 132870.574163                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 132870.574163                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 132870.574163                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 132870.574163                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks         3080                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total             3080                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data         4180                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total         4180                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data         4180                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total         4180                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data    547039000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total    547039000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data    547039000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total    547039000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.568166                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.568166                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.568166                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.568166                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 130870.574163                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 130870.574163                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 130870.574163                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 130870.574163                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                  3156                       # number of replacements (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data         1468                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total           1468                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data          122                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total          122                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data     14160000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total     14160000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data         1590                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total         1590                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.076730                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.076730                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 116065.573770                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 116065.573770                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data          122                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total          122                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data     13916000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total     13916000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.076730                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.076730                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 114065.573770                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 114065.573770                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data         1709                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total          1709                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data         4058                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total         4058                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data    541239000                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total    541239000                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data         5767                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total         5767                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.703659                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.703659                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 133375.800887                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 133375.800887                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data         4058                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total         4058                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data    533123000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total    533123000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.703659                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.703659                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 131375.800887                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 131375.800887                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          796.086192                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs                7357                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs              4180                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              1.760048                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick             227000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   796.086192                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.777428                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.777428                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0           24                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          481                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          519                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses             18894                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses            18894                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numInsts        53292                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps        81505                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses        81189                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses          464                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns          308                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts         5397                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts        81189                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts          464                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads       126615                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites        68458                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads          650                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites          234                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numCCRegReads        49626                       # Number of times the CC registers were read (Count)
system.cpu1.exec_context.thread_0.numCCRegWrites        62753                       # Number of times the CC registers were written (Count)
system.cpu1.exec_context.thread_0.numMiscRegReads        19247                       # Number of times the Misc registers were read (Count)
system.cpu1.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs         7357                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts         1588                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts         5769                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles  1813.514373                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 733030.485627                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.997532                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.002468                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.numBranches         5880                       # Number of branches fetched (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass           37      0.05%      0.05% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu        73872     90.62%     90.67% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            5      0.01%     90.67% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv           21      0.03%     90.70% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            6      0.01%     90.71% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu           84      0.10%     90.81% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     90.81% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt           46      0.06%     90.87% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc           88      0.11%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead         1544      1.89%     92.87% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite         5585      6.85%     99.72% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead           44      0.05%     99.77% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite          184      0.23%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total        81516                       # Class of executed instruction. (Count)
system.cpu1.icache.demandHits::cpu1.inst        63717                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total            63717                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst        63717                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total           63717                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          428                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            428                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          428                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           428                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     45782000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     45782000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     45782000                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     45782000                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst        64145                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total        64145                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst        64145                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total        64145                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.006672                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.006672                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.006672                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.006672                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 106967.289720                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 106967.289720                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 106967.289720                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 106967.289720                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.demandMshrMisses::cpu1.inst          428                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          428                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          428                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          428                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     44926000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     44926000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     44926000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     44926000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.006672                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.006672                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.006672                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.006672                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 104967.289720                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 104967.289720                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 104967.289720                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 104967.289720                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                   187                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst        63717                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total          63717                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          428                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          428                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     45782000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     45782000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst        64145                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total        64145                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.006672                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.006672                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 106967.289720                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 106967.289720                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          428                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          428                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     44926000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     44926000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.006672                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.006672                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 104967.289720                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 104967.289720                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          226.867806                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs               64145                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               428                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            149.871495                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick             114000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   226.867806                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.886202                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.886202                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          241                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0           32                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2          206                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.941406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses            128718                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses           128718                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                   1590                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                   5769                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                       21                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     3083                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                  64145                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       39                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                    9                       # Number of system calls (Count)
system.cpu2.numCycles                          736519                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.dcache.demandHits::cpu2.data         3177                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total             3177                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data         3177                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total            3177                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data         4180                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total           4180                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data         4180                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total          4180                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data    556536000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total    556536000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data    556536000                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total    556536000                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data         7357                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total         7357                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data         7357                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total         7357                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.568166                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.568166                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.568166                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.568166                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 133142.583732                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 133142.583732                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 133142.583732                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 133142.583732                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks         3080                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total             3080                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data         4180                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total         4180                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data         4180                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total         4180                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data    548176000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total    548176000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data    548176000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total    548176000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.568166                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.568166                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.568166                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.568166                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 131142.583732                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 131142.583732                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 131142.583732                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 131142.583732                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                  3156                       # number of replacements (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data         1468                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total           1468                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data          122                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total          122                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data     13948000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total     13948000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data         1590                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total         1590                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.076730                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.076730                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 114327.868852                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 114327.868852                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data          122                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total          122                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data     13704000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total     13704000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.076730                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.076730                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 112327.868852                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 112327.868852                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data         1709                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total          1709                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data         4058                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total         4058                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data    542588000                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total    542588000                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data         5767                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total         5767                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.703659                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.703659                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 133708.230655                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 133708.230655                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data         4058                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total         4058                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data    534472000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total    534472000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.703659                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.703659                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 131708.230655                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 131708.230655                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          797.437441                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs                7357                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs              4180                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              1.760048                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick             235000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   797.437441                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.778748                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.778748                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::0           33                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1          482                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2          509                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses             18894                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses            18894                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numInsts        53292                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps        81505                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses        81189                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses          464                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns          308                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts         5397                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts        81189                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts          464                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads       126615                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites        68458                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads          650                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites          234                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numCCRegReads        49626                       # Number of times the CC registers were read (Count)
system.cpu2.exec_context.thread_0.numCCRegWrites        62753                       # Number of times the CC registers were written (Count)
system.cpu2.exec_context.thread_0.numMiscRegReads        19247                       # Number of times the Misc registers were read (Count)
system.cpu2.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs         7357                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts         1588                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts         5769                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles   142.973241                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 736376.026759                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.999806                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.000194                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.numBranches         5880                       # Number of branches fetched (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass           37      0.05%      0.05% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu        73872     90.62%     90.67% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            5      0.01%     90.67% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv           21      0.03%     90.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            6      0.01%     90.71% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu           84      0.10%     90.81% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     90.81% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt           46      0.06%     90.87% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc           88      0.11%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead         1544      1.89%     92.87% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite         5585      6.85%     99.72% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead           44      0.05%     99.77% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite          184      0.23%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total        81516                       # Class of executed instruction. (Count)
system.cpu2.icache.demandHits::cpu2.inst        63717                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total            63717                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst        63717                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total           63717                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          428                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            428                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          428                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           428                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     46320000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     46320000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     46320000                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     46320000                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst        64145                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total        64145                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst        64145                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total        64145                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.006672                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.006672                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.006672                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.006672                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 108224.299065                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 108224.299065                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 108224.299065                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 108224.299065                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.demandMshrMisses::cpu2.inst          428                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          428                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          428                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          428                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst     45464000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     45464000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst     45464000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     45464000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.006672                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.006672                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.006672                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.006672                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 106224.299065                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 106224.299065                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 106224.299065                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 106224.299065                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                   187                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst        63717                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total          63717                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          428                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          428                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     46320000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     46320000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst        64145                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total        64145                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.006672                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.006672                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 108224.299065                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 108224.299065                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          428                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          428                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst     45464000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     45464000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.006672                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.006672                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 106224.299065                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 106224.299065                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          226.860005                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs               64145                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               428                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs            149.871495                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick             122000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   226.860005                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.886172                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.886172                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          241                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::0           35                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::2          206                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.941406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses            128718                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses           128718                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                   1590                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                   5769                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                       21                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     3083                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                  64145                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       39                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                    9                       # Number of system calls (Count)
system.cpu3.numCycles                          736662                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.dcache.demandHits::cpu3.data         3177                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total             3177                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data         3177                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total            3177                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data         4180                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total           4180                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data         4180                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total          4180                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data    557270000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total    557270000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data    557270000                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total    557270000                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data         7357                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total         7357                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data         7357                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total         7357                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.568166                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.568166                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.568166                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.568166                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 133318.181818                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 133318.181818                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 133318.181818                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 133318.181818                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks         3080                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total             3080                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data         4180                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total         4180                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data         4180                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total         4180                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data    548910000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total    548910000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data    548910000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total    548910000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.568166                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.568166                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.568166                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.568166                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 131318.181818                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 131318.181818                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 131318.181818                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 131318.181818                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                  3156                       # number of replacements (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data         1468                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total           1468                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data          122                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total          122                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data     14164000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total     14164000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data         1590                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total         1590                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.076730                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.076730                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 116098.360656                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 116098.360656                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data          122                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total          122                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data     13920000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total     13920000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.076730                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.076730                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 114098.360656                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 114098.360656                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data         1709                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total          1709                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data         4058                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total         4058                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data    543106000                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total    543106000                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data         5767                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total         5767                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.703659                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.703659                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 133835.879744                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 133835.879744                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data         4058                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total         4058                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data    534990000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total    534990000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.703659                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.703659                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 131835.879744                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 131835.879744                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          796.211347                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs                7357                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs              4180                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              1.760048                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick             242000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data   796.211347                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.777550                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.777550                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::0           35                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          479                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2          510                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses             18894                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses            18894                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numInsts        53292                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps        81505                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses        81189                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses          464                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns          308                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts         5397                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts        81189                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts          464                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads       126615                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites        68458                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads          650                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites          234                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numCCRegReads        49626                       # Number of times the CC registers were read (Count)
system.cpu3.exec_context.thread_0.numCCRegWrites        62753                       # Number of times the CC registers were written (Count)
system.cpu3.exec_context.thread_0.numMiscRegReads        19247                       # Number of times the Misc registers were read (Count)
system.cpu3.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs         7357                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts         1588                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts         5769                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles 736661.999000                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.numBranches         5880                       # Number of branches fetched (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass           37      0.05%      0.05% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu        73872     90.62%     90.67% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            5      0.01%     90.67% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv           21      0.03%     90.70% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            6      0.01%     90.71% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     90.71% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu           84      0.10%     90.81% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     90.81% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt           46      0.06%     90.87% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc           88      0.11%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     90.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead         1544      1.89%     92.87% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite         5585      6.85%     99.72% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead           44      0.05%     99.77% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite          184      0.23%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total        81516                       # Class of executed instruction. (Count)
system.cpu3.icache.demandHits::cpu3.inst        63717                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total            63717                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst        63717                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total           63717                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          428                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            428                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          428                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           428                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst     45729000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     45729000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst     45729000                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     45729000                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst        64145                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total        64145                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst        64145                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total        64145                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.006672                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.006672                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.006672                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.006672                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 106843.457944                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 106843.457944                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 106843.457944                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 106843.457944                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.demandMshrMisses::cpu3.inst          428                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          428                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst          428                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          428                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst     44873000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total     44873000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst     44873000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total     44873000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.006672                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.006672                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.006672                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.006672                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 104843.457944                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 104843.457944                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 104843.457944                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 104843.457944                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                   187                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst        63717                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total          63717                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          428                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          428                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst     45729000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     45729000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst        64145                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total        64145                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.006672                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.006672                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 106843.457944                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 106843.457944                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst          428                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          428                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst     44873000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total     44873000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.006672                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.006672                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 104843.457944                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 104843.457944                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          226.841480                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs               64145                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               428                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs            149.871495                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick             127000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   226.841480                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.886100                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.886100                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          241                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::0           35                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::2          206                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.941406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses            128718                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses           128718                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                   1590                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                   5769                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                       21                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     3083                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                  64145                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       39                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                    9                       # Number of system calls (Count)
system.llcbus.transDist::ReadResp                2202                       # Transaction distribution (Count)
system.llcbus.transDist::WritebackDirty         22098                       # Transaction distribution (Count)
system.llcbus.transDist::CleanEvict             12563                       # Transaction distribution (Count)
system.llcbus.transDist::ReadExReq              16232                       # Transaction distribution (Count)
system.llcbus.transDist::ReadExResp             16232                       # Transaction distribution (Count)
system.llcbus.transDist::ReadSharedReq           2202                       # Transaction distribution (Count)
system.llcbus.pktCount_system.cpu0.icache.mem_side_port::system.llccache.cpu_side_port         1043                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu0.dcache.mem_side_port::system.llccache.cpu_side_port        11522                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu1.icache.mem_side_port::system.llccache.cpu_side_port         1043                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu1.dcache.mem_side_port::system.llccache.cpu_side_port        11516                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu2.icache.mem_side_port::system.llccache.cpu_side_port         1043                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu2.dcache.mem_side_port::system.llccache.cpu_side_port        11516                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu3.icache.mem_side_port::system.llccache.cpu_side_port         1043                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu3.dcache.mem_side_port::system.llccache.cpu_side_port        11516                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount::total                   50242                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktSize_system.cpu0.icache.mem_side_port::system.llccache.cpu_side_port        27392                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu0.dcache.mem_side_port::system.llccache.cpu_side_port       464896                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu1.icache.mem_side_port::system.llccache.cpu_side_port        27392                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu1.dcache.mem_side_port::system.llccache.cpu_side_port       464640                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu2.icache.mem_side_port::system.llccache.cpu_side_port        27392                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu2.dcache.mem_side_port::system.llccache.cpu_side_port       464640                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu3.icache.mem_side_port::system.llccache.cpu_side_port        27392                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu3.dcache.mem_side_port::system.llccache.cpu_side_port       464640                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize::total                  1968384                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.snoops                            21287                       # Total snoops (Count)
system.llcbus.snoopTraffic                     625664                       # Total snoop traffic (Byte)
system.llcbus.snoopFanout::samples              39721                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::mean              0.273331                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::stdev             0.445675                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::0                    28864     72.67%     72.67% # Request fanout histogram (Count)
system.llcbus.snoopFanout::1                    10857     27.33%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::5                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::6                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::7                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::8                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::total                39721                       # Request fanout histogram (Count)
system.llcbus.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.llcbus.reqLayer0.occupancy            56452000                       # Layer occupancy (ticks) (Tick)
system.llcbus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.llcbus.respLayer0.occupancy            1284000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer1.occupancy           12546999                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer2.occupancy            1284000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer3.occupancy           12540999                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer4.occupancy            1284000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer4.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer5.occupancy           12540999                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer6.occupancy            1284000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer7.occupancy           12542997                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer7.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.snoop_filter.totRequests          31808                       # Total number of requests made to the snoop filter. (Count)
system.llcbus.snoop_filter.hitSingleRequests        13374                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.llcbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.llcbus.snoop_filter.totSnoops            10857                       # Total number of snoops made to the snoop filter. (Count)
system.llcbus.snoop_filter.hitSingleSnoops        10857                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.llcbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.llccache.demandHits::cpu0.inst              17                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::cpu0.data              80                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::cpu1.inst              17                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::cpu1.data              77                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::cpu2.inst              17                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::cpu2.data              74                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::cpu3.inst              17                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::cpu3.data              72                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::total                 371                       # number of demand (read+write) hits (Count)
system.llccache.overallHits::cpu0.inst             17                       # number of overall hits (Count)
system.llccache.overallHits::cpu0.data             80                       # number of overall hits (Count)
system.llccache.overallHits::cpu1.inst             17                       # number of overall hits (Count)
system.llccache.overallHits::cpu1.data             77                       # number of overall hits (Count)
system.llccache.overallHits::cpu2.inst             17                       # number of overall hits (Count)
system.llccache.overallHits::cpu2.data             74                       # number of overall hits (Count)
system.llccache.overallHits::cpu3.inst             17                       # number of overall hits (Count)
system.llccache.overallHits::cpu3.data             72                       # number of overall hits (Count)
system.llccache.overallHits::total                371                       # number of overall hits (Count)
system.llccache.demandMisses::cpu0.inst           411                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu0.data          4102                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu1.inst           411                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu1.data          4103                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu2.inst           411                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu2.data          4106                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu3.inst           411                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu3.data          4108                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::total             18063                       # number of demand (read+write) misses (Count)
system.llccache.overallMisses::cpu0.inst          411                       # number of overall misses (Count)
system.llccache.overallMisses::cpu0.data         4102                       # number of overall misses (Count)
system.llccache.overallMisses::cpu1.inst          411                       # number of overall misses (Count)
system.llccache.overallMisses::cpu1.data         4103                       # number of overall misses (Count)
system.llccache.overallMisses::cpu2.inst          411                       # number of overall misses (Count)
system.llccache.overallMisses::cpu2.data         4106                       # number of overall misses (Count)
system.llccache.overallMisses::cpu3.inst          411                       # number of overall misses (Count)
system.llccache.overallMisses::cpu3.data         4108                       # number of overall misses (Count)
system.llccache.overallMisses::total            18063                       # number of overall misses (Count)
system.llccache.demandMissLatency::cpu0.inst     44016000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu0.data    532663000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu1.inst     43279000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu1.data    532672000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu2.inst     43817000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu2.data    533886000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu3.inst     43226000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu3.data    534663000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::total   2308222000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.overallMissLatency::cpu0.inst     44016000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu0.data    532663000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu1.inst     43279000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu1.data    532672000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu2.inst     43817000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu2.data    533886000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu3.inst     43226000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu3.data    534663000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::total   2308222000                       # number of overall miss ticks (Tick)
system.llccache.demandAccesses::cpu0.inst          428                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu0.data         4182                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu1.inst          428                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu1.data         4180                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu2.inst          428                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu2.data         4180                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu3.inst          428                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu3.data         4180                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::total           18434                       # number of demand (read+write) accesses (Count)
system.llccache.overallAccesses::cpu0.inst          428                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu0.data         4182                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu1.inst          428                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu1.data         4180                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu2.inst          428                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu2.data         4180                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu3.inst          428                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu3.data         4180                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::total          18434                       # number of overall (read+write) accesses (Count)
system.llccache.demandMissRate::cpu0.inst     0.960280                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu0.data     0.980870                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu1.inst     0.960280                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu1.data     0.981579                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu2.inst     0.960280                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu2.data     0.982297                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu3.inst     0.960280                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu3.data     0.982775                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::total        0.979874                       # miss rate for demand accesses (Ratio)
system.llccache.overallMissRate::cpu0.inst     0.960280                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu0.data     0.980870                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu1.inst     0.960280                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu1.data     0.981579                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu2.inst     0.960280                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu2.data     0.982297                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu3.inst     0.960280                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu3.data     0.982775                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::total       0.979874                       # miss rate for overall accesses (Ratio)
system.llccache.demandAvgMissLatency::cpu0.inst 107094.890511                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu0.data 129854.461238                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu1.inst 105301.703163                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu1.data 129825.006093                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu2.inst 106610.705596                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu2.data 130025.815879                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu3.inst 105172.749392                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu3.data 130151.655307                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::total 127787.300006                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu0.inst 107094.890511                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu0.data 129854.461238                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu1.inst 105301.703163                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu1.data 129825.006093                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu2.inst 106610.705596                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu2.data 130025.815879                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu3.inst 105172.749392                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu3.data 130151.655307                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::total 127787.300006                       # average overall miss latency ((Tick/Count))
system.llccache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.llccache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.llccache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.llccache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.llccache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llccache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llccache.writebacks::writebacks           9776                       # number of writebacks (Count)
system.llccache.writebacks::total                9776                       # number of writebacks (Count)
system.llccache.demandMshrMisses::cpu0.inst          411                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu0.data         4102                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu1.inst          411                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu1.data         4103                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu2.inst          411                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu2.data         4106                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu3.inst          411                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu3.data         4108                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::total         18063                       # number of demand (read+write) MSHR misses (Count)
system.llccache.overallMshrMisses::cpu0.inst          411                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu0.data         4102                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu1.inst          411                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu1.data         4103                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu2.inst          411                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu2.data         4106                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu3.inst          411                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu3.data         4108                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::total        18063                       # number of overall MSHR misses (Count)
system.llccache.demandMshrMissLatency::cpu0.inst     35796000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu0.data    450623000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu1.inst     35059000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu1.data    450612000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu2.inst     35597000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu2.data    451766000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu3.inst     35006000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu3.data    452503000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::total   1946962000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu0.inst     35796000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu0.data    450623000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu1.inst     35059000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu1.data    450612000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu2.inst     35597000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu2.data    451766000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu3.inst     35006000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu3.data    452503000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::total   1946962000                       # number of overall MSHR miss ticks (Tick)
system.llccache.demandMshrMissRate::cpu0.inst     0.960280                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu0.data     0.980870                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu1.inst     0.960280                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu1.data     0.981579                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu2.inst     0.960280                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu2.data     0.982297                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu3.inst     0.960280                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu3.data     0.982775                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::total     0.979874                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.overallMshrMissRate::cpu0.inst     0.960280                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu0.data     0.980870                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu1.inst     0.960280                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu1.data     0.981579                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu2.inst     0.960280                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu2.data     0.982297                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu3.inst     0.960280                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu3.data     0.982775                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::total     0.979874                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.demandAvgMshrMissLatency::cpu0.inst 87094.890511                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu0.data 109854.461238                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu1.inst 85301.703163                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu1.data 109825.006093                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu2.inst 86610.705596                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu2.data 110025.815879                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu3.inst 85172.749392                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu3.data 110151.655307                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::total 107787.300006                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu0.inst 87094.890511                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu0.data 109854.461238                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu1.inst 85301.703163                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu1.data 109825.006093                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu2.inst 86610.705596                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu2.data 110025.815879                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu3.inst 85172.749392                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu3.data 110151.655307                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::total 107787.300006                       # average overall mshr miss latency ((Tick/Count))
system.llccache.replacements                    20218                       # number of replacements (Count)
system.llccache.dataExpansions                     56                       # number of data expansions (Count)
system.llccache.CleanEvict.mshrMisses::writebacks          330                       # number of CleanEvict MSHR misses (Count)
system.llccache.CleanEvict.mshrMisses::total          330                       # number of CleanEvict MSHR misses (Count)
system.llccache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llccache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llccache.ReadExReq.hits::cpu0.data           78                       # number of ReadExReq hits (Count)
system.llccache.ReadExReq.hits::cpu1.data           77                       # number of ReadExReq hits (Count)
system.llccache.ReadExReq.hits::cpu2.data           74                       # number of ReadExReq hits (Count)
system.llccache.ReadExReq.hits::cpu3.data           72                       # number of ReadExReq hits (Count)
system.llccache.ReadExReq.hits::total             301                       # number of ReadExReq hits (Count)
system.llccache.ReadExReq.misses::cpu0.data         3980                       # number of ReadExReq misses (Count)
system.llccache.ReadExReq.misses::cpu1.data         3981                       # number of ReadExReq misses (Count)
system.llccache.ReadExReq.misses::cpu2.data         3984                       # number of ReadExReq misses (Count)
system.llccache.ReadExReq.misses::cpu3.data         3986                       # number of ReadExReq misses (Count)
system.llccache.ReadExReq.misses::total         15931                       # number of ReadExReq misses (Count)
system.llccache.ReadExReq.missLatency::cpu0.data    519694000                       # number of ReadExReq miss ticks (Tick)
system.llccache.ReadExReq.missLatency::cpu1.data    519126000                       # number of ReadExReq miss ticks (Tick)
system.llccache.ReadExReq.missLatency::cpu2.data    520550000                       # number of ReadExReq miss ticks (Tick)
system.llccache.ReadExReq.missLatency::cpu3.data    521112000                       # number of ReadExReq miss ticks (Tick)
system.llccache.ReadExReq.missLatency::total   2080482000                       # number of ReadExReq miss ticks (Tick)
system.llccache.ReadExReq.accesses::cpu0.data         4058                       # number of ReadExReq accesses(hits+misses) (Count)
system.llccache.ReadExReq.accesses::cpu1.data         4058                       # number of ReadExReq accesses(hits+misses) (Count)
system.llccache.ReadExReq.accesses::cpu2.data         4058                       # number of ReadExReq accesses(hits+misses) (Count)
system.llccache.ReadExReq.accesses::cpu3.data         4058                       # number of ReadExReq accesses(hits+misses) (Count)
system.llccache.ReadExReq.accesses::total        16232                       # number of ReadExReq accesses(hits+misses) (Count)
system.llccache.ReadExReq.missRate::cpu0.data     0.980779                       # miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.missRate::cpu1.data     0.981025                       # miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.missRate::cpu2.data     0.981764                       # miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.missRate::cpu3.data     0.982257                       # miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.missRate::total     0.981456                       # miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.avgMissLatency::cpu0.data 130576.381910                       # average ReadExReq miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMissLatency::cpu1.data 130400.904295                       # average ReadExReq miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMissLatency::cpu2.data 130660.140562                       # average ReadExReq miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMissLatency::cpu3.data 130735.574511                       # average ReadExReq miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMissLatency::total 130593.308644                       # average ReadExReq miss latency ((Tick/Count))
system.llccache.ReadExReq.mshrMisses::cpu0.data         3980                       # number of ReadExReq MSHR misses (Count)
system.llccache.ReadExReq.mshrMisses::cpu1.data         3981                       # number of ReadExReq MSHR misses (Count)
system.llccache.ReadExReq.mshrMisses::cpu2.data         3984                       # number of ReadExReq MSHR misses (Count)
system.llccache.ReadExReq.mshrMisses::cpu3.data         3986                       # number of ReadExReq MSHR misses (Count)
system.llccache.ReadExReq.mshrMisses::total        15931                       # number of ReadExReq MSHR misses (Count)
system.llccache.ReadExReq.mshrMissLatency::cpu0.data    440094000                       # number of ReadExReq MSHR miss ticks (Tick)
system.llccache.ReadExReq.mshrMissLatency::cpu1.data    439506000                       # number of ReadExReq MSHR miss ticks (Tick)
system.llccache.ReadExReq.mshrMissLatency::cpu2.data    440870000                       # number of ReadExReq MSHR miss ticks (Tick)
system.llccache.ReadExReq.mshrMissLatency::cpu3.data    441392000                       # number of ReadExReq MSHR miss ticks (Tick)
system.llccache.ReadExReq.mshrMissLatency::total   1761862000                       # number of ReadExReq MSHR miss ticks (Tick)
system.llccache.ReadExReq.mshrMissRate::cpu0.data     0.980779                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.mshrMissRate::cpu1.data     0.981025                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.mshrMissRate::cpu2.data     0.981764                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.mshrMissRate::cpu3.data     0.982257                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.mshrMissRate::total     0.981456                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.avgMshrMissLatency::cpu0.data 110576.381910                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMshrMissLatency::cpu1.data 110400.904295                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMshrMissLatency::cpu2.data 110660.140562                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMshrMissLatency::cpu3.data 110735.574511                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMshrMissLatency::total 110593.308644                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.hits::cpu0.inst           17                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.hits::cpu0.data            2                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.hits::cpu1.inst           17                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.hits::cpu2.inst           17                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.hits::cpu3.inst           17                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.hits::total           70                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.misses::cpu0.inst          411                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu0.data          122                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu1.inst          411                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu1.data          122                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu2.inst          411                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu2.data          122                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu3.inst          411                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu3.data          122                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::total         2132                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.missLatency::cpu0.inst     44016000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu0.data     12969000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu1.inst     43279000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu1.data     13546000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu2.inst     43817000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu2.data     13336000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu3.inst     43226000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu3.data     13551000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::total    227740000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.accesses::cpu0.inst          428                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu0.data          124                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu1.inst          428                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu1.data          122                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu2.inst          428                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu2.data          122                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu3.inst          428                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu3.data          122                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::total         2202                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.missRate::cpu0.inst     0.960280                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu0.data     0.983871                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu1.inst     0.960280                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu1.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu2.inst     0.960280                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu2.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu3.inst     0.960280                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu3.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::total     0.968211                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.avgMissLatency::cpu0.inst 107094.890511                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu0.data 106303.278689                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu1.inst 105301.703163                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu1.data 111032.786885                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu2.inst 106610.705596                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu2.data 109311.475410                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu3.inst 105172.749392                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu3.data 111073.770492                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::total 106819.887430                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.mshrMisses::cpu0.inst          411                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu0.data          122                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu1.inst          411                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu1.data          122                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu2.inst          411                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu2.data          122                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu3.inst          411                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu3.data          122                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::total         2132                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMissLatency::cpu0.inst     35796000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu0.data     10529000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu1.inst     35059000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu1.data     11106000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu2.inst     35597000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu2.data     10896000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu3.inst     35006000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu3.data     11111000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::total    185100000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissRate::cpu0.inst     0.960280                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu0.data     0.983871                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu1.inst     0.960280                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu2.inst     0.960280                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu3.inst     0.960280                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::total     0.968211                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu0.inst 87094.890511                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu0.data 86303.278689                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu1.inst 85301.703163                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu1.data 91032.786885                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu2.inst 86610.705596                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu2.data 89311.475410                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu3.inst 85172.749392                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu3.data 91073.770492                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::total 86819.887430                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.WritebackDirty.hits::writebacks        12322                       # number of WritebackDirty hits (Count)
system.llccache.WritebackDirty.hits::total        12322                       # number of WritebackDirty hits (Count)
system.llccache.WritebackDirty.accesses::writebacks        12322                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llccache.WritebackDirty.accesses::total        12322                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llccache.compressor.compressions         30385                       # Total number of compressions (Count)
system.llccache.compressor.failedCompressions         2108                       # Total number of failed compressions (Count)
system.llccache.compressor.compressionSize::0        15588                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressionSize::64            8                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressionSize::256        12681                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressionSize::512         2108                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressionSizeBits      2811696                       # Total compressed data size (Bit)
system.llccache.compressor.avgCompressionSizeBits    92.535659                       # Average compression size ((Bit/Count))
system.llccache.compressor.decompressions         9879                       # Total number of decompressions (Count)
system.llccache.compressor.ranks_0::0           17696                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::1              41                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::2              20                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::3               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::4           12532                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::5               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::6              88                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::7               8                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::0               8                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::1           15588                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::2               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::3               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::4               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::5               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::6            2149                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::7           12640                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::0           12552                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::1            2200                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::2           15588                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::3              45                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::4               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::5               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::6               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::7               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::0              88                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::1              20                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::2           12540                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::3               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::4           15588                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::5               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::6               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::7            2149                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::0               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::1               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::2               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::3               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::4               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::5            2237                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::6           12560                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::7           15588                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::0              41                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::1           12536                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::2               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::3           17800                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::4               8                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::5               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::6               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::7               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::0               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::1               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::2            2237                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::3           12540                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::4              20                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::5           15588                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::6               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::7               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::0               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::1               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::2               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::3               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::4            2237                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::5           12560                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::6           15588                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::7               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.compressors0.compressions        30385                       # Total number of compressions (Count)
system.llccache.compressor.compressors0.failedCompressions        14797                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors0.compressionSize::0        15588                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors0.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors0.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors0.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors0.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors0.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors0.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors0.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors0.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors0.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors0.compressionSize::512        14797                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors0.compressionSizeBits      7576064                       # Total compressed data size (Bit)
system.llccache.compressor.compressors0.avgCompressionSizeBits   249.335659                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors0.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors0.patterns::X        31259                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors0.patterns::Z       211821                       # Number of data entries that match pattern Z (Count)
system.llccache.compressor.compressors1.compressions        30385                       # Total number of compressions (Count)
system.llccache.compressor.compressors1.failedCompressions        14789                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors1.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors1.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors1.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors1.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors1.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors1.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors1.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors1.compressionSize::64        15596                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors1.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors1.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors1.compressionSize::512        14789                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors1.compressionSizeBits      8570112                       # Total compressed data size (Bit)
system.llccache.compressor.compressors1.avgCompressionSizeBits   282.050749                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors1.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors1.patterns::X        79601                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors1.patterns::M       163479                       # Number of data entries that match pattern M (Count)
system.llccache.compressor.compressors2.compressions        30385                       # Total number of compressions (Count)
system.llccache.compressor.compressors2.failedCompressions         2237                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors2.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors2.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors2.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors2.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors2.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors2.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors2.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors2.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors2.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors2.compressionSize::256        28148                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors2.compressionSize::512         2237                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors2.compressionSizeBits      4973472                       # Total compressed data size (Bit)
system.llccache.compressor.compressors2.avgCompressionSizeBits   163.681817                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors2.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors2.patterns::X        27819                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors2.patterns::M       215261                       # Number of data entries that match pattern M (Count)
system.llccache.compressor.compressors3.compressions        30385                       # Total number of compressions (Count)
system.llccache.compressor.compressors3.failedCompressions         2149                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors3.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors3.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors3.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors3.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors3.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors3.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors3.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors3.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors3.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors3.compressionSize::256        28236                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors3.compressionSize::512         2149                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors3.compressionSizeBits      6747488                       # Total compressed data size (Bit)
system.llccache.compressor.compressors3.avgCompressionSizeBits   222.066414                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors3.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors3.patterns::X        21229                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors3.patterns::M       221851                       # Number of data entries that match pattern M (Count)
system.llccache.compressor.compressors4.compressions        30385                       # Total number of compressions (Count)
system.llccache.compressor.compressors4.failedCompressions         1801                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors4.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors4.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors4.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors4.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors4.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors4.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors4.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors4.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors4.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors4.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors4.compressionSize::512        30385                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors4.compressionSizeBits     10297664                       # Total compressed data size (Bit)
system.llccache.compressor.compressors4.avgCompressionSizeBits   338.906171                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors4.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors4.patterns::X        13615                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors4.patterns::M       229465                       # Number of data entries that match pattern M (Count)
system.llccache.compressor.compressors5.compressions        30385                       # Total number of compressions (Count)
system.llccache.compressor.compressors5.failedCompressions         2220                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors5.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors5.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors5.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors5.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors5.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors5.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors5.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors5.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors5.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors5.compressionSize::256        28165                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors5.compressionSize::512         2220                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors5.compressionSizeBits      6093680                       # Total compressed data size (Bit)
system.llccache.compressor.compressors5.avgCompressionSizeBits   200.548955                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors5.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors5.patterns::X        39644                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors5.patterns::M       446516                       # Number of data entries that match pattern M (Count)
system.llccache.compressor.compressors6.compressions        30385                       # Total number of compressions (Count)
system.llccache.compressor.compressors6.failedCompressions         2044                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors6.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors6.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors6.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors6.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors6.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors6.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors6.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors6.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors6.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors6.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors6.compressionSize::512        30385                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors6.compressionSizeBits      9662192                       # Total compressed data size (Bit)
system.llccache.compressor.compressors6.avgCompressionSizeBits   317.992167                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors6.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors6.patterns::X        30834                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors6.patterns::M       455326                       # Number of data entries that match pattern M (Count)
system.llccache.compressor.compressors7.compressions        30385                       # Total number of compressions (Count)
system.llccache.compressor.compressors7.failedCompressions         2216                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors7.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors7.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors7.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors7.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors7.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors7.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors7.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors7.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors7.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors7.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors7.compressionSize::512        30385                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors7.compressionSizeBits      9697968                       # Total compressed data size (Bit)
system.llccache.compressor.compressors7.avgCompressionSizeBits   319.169590                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors7.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors7.patterns::X        48744                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors7.patterns::M       923576                       # Number of data entries that match pattern M (Count)
system.llccache.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.llccache.tags.tagsInUse            3559.909521                       # Average ticks per tags in use ((Tick/Count))
system.llccache.tags.totalRefs                  31478                       # Total number of references to valid blocks. (Count)
system.llccache.tags.sampledRefs                25613                       # Sample count of references to valid blocks. (Count)
system.llccache.tags.avgRefs                 1.228985                       # Average number of references to valid blocks. ((Count/Count))
system.llccache.tags.warmupTick                 86000                       # The tick when the warmup percentage was hit. (Tick)
system.llccache.tags.occupancies::writebacks   903.048641                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu0.inst    77.588997                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu0.data   639.745650                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu1.inst    82.084383                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu1.data   638.551896                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu2.inst    78.877360                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu2.data   641.001728                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu3.inst    79.537045                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu3.data   638.897126                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.avgOccs::writebacks     0.110235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu0.inst      0.009471                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu0.data      0.078094                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu1.inst      0.010020                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu1.data      0.077948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu2.inst      0.009629                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu2.data      0.078247                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu3.inst      0.009709                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu3.data      0.077990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::total          0.461344                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.occupanciesTaskId::1024         4326                       # Occupied blocks per task id (Count)
system.llccache.tags.ageTaskId_1024::0            348                       # Occupied blocks per task id, per block age (Count)
system.llccache.tags.ageTaskId_1024::1           3075                       # Occupied blocks per task id, per block age (Count)
system.llccache.tags.ageTaskId_1024::2            903                       # Occupied blocks per task id, per block age (Count)
system.llccache.tags.ratioOccsTaskId::1024     0.528076                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.llccache.tags.tagAccesses               280077                       # Number of tag accesses (Count)
system.llccache.tags.dataAccesses              534541                       # Number of data accesses (Count)
system.llccache.tags.evictionsReplacement::0         5451                       # Number of replacements that caused the eviction of 0 blocks (Count)
system.llccache.tags.evictionsReplacement::1        19149                       # Number of replacements that caused the eviction of 1 blocks (Count)
system.llccache.tags.evictionsReplacement::2         1069                       # Number of replacements that caused the eviction of 2 blocks (Count)
system.llccache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples      9776.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.inst::samples       411.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.data::samples      4102.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu1.inst::samples       411.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu1.data::samples      4102.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu2.inst::samples       411.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu2.data::samples      4105.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu3.inst::samples       411.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu3.data::samples      4104.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000127004250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           607                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           607                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                40652                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                9205                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        18063                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        9776                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      18063                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      9776                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       6                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.57                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       19.83                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  18063                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  9776                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     6242                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     6814                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     3537                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     1464                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      96                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     296                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     639                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     678                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     714                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     701                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     700                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     710                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     694                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     712                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     688                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     687                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     640                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     626                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     630                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          607                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       29.739703                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      18.940495                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     218.836832                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255            606     99.84%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5376-5631            1      0.16%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            607                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          607                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.074135                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.063947                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.636699                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               597     98.35%     98.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      0.16%     98.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 2      0.33%     98.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      0.16%     99.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 1      0.16%     99.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 3      0.49%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 2      0.33%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            607                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      384                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1156032                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                625664                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1569284149.31135297                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               849323027.38569379                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      736559000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       26457.81                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu0.inst        26304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.data       262528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu1.inst        26304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu1.data       262528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu2.inst        26304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu2.data       262720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu3.inst        26304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu3.data       262656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       624448                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu0.inst 35707013.528592489660                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.data 356375108.258604347706                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu1.inst 35707013.528592489660                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu1.data 356375108.258604347706                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu2.inst 35707013.528592489660                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu2.data 356635743.393849551678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu3.inst 35707013.528592489660                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu3.data 356548865.015434503555                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 847672338.195807576180                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu0.inst          411                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.data         4102                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu1.inst          411                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu1.data         4103                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu2.inst          411                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu2.data         4106                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu3.inst          411                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu3.data         4108                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         9776                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu0.inst     14664008                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.data    237480106                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu1.inst     13916756                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu1.data    237586860                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu2.inst     14460504                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu2.data    238444110                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu3.inst     13873006                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu3.data    239016359                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  14364967608                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu0.inst     35678.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.data     57893.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu1.inst     33860.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu1.data     57905.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu2.inst     35183.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu2.data     58072.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu3.inst     33754.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu3.data     58183.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   1469411.58                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu0.inst        26304                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.data       262528                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu1.inst        26304                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu1.data       262592                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu2.inst        26304                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu2.data       262784                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu3.inst        26304                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu3.data       262912                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1156032                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu0.inst        26304                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu1.inst        26304                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu2.inst        26304                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu3.inst        26304                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       105216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       625664                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       625664                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu0.inst          411                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.data         4102                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu1.inst          411                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu1.data         4103                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu2.inst          411                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu2.data         4106                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu3.inst          411                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu3.data         4108                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            18063                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         9776                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            9776                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu0.inst       35707014                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.data      356375108                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu1.inst       35707014                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu1.data      356461987                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu2.inst       35707014                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu2.data      356722622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu3.inst       35707014                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu3.data      356896379                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1569284149                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu0.inst     35707014                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu1.inst     35707014                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu2.inst     35707014                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu3.inst     35707014                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      142828054                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    849323027                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         849323027                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    849323027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.inst      35707014                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.data     356375108                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu1.inst      35707014                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu1.data     356461987                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu2.inst      35707014                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu2.data     356722622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu3.inst      35707014                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu3.data     356896379                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        2418607177                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 18057                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 9757                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1073                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1165                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1126                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1240                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1087                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1139                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1051                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1094                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1196                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1091                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1180                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1092                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1062                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1181                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           588                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           613                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           645                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           645                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           620                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           562                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           598                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           565                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           655                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           586                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          612                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          610                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          572                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          618                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          603                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          665                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                670872959                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               90285000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1009441709                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 37153.07                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            55903.07                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1913                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1055                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             10.59                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            10.81                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        24835                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    71.640829                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    67.911054                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    46.936569                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        23174     93.31%     93.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1434      5.77%     99.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          121      0.49%     99.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           41      0.17%     99.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           14      0.06%     99.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           15      0.06%     99.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            7      0.03%     99.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            6      0.02%     99.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           23      0.09%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        24835                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                1155648                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten              624448                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1568.762879                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               847.672338                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    18.88                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                12.26                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.62                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                10.67                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         88157580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         46834095                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        64081500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       25243920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 57776160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    334139700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy      1497600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      617730555                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    838.553577                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE      1107500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     24440000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    711114500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         89242860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         47414730                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        64845480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       25687620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 57776160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    334344900                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy      1324800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      620636550                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    842.498391                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE       710750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     24440000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    711511250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2132                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          9776                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               983                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              15931                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             15931                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2132                       # Transaction distribution (Count)
system.membus.pktCount_system.llccache.mem_side_port::system.mem_ctrl.port        46885                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llccache.mem_side_port::total        46885                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   46885                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.llccache.mem_side_port::system.mem_ctrl.port      1781696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llccache.mem_side_port::total      1781696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1781696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              18063                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    18063    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                18063                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    736662000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy            76180737                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          100196558                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          28822                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        10759                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
