GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:1607.0:1607.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:1607000000.000000:1607000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000062227753578:0.00000000062227753578:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: performance model initialization complete.
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-1.traceg
-kernel name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_
-kernel id = 1
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 14
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-1.traceg
launching kernel name: _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
thread block = 0,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 2235
gpu_sim_insn = 24576
gpu_ipc =      10.9960
gpu_tot_sim_cycle = 2235
gpu_tot_sim_insn = 24576
gpu_tot_ipc =      10.9960
gpu_tot_issued_cta = 1
gpu_occupancy = 38.8267% 
gpu_tot_occupancy = 38.8267% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0868
partiton_level_parallism_total  =       0.0868
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       4.4636 GB/Sec
L2_BW_total  =       4.4636 GB/Sec
gpu_total_sim_rate=24576

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 384
	L1I_total_cache_misses = 64
	L1I_total_cache_miss_rate = 0.1667
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 320
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 62
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 384

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 
gpgpu_n_tot_thrd_icount = 24576
gpgpu_n_tot_w_icount = 768
gpgpu_n_stall_shd_mem = 1041
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1341	W0_Idle:2416	W0_Scoreboard:19	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:768
single_issue_nums: WS0:308	WS1:308	
dual_issue_nums: WS0:38	WS1:38	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26112 {136:192,}
traffic_breakdown_coretomem[INST_ACC_R] = 16 {8:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1536 {8:192,}
traffic_breakdown_memtocore[INST_ACC_R] = 272 {136:2,}
maxmflatency = 330 
max_icnt2mem_latency = 22 
maxmrqlatency = 72 
max_icnt2sh_latency = 10 
averagemflatency = 275 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 10 
mrq_lat_table:94 	1 	103 	46 	81 	60 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3 	191 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       876       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1037      1030         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1048      1042         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1060      1055         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1073      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1084      1078         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1156      1150         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1096      1091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 386/18 = 21.444445
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 776
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:         33        33    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         34        35    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         34        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         34        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         34        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         34        35    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         34        35    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         34        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        303       309         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        319       330         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        303       309         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        305       311         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        303       309         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        305       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        303       309         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        305       309         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3476 n_nop=3270 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1151
n_activity=717 dram_eff=0.5579
bk0: 52a 2999i bk1: 52a 2900i bk2: 0a 3473i bk3: 0a 3476i bk4: 0a 3476i bk5: 0a 3476i bk6: 0a 3476i bk7: 0a 3476i bk8: 0a 3476i bk9: 0a 3476i bk10: 0a 3476i bk11: 0a 3476i bk12: 0a 3476i bk13: 0a 3476i bk14: 0a 3476i bk15: 0a 3477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.779032
Bank_Level_Parallism_Col = 1.776860
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.393388
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.115075 
total_CMD = 3476 
util_bw = 400 
Wasted_Col = 215 
Wasted_Row = 12 
Idle = 2849 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 9 
WTRc_limit = 222 
RTWc_limit = 136 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 222 
RTWc_limit_alone = 136 

Commands details: 
total_CMD = 3476 
n_nop = 3270 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.001726 
CoL_Bus_Util = 0.057537 
Either_Row_CoL_Bus_Util = 0.059264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.310127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.310127
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3476 n_nop=3282 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1105
n_activity=626 dram_eff=0.6134
bk0: 48a 3026i bk1: 48a 2929i bk2: 0a 3474i bk3: 0a 3476i bk4: 0a 3476i bk5: 0a 3476i bk6: 0a 3476i bk7: 0a 3476i bk8: 0a 3476i bk9: 0a 3476i bk10: 0a 3476i bk11: 0a 3476i bk12: 0a 3476i bk13: 0a 3476i bk14: 0a 3476i bk15: 0a 3477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.830123
Bank_Level_Parallism_Col = 1.829825
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.417544
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.110472 
total_CMD = 3476 
util_bw = 384 
Wasted_Col = 192 
Wasted_Row = 0 
Idle = 2900 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 223 
RTWc_limit = 139 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 223 
RTWc_limit_alone = 139 

Commands details: 
total_CMD = 3476 
n_nop = 3282 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000575 
CoL_Bus_Util = 0.055236 
Either_Row_CoL_Bus_Util = 0.055811 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.385213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.385213
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3476 n_nop=3282 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1105
n_activity=628 dram_eff=0.6115
bk0: 48a 3070i bk1: 48a 2949i bk2: 0a 3474i bk3: 0a 3476i bk4: 0a 3476i bk5: 0a 3476i bk6: 0a 3476i bk7: 0a 3476i bk8: 0a 3476i bk9: 0a 3476i bk10: 0a 3476i bk11: 0a 3476i bk12: 0a 3476i bk13: 0a 3476i bk14: 0a 3476i bk15: 0a 3477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.780399
Bank_Level_Parallism_Col = 1.780000
Bank_Level_Parallism_Ready = 1.352332
write_to_read_ratio_blp_rw_average = 0.383636
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.110472 
total_CMD = 3476 
util_bw = 384 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 2918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 224 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 3476 
n_nop = 3282 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000575 
CoL_Bus_Util = 0.055236 
Either_Row_CoL_Bus_Util = 0.055811 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.250575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.250575
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3476 n_nop=3282 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1105
n_activity=629 dram_eff=0.6105
bk0: 48a 3043i bk1: 48a 2937i bk2: 0a 3474i bk3: 0a 3476i bk4: 0a 3476i bk5: 0a 3476i bk6: 0a 3476i bk7: 0a 3476i bk8: 0a 3476i bk9: 0a 3476i bk10: 0a 3476i bk11: 0a 3476i bk12: 0a 3476i bk13: 0a 3476i bk14: 0a 3476i bk15: 0a 3477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.811723
Bank_Level_Parallism_Col = 1.811388
Bank_Level_Parallism_Ready = 1.373057
write_to_read_ratio_blp_rw_average = 0.403025
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.110472 
total_CMD = 3476 
util_bw = 384 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 2907 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 225 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 225 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 3476 
n_nop = 3282 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000575 
CoL_Bus_Util = 0.055236 
Either_Row_CoL_Bus_Util = 0.055811 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.280207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.280207
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3476 n_nop=3282 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1105
n_activity=627 dram_eff=0.6124
bk0: 48a 3043i bk1: 48a 2939i bk2: 0a 3474i bk3: 0a 3476i bk4: 0a 3476i bk5: 0a 3476i bk6: 0a 3476i bk7: 0a 3476i bk8: 0a 3476i bk9: 0a 3476i bk10: 0a 3476i bk11: 0a 3476i bk12: 0a 3476i bk13: 0a 3476i bk14: 0a 3476i bk15: 0a 3477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.814617
Bank_Level_Parallism_Col = 1.814286
Bank_Level_Parallism_Ready = 1.375000
write_to_read_ratio_blp_rw_average = 0.404464
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.110472 
total_CMD = 3476 
util_bw = 384 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 2909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 224 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 3476 
n_nop = 3282 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000575 
CoL_Bus_Util = 0.055236 
Either_Row_CoL_Bus_Util = 0.055811 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.277906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.277906
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3476 n_nop=3282 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1105
n_activity=626 dram_eff=0.6134
bk0: 48a 3016i bk1: 48a 2929i bk2: 0a 3474i bk3: 0a 3476i bk4: 0a 3476i bk5: 0a 3476i bk6: 0a 3476i bk7: 0a 3476i bk8: 0a 3476i bk9: 0a 3476i bk10: 0a 3476i bk11: 0a 3476i bk12: 0a 3476i bk13: 0a 3476i bk14: 0a 3476i bk15: 0a 3477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.847636
Bank_Level_Parallism_Col = 1.847368
Bank_Level_Parallism_Ready = 1.393782
write_to_read_ratio_blp_rw_average = 0.424561
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.110472 
total_CMD = 3476 
util_bw = 384 
Wasted_Col = 192 
Wasted_Row = 0 
Idle = 2900 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 222 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 222 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 3476 
n_nop = 3282 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000575 
CoL_Bus_Util = 0.055236 
Either_Row_CoL_Bus_Util = 0.055811 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.342635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.342635
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3476 n_nop=3282 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1105
n_activity=625 dram_eff=0.6144
bk0: 48a 3016i bk1: 48a 2930i bk2: 0a 3474i bk3: 0a 3476i bk4: 0a 3476i bk5: 0a 3476i bk6: 0a 3476i bk7: 0a 3476i bk8: 0a 3476i bk9: 0a 3476i bk10: 0a 3476i bk11: 0a 3476i bk12: 0a 3476i bk13: 0a 3476i bk14: 0a 3476i bk15: 0a 3477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.849123
Bank_Level_Parallism_Col = 1.848858
Bank_Level_Parallism_Ready = 1.393782
write_to_read_ratio_blp_rw_average = 0.425308
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.110472 
total_CMD = 3476 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 2901 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 221 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 221 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 3476 
n_nop = 3282 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000575 
CoL_Bus_Util = 0.055236 
Either_Row_CoL_Bus_Util = 0.055811 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.342923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.342923
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0xbb505f00, atomic=0 1 entries : 0x56059b59cf20 :  mf: uid=   768, sid00:w31, part=7, addr=0x7f5ebb505f00, load , size=128, unknown  status = IN_PARTITION_DRAM (2233), 

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xbb505f80, atomic=0 1 entries : 0x56059b5ab620 :  mf: uid=   767, sid00:w31, part=7, addr=0x7f5ebb505f80, load , size=128, unknown  status = IN_PARTITION_DRAM (2234), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3476 n_nop=3285 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=93 n_write=96 n_wr_bk=0 bw_util=0.1087
n_activity=611 dram_eff=0.6187
bk0: 48a 3043i bk1: 45a 2943i bk2: 0a 3474i bk3: 0a 3476i bk4: 0a 3476i bk5: 0a 3476i bk6: 0a 3476i bk7: 0a 3476i bk8: 0a 3476i bk9: 0a 3476i bk10: 0a 3476i bk11: 0a 3476i bk12: 0a 3476i bk13: 0a 3476i bk14: 0a 3476i bk15: 0a 3477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.821942
Bank_Level_Parallism_Col = 1.821622
Bank_Level_Parallism_Ready = 1.378947
write_to_read_ratio_blp_rw_average = 0.408108
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.108746 
total_CMD = 3476 
util_bw = 377 
Wasted_Col = 184 
Wasted_Row = 0 
Idle = 2915 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 224 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 3476 
n_nop = 3285 
Read = 0 
Write = 96 
L2_Alloc = 93 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 189 
Row_Bus_Util =  0.000575 
CoL_Bus_Util = 0.054373 
Either_Row_CoL_Bus_Util = 0.054948 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.278193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.278193

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13, Miss = 13, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 13, Miss = 13, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 194
L2_total_cache_misses = 194
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=202
icnt_total_pkts_simt_to_mem=962
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.9897
	minimum = 6
	maximum = 20
Network latency average = 10.5412
	minimum = 6
	maximum = 15
Slowest packet = 5
Flit latency average = 9.7732
	minimum = 6
	maximum = 11
Slowest flit = 37
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00347204
	minimum = 0 (at node 1)
	maximum = 0.0868009 (at node 0)
Accepted packet rate average = 0.00347204
	minimum = 0 (at node 1)
	maximum = 0.0868009 (at node 0)
Injected flit rate average = 0.0104161
	minimum = 0 (at node 1)
	maximum = 0.430425 (at node 0)
Accepted flit rate average= 0.0104161
	minimum = 0 (at node 1)
	maximum = 0.0903803 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.9897 (1 samples)
	minimum = 6 (1 samples)
	maximum = 20 (1 samples)
Network latency average = 10.5412 (1 samples)
	minimum = 6 (1 samples)
	maximum = 15 (1 samples)
Flit latency average = 9.7732 (1 samples)
	minimum = 6 (1 samples)
	maximum = 11 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00347204 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0868009 (1 samples)
Accepted packet rate average = 0.00347204 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0868009 (1 samples)
Injected flit rate average = 0.0104161 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.430425 (1 samples)
Accepted flit rate average = 0.0104161 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0903803 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 24576 (inst/sec)
gpgpu_simulation_rate = 2235 (cycle/sec)
gpgpu_silicon_slowdown = 719015x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-2.traceg
-kernel name = _Z11copy_kernelIdEvPKT_PS0_
-kernel id = 2
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-2.traceg
launching kernel name: _Z11copy_kernelIdEvPKT_PS0_ uid: 2
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 0,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1143
gpu_sim_insn = 15360
gpu_ipc =      13.4383
gpu_tot_sim_cycle = 3378
gpu_tot_sim_insn = 39936
gpu_tot_ipc =      11.8224
gpu_tot_issued_cta = 2
gpu_occupancy = 42.0999% 
gpu_tot_occupancy = 39.9336% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 96
partiton_level_parallism =       0.1137
partiton_level_parallism_total  =       0.0959
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       5.8487 GB/Sec
L2_BW_total  =       4.9323 GB/Sec
gpu_total_sim_rate=39936

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 640
	L1I_total_cache_misses = 128
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 124
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 640

Total_core_cache_fail_stats:
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 
gpgpu_n_tot_thrd_icount = 39936
gpgpu_n_tot_w_icount = 1248
gpgpu_n_stall_shd_mem = 1447
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1024
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1592	W0_Idle:3888	W0_Scoreboard:144	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1248
single_issue_nums: WS0:504	WS1:504	
dual_issue_nums: WS0:60	WS1:60	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 512 {8:64,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34816 {136:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 32 {8:4,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8704 {136:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 544 {136:4,}
maxmflatency = 478 
max_icnt2mem_latency = 36 
maxmrqlatency = 72 
max_icnt2sh_latency = 292 
averagemflatency = 264 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 38 
mrq_lat_table:94 	1 	103 	46 	81 	60 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	87 	233 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13 	270 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	246 	10 	14 	14 	33 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       876       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1037      1030         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1048      1042         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1060      1055         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1073      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1084      1078         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1156      1150         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1096      1091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 386/18 = 21.444445
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 776
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:         51        55    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         56        52    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         51        52    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         51        52    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         52        53    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         53        54    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         52        53    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         53        54    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        436       478         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        444       356         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        356       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        352       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        376       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        384       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        392       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        396       404         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5254 n_nop=5048 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.07613
n_activity=717 dram_eff=0.5579
bk0: 52a 4777i bk1: 52a 4678i bk2: 0a 5251i bk3: 0a 5254i bk4: 0a 5254i bk5: 0a 5254i bk6: 0a 5254i bk7: 0a 5254i bk8: 0a 5254i bk9: 0a 5254i bk10: 0a 5254i bk11: 0a 5254i bk12: 0a 5254i bk13: 0a 5254i bk14: 0a 5254i bk15: 0a 5255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.779032
Bank_Level_Parallism_Col = 1.776860
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.393388
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.076132 
total_CMD = 5254 
util_bw = 400 
Wasted_Col = 215 
Wasted_Row = 12 
Idle = 4627 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 9 
WTRc_limit = 222 
RTWc_limit = 136 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 222 
RTWc_limit_alone = 136 

Commands details: 
total_CMD = 5254 
n_nop = 5048 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.001142 
CoL_Bus_Util = 0.038066 
Either_Row_CoL_Bus_Util = 0.039208 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.205177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.205177
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5254 n_nop=5060 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.07309
n_activity=626 dram_eff=0.6134
bk0: 48a 4804i bk1: 48a 4707i bk2: 0a 5252i bk3: 0a 5254i bk4: 0a 5254i bk5: 0a 5254i bk6: 0a 5254i bk7: 0a 5254i bk8: 0a 5254i bk9: 0a 5254i bk10: 0a 5254i bk11: 0a 5254i bk12: 0a 5254i bk13: 0a 5254i bk14: 0a 5254i bk15: 0a 5255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.830123
Bank_Level_Parallism_Col = 1.829825
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.417544
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.073087 
total_CMD = 5254 
util_bw = 384 
Wasted_Col = 192 
Wasted_Row = 0 
Idle = 4678 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 223 
RTWc_limit = 139 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 223 
RTWc_limit_alone = 139 

Commands details: 
total_CMD = 5254 
n_nop = 5060 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000381 
CoL_Bus_Util = 0.036544 
Either_Row_CoL_Bus_Util = 0.036924 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.254853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.254853
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5254 n_nop=5060 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.07309
n_activity=628 dram_eff=0.6115
bk0: 48a 4848i bk1: 48a 4727i bk2: 0a 5252i bk3: 0a 5254i bk4: 0a 5254i bk5: 0a 5254i bk6: 0a 5254i bk7: 0a 5254i bk8: 0a 5254i bk9: 0a 5254i bk10: 0a 5254i bk11: 0a 5254i bk12: 0a 5254i bk13: 0a 5254i bk14: 0a 5254i bk15: 0a 5255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.780399
Bank_Level_Parallism_Col = 1.780000
Bank_Level_Parallism_Ready = 1.352332
write_to_read_ratio_blp_rw_average = 0.383636
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.073087 
total_CMD = 5254 
util_bw = 384 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 4696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 224 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 5254 
n_nop = 5060 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000381 
CoL_Bus_Util = 0.036544 
Either_Row_CoL_Bus_Util = 0.036924 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.165778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.165778
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5254 n_nop=5060 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.07309
n_activity=629 dram_eff=0.6105
bk0: 48a 4821i bk1: 48a 4715i bk2: 0a 5252i bk3: 0a 5254i bk4: 0a 5254i bk5: 0a 5254i bk6: 0a 5254i bk7: 0a 5254i bk8: 0a 5254i bk9: 0a 5254i bk10: 0a 5254i bk11: 0a 5254i bk12: 0a 5254i bk13: 0a 5254i bk14: 0a 5254i bk15: 0a 5255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.811723
Bank_Level_Parallism_Col = 1.811388
Bank_Level_Parallism_Ready = 1.373057
write_to_read_ratio_blp_rw_average = 0.403025
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.073087 
total_CMD = 5254 
util_bw = 384 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 4685 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 225 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 225 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 5254 
n_nop = 5060 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000381 
CoL_Bus_Util = 0.036544 
Either_Row_CoL_Bus_Util = 0.036924 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.185383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.185383
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5254 n_nop=5060 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.07309
n_activity=627 dram_eff=0.6124
bk0: 48a 4821i bk1: 48a 4717i bk2: 0a 5252i bk3: 0a 5254i bk4: 0a 5254i bk5: 0a 5254i bk6: 0a 5254i bk7: 0a 5254i bk8: 0a 5254i bk9: 0a 5254i bk10: 0a 5254i bk11: 0a 5254i bk12: 0a 5254i bk13: 0a 5254i bk14: 0a 5254i bk15: 0a 5255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.814617
Bank_Level_Parallism_Col = 1.814286
Bank_Level_Parallism_Ready = 1.375000
write_to_read_ratio_blp_rw_average = 0.404464
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.073087 
total_CMD = 5254 
util_bw = 384 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 4687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 224 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 5254 
n_nop = 5060 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000381 
CoL_Bus_Util = 0.036544 
Either_Row_CoL_Bus_Util = 0.036924 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.183860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.18386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5254 n_nop=5060 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.07309
n_activity=626 dram_eff=0.6134
bk0: 48a 4794i bk1: 48a 4707i bk2: 0a 5252i bk3: 0a 5254i bk4: 0a 5254i bk5: 0a 5254i bk6: 0a 5254i bk7: 0a 5254i bk8: 0a 5254i bk9: 0a 5254i bk10: 0a 5254i bk11: 0a 5254i bk12: 0a 5254i bk13: 0a 5254i bk14: 0a 5254i bk15: 0a 5255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.847636
Bank_Level_Parallism_Col = 1.847368
Bank_Level_Parallism_Ready = 1.393782
write_to_read_ratio_blp_rw_average = 0.424561
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.073087 
total_CMD = 5254 
util_bw = 384 
Wasted_Col = 192 
Wasted_Row = 0 
Idle = 4678 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 222 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 222 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 5254 
n_nop = 5060 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000381 
CoL_Bus_Util = 0.036544 
Either_Row_CoL_Bus_Util = 0.036924 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.226684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.226684
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5254 n_nop=5060 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.07309
n_activity=625 dram_eff=0.6144
bk0: 48a 4794i bk1: 48a 4708i bk2: 0a 5252i bk3: 0a 5254i bk4: 0a 5254i bk5: 0a 5254i bk6: 0a 5254i bk7: 0a 5254i bk8: 0a 5254i bk9: 0a 5254i bk10: 0a 5254i bk11: 0a 5254i bk12: 0a 5254i bk13: 0a 5254i bk14: 0a 5254i bk15: 0a 5255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.849123
Bank_Level_Parallism_Col = 1.848858
Bank_Level_Parallism_Ready = 1.393782
write_to_read_ratio_blp_rw_average = 0.425308
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.073087 
total_CMD = 5254 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 4679 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 221 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 221 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 5254 
n_nop = 5060 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000381 
CoL_Bus_Util = 0.036544 
Either_Row_CoL_Bus_Util = 0.036924 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.226875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.226875
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5254 n_nop=5060 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.07309
n_activity=628 dram_eff=0.6115
bk0: 48a 4821i bk1: 48a 4716i bk2: 0a 5252i bk3: 0a 5254i bk4: 0a 5254i bk5: 0a 5254i bk6: 0a 5254i bk7: 0a 5254i bk8: 0a 5254i bk9: 0a 5254i bk10: 0a 5254i bk11: 0a 5254i bk12: 0a 5254i bk13: 0a 5254i bk14: 0a 5254i bk15: 0a 5255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.813167
Bank_Level_Parallism_Col = 1.812834
Bank_Level_Parallism_Ready = 1.373057
write_to_read_ratio_blp_rw_average = 0.403743
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.073087 
total_CMD = 5254 
util_bw = 384 
Wasted_Col = 184 
Wasted_Row = 0 
Idle = 4686 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 224 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 5254 
n_nop = 5060 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000381 
CoL_Bus_Util = 0.036544 
Either_Row_CoL_Bus_Util = 0.036924 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.184050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.18405

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 324
L2_total_cache_misses = 194
L2_total_cache_miss_rate = 0.5988
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=596
icnt_total_pkts_simt_to_mem=1348
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.4182
	minimum = 6
	maximum = 290
Network latency average = 23.1744
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 26.0602
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00383659
	minimum = 0 (at node 2)
	maximum = 0.0574304 (at node 0)
Accepted packet rate average = 0.00383659
	minimum = 0 (at node 2)
	maximum = 0.0574304 (at node 0)
Injected flit rate average = 0.0115098
	minimum = 0 (at node 2)
	maximum = 0.284784 (at node 0)
Accepted flit rate average= 0.0115098
	minimum = 0 (at node 2)
	maximum = 0.116637 (at node 1)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.204 (2 samples)
	minimum = 6 (2 samples)
	maximum = 155 (2 samples)
Network latency average = 16.8578 (2 samples)
	minimum = 6 (2 samples)
	maximum = 105 (2 samples)
Flit latency average = 17.9167 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00365431 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0721157 (2 samples)
Accepted packet rate average = 0.00365431 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0721157 (2 samples)
Injected flit rate average = 0.0109629 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.357604 (2 samples)
Accepted flit rate average = 0.0109629 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.103509 (2 samples)
Injected packet size average = 3 (2 samples)
Accepted packet size average = 3 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 39936 (inst/sec)
gpgpu_simulation_rate = 3378 (cycle/sec)
gpgpu_silicon_slowdown = 475725x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-3.traceg
-kernel name = _Z10mul_kernelIdEvPT_PKS0_
-kernel id = 3
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-3.traceg
launching kernel name: _Z10mul_kernelIdEvPT_PKS0_ uid: 3
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 0,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 1175
gpu_sim_insn = 16384
gpu_ipc =      13.9438
gpu_tot_sim_cycle = 4553
gpu_tot_sim_insn = 56320
gpu_tot_ipc =      12.3699
gpu_tot_issued_cta = 3
gpu_occupancy = 42.1209% 
gpu_tot_occupancy = 40.4979% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 192
partiton_level_parallism =       0.1106
partiton_level_parallism_total  =       0.0997
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       5.6895 GB/Sec
L2_BW_total  =       5.1277 GB/Sec
gpu_total_sim_rate=56320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 896
	L1I_total_cache_misses = 192
	L1I_total_cache_miss_rate = 0.2143
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 704
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 192
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 186
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 896

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 
gpgpu_n_tot_thrd_icount = 56320
gpgpu_n_tot_w_icount = 1760
gpgpu_n_stall_shd_mem = 1853
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128
gpgpu_n_mem_write_global = 320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2048
gpgpu_n_store_insn = 5120
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 224
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1930	W0_Idle:5389	W0_Scoreboard:220	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1760
single_issue_nums: WS0:682	WS1:680	
dual_issue_nums: WS0:99	WS1:100	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1024 {8:128,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43520 {136:320,}
traffic_breakdown_coretomem[INST_ACC_R] = 48 {8:6,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17408 {136:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2560 {8:320,}
traffic_breakdown_memtocore[INST_ACC_R] = 816 {136:6,}
maxmflatency = 478 
max_icnt2mem_latency = 36 
maxmrqlatency = 72 
max_icnt2sh_latency = 292 
averagemflatency = 253 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 49 
mrq_lat_table:94 	1 	103 	46 	81 	60 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	174 	274 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23 	349 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	309 	17 	23 	27 	66 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       876       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1037      1030         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1048      1042         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1060      1055         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1073      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1084      1078         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1156      1150         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1096      1091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 386/18 = 21.444445
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 776
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:         70        76    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         77        69    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         68        69    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         69        70    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         69        71    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         71        72    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         71        72    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         72        73    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        436       478         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        444       356         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        356       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        352       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        376       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        384       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        392       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        396       404         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7082 n_nop=6876 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.05648
n_activity=717 dram_eff=0.5579
bk0: 52a 6605i bk1: 52a 6506i bk2: 0a 7079i bk3: 0a 7082i bk4: 0a 7082i bk5: 0a 7082i bk6: 0a 7082i bk7: 0a 7082i bk8: 0a 7082i bk9: 0a 7082i bk10: 0a 7082i bk11: 0a 7082i bk12: 0a 7082i bk13: 0a 7082i bk14: 0a 7082i bk15: 0a 7083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.779032
Bank_Level_Parallism_Col = 1.776860
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.393388
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.056481 
total_CMD = 7082 
util_bw = 400 
Wasted_Col = 215 
Wasted_Row = 12 
Idle = 6455 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 9 
WTRc_limit = 222 
RTWc_limit = 136 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 222 
RTWc_limit_alone = 136 

Commands details: 
total_CMD = 7082 
n_nop = 6876 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000847 
CoL_Bus_Util = 0.028241 
Either_Row_CoL_Bus_Util = 0.029088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.152217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.152217
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7082 n_nop=6888 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.05422
n_activity=626 dram_eff=0.6134
bk0: 48a 6632i bk1: 48a 6535i bk2: 0a 7080i bk3: 0a 7082i bk4: 0a 7082i bk5: 0a 7082i bk6: 0a 7082i bk7: 0a 7082i bk8: 0a 7082i bk9: 0a 7082i bk10: 0a 7082i bk11: 0a 7082i bk12: 0a 7082i bk13: 0a 7082i bk14: 0a 7082i bk15: 0a 7083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.830123
Bank_Level_Parallism_Col = 1.829825
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.417544
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.054222 
total_CMD = 7082 
util_bw = 384 
Wasted_Col = 192 
Wasted_Row = 0 
Idle = 6506 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 223 
RTWc_limit = 139 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 223 
RTWc_limit_alone = 139 

Commands details: 
total_CMD = 7082 
n_nop = 6888 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.027111 
Either_Row_CoL_Bus_Util = 0.027393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.189071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.189071
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7082 n_nop=6888 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.05422
n_activity=628 dram_eff=0.6115
bk0: 48a 6676i bk1: 48a 6555i bk2: 0a 7080i bk3: 0a 7082i bk4: 0a 7082i bk5: 0a 7082i bk6: 0a 7082i bk7: 0a 7082i bk8: 0a 7082i bk9: 0a 7082i bk10: 0a 7082i bk11: 0a 7082i bk12: 0a 7082i bk13: 0a 7082i bk14: 0a 7082i bk15: 0a 7083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.780399
Bank_Level_Parallism_Col = 1.780000
Bank_Level_Parallism_Ready = 1.352332
write_to_read_ratio_blp_rw_average = 0.383636
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.054222 
total_CMD = 7082 
util_bw = 384 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 6524 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 224 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 7082 
n_nop = 6888 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.027111 
Either_Row_CoL_Bus_Util = 0.027393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.122988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.122988
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7082 n_nop=6888 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.05422
n_activity=629 dram_eff=0.6105
bk0: 48a 6649i bk1: 48a 6543i bk2: 0a 7080i bk3: 0a 7082i bk4: 0a 7082i bk5: 0a 7082i bk6: 0a 7082i bk7: 0a 7082i bk8: 0a 7082i bk9: 0a 7082i bk10: 0a 7082i bk11: 0a 7082i bk12: 0a 7082i bk13: 0a 7082i bk14: 0a 7082i bk15: 0a 7083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.811723
Bank_Level_Parallism_Col = 1.811388
Bank_Level_Parallism_Ready = 1.373057
write_to_read_ratio_blp_rw_average = 0.403025
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.054222 
total_CMD = 7082 
util_bw = 384 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 6513 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 225 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 225 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 7082 
n_nop = 6888 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.027111 
Either_Row_CoL_Bus_Util = 0.027393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.137532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.137532
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7082 n_nop=6888 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.05422
n_activity=627 dram_eff=0.6124
bk0: 48a 6649i bk1: 48a 6545i bk2: 0a 7080i bk3: 0a 7082i bk4: 0a 7082i bk5: 0a 7082i bk6: 0a 7082i bk7: 0a 7082i bk8: 0a 7082i bk9: 0a 7082i bk10: 0a 7082i bk11: 0a 7082i bk12: 0a 7082i bk13: 0a 7082i bk14: 0a 7082i bk15: 0a 7083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.814617
Bank_Level_Parallism_Col = 1.814286
Bank_Level_Parallism_Ready = 1.375000
write_to_read_ratio_blp_rw_average = 0.404464
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.054222 
total_CMD = 7082 
util_bw = 384 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 6515 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 224 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 7082 
n_nop = 6888 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.027111 
Either_Row_CoL_Bus_Util = 0.027393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.136402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.136402
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7082 n_nop=6888 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.05422
n_activity=626 dram_eff=0.6134
bk0: 48a 6622i bk1: 48a 6535i bk2: 0a 7080i bk3: 0a 7082i bk4: 0a 7082i bk5: 0a 7082i bk6: 0a 7082i bk7: 0a 7082i bk8: 0a 7082i bk9: 0a 7082i bk10: 0a 7082i bk11: 0a 7082i bk12: 0a 7082i bk13: 0a 7082i bk14: 0a 7082i bk15: 0a 7083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.847636
Bank_Level_Parallism_Col = 1.847368
Bank_Level_Parallism_Ready = 1.393782
write_to_read_ratio_blp_rw_average = 0.424561
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.054222 
total_CMD = 7082 
util_bw = 384 
Wasted_Col = 192 
Wasted_Row = 0 
Idle = 6506 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 222 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 222 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 7082 
n_nop = 6888 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.027111 
Either_Row_CoL_Bus_Util = 0.027393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.168173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.168173
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7082 n_nop=6888 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.05422
n_activity=625 dram_eff=0.6144
bk0: 48a 6622i bk1: 48a 6536i bk2: 0a 7080i bk3: 0a 7082i bk4: 0a 7082i bk5: 0a 7082i bk6: 0a 7082i bk7: 0a 7082i bk8: 0a 7082i bk9: 0a 7082i bk10: 0a 7082i bk11: 0a 7082i bk12: 0a 7082i bk13: 0a 7082i bk14: 0a 7082i bk15: 0a 7083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.849123
Bank_Level_Parallism_Col = 1.848858
Bank_Level_Parallism_Ready = 1.393782
write_to_read_ratio_blp_rw_average = 0.425308
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.054222 
total_CMD = 7082 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 6507 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 221 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 221 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 7082 
n_nop = 6888 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.027111 
Either_Row_CoL_Bus_Util = 0.027393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.168314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.168314
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7082 n_nop=6888 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.05422
n_activity=628 dram_eff=0.6115
bk0: 48a 6649i bk1: 48a 6544i bk2: 0a 7080i bk3: 0a 7082i bk4: 0a 7082i bk5: 0a 7082i bk6: 0a 7082i bk7: 0a 7082i bk8: 0a 7082i bk9: 0a 7082i bk10: 0a 7082i bk11: 0a 7082i bk12: 0a 7082i bk13: 0a 7082i bk14: 0a 7082i bk15: 0a 7083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.813167
Bank_Level_Parallism_Col = 1.812834
Bank_Level_Parallism_Ready = 1.373057
write_to_read_ratio_blp_rw_average = 0.403743
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.054222 
total_CMD = 7082 
util_bw = 384 
Wasted_Col = 184 
Wasted_Row = 0 
Idle = 6514 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 224 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 7082 
n_nop = 6888 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.027111 
Either_Row_CoL_Bus_Util = 0.027393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.136543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.136543

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31, Miss = 13, Miss_rate = 0.419, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 31, Miss = 13, Miss_rate = 0.419, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 454
L2_total_cache_misses = 194
L2_total_cache_miss_rate = 0.4273
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=990
icnt_total_pkts_simt_to_mem=1734
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 33.2357
	minimum = 6
	maximum = 290
Network latency average = 28.2247
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 32.8833
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00398858
	minimum = 0 (at node 3)
	maximum = 0.0426093 (at node 0)
Accepted packet rate average = 0.00398858
	minimum = 0 (at node 3)
	maximum = 0.0426093 (at node 0)
Injected flit rate average = 0.0119657
	minimum = 0 (at node 3)
	maximum = 0.211289 (at node 0)
Accepted flit rate average= 0.0119657
	minimum = 0 (at node 3)
	maximum = 0.0865363 (at node 1)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.5479 (3 samples)
	minimum = 6 (3 samples)
	maximum = 200 (3 samples)
Network latency average = 20.6468 (3 samples)
	minimum = 6 (3 samples)
	maximum = 135 (3 samples)
Flit latency average = 22.9055 (3 samples)
	minimum = 6 (3 samples)
	maximum = 131 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00376573 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0622802 (3 samples)
Accepted packet rate average = 0.00376573 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0622802 (3 samples)
Injected flit rate average = 0.0112972 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.308833 (3 samples)
Accepted flit rate average = 0.0112972 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0978512 (3 samples)
Injected packet size average = 3 (3 samples)
Accepted packet size average = 3 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 56320 (inst/sec)
gpgpu_simulation_rate = 4553 (cycle/sec)
gpgpu_silicon_slowdown = 352954x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-4.traceg
-kernel name = _Z10add_kernelIdEvPKT_S2_PS0_
-kernel id = 4
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-4.traceg
launching kernel name: _Z10add_kernelIdEvPKT_S2_PS0_ uid: 4
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 0,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 1397
gpu_sim_insn = 19456
gpu_ipc =      13.9270
gpu_tot_sim_cycle = 5950
gpu_tot_sim_insn = 75776
gpu_tot_ipc =      12.7355
gpu_tot_issued_cta = 4
gpu_occupancy = 45.7012% 
gpu_tot_occupancy = 41.7194% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2209
partiton_level_parallism =       0.1389
partiton_level_parallism_total  =       0.1089
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       7.1412 GB/Sec
L2_BW_total  =       5.6005 GB/Sec
gpu_total_sim_rate=75776

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1216
	L1I_total_cache_misses = 256
	L1I_total_cache_miss_rate = 0.2105
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 960
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 248
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1216

Total_core_cache_fail_stats:
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 
gpgpu_n_tot_thrd_icount = 75776
gpgpu_n_tot_w_icount = 2368
gpgpu_n_stall_shd_mem = 2033
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 256
gpgpu_n_mem_write_global = 384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4096
gpgpu_n_store_insn = 6144
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1940	W0_Idle:6396	W0_Scoreboard:1411	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2368
single_issue_nums: WS0:960	WS1:962	
dual_issue_nums: WS0:112	WS1:111	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2048 {8:256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52224 {136:384,}
traffic_breakdown_coretomem[INST_ACC_R] = 64 {8:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34816 {136:256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3072 {8:384,}
traffic_breakdown_memtocore[INST_ACC_R] = 1088 {136:8,}
maxmflatency = 649 
max_icnt2mem_latency = 36 
maxmrqlatency = 72 
max_icnt2sh_latency = 292 
averagemflatency = 259 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 96 
mrq_lat_table:94 	1 	103 	46 	81 	60 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	236 	384 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	69 	415 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	328 	27 	33 	56 	146 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       876       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1037      1030         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1048      1042         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1060      1055         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1073      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1084      1078         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1156      1150         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1096      1091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 386/18 = 21.444445
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 776
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:        108       122    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        120       105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        106       108    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        107       109    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        108       111    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        111       113    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        111       113    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        112       114    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        601       649         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        581       493         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        525       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        521       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        545       553         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        529       537         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        565       573         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        549       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9255 n_nop=9049 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04322
n_activity=717 dram_eff=0.5579
bk0: 52a 8778i bk1: 52a 8679i bk2: 0a 9252i bk3: 0a 9255i bk4: 0a 9255i bk5: 0a 9255i bk6: 0a 9255i bk7: 0a 9255i bk8: 0a 9255i bk9: 0a 9255i bk10: 0a 9255i bk11: 0a 9255i bk12: 0a 9255i bk13: 0a 9255i bk14: 0a 9255i bk15: 0a 9256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.779032
Bank_Level_Parallism_Col = 1.776860
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.393388
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043220 
total_CMD = 9255 
util_bw = 400 
Wasted_Col = 215 
Wasted_Row = 12 
Idle = 8628 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 9 
WTRc_limit = 222 
RTWc_limit = 136 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 222 
RTWc_limit_alone = 136 

Commands details: 
total_CMD = 9255 
n_nop = 9049 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000648 
CoL_Bus_Util = 0.021610 
Either_Row_CoL_Bus_Util = 0.022258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.116478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.116478
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9255 n_nop=9061 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04149
n_activity=626 dram_eff=0.6134
bk0: 48a 8805i bk1: 48a 8708i bk2: 0a 9253i bk3: 0a 9255i bk4: 0a 9255i bk5: 0a 9255i bk6: 0a 9255i bk7: 0a 9255i bk8: 0a 9255i bk9: 0a 9255i bk10: 0a 9255i bk11: 0a 9255i bk12: 0a 9255i bk13: 0a 9255i bk14: 0a 9255i bk15: 0a 9256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.830123
Bank_Level_Parallism_Col = 1.829825
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.417544
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041491 
total_CMD = 9255 
util_bw = 384 
Wasted_Col = 192 
Wasted_Row = 0 
Idle = 8679 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 223 
RTWc_limit = 139 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 223 
RTWc_limit_alone = 139 

Commands details: 
total_CMD = 9255 
n_nop = 9061 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020746 
Either_Row_CoL_Bus_Util = 0.020962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.144679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.144679
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9255 n_nop=9061 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04149
n_activity=628 dram_eff=0.6115
bk0: 48a 8849i bk1: 48a 8728i bk2: 0a 9253i bk3: 0a 9255i bk4: 0a 9255i bk5: 0a 9255i bk6: 0a 9255i bk7: 0a 9255i bk8: 0a 9255i bk9: 0a 9255i bk10: 0a 9255i bk11: 0a 9255i bk12: 0a 9255i bk13: 0a 9255i bk14: 0a 9255i bk15: 0a 9256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.780399
Bank_Level_Parallism_Col = 1.780000
Bank_Level_Parallism_Ready = 1.352332
write_to_read_ratio_blp_rw_average = 0.383636
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041491 
total_CMD = 9255 
util_bw = 384 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 8697 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 224 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 9255 
n_nop = 9061 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020746 
Either_Row_CoL_Bus_Util = 0.020962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.094111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0941113
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9255 n_nop=9061 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04149
n_activity=629 dram_eff=0.6105
bk0: 48a 8822i bk1: 48a 8716i bk2: 0a 9253i bk3: 0a 9255i bk4: 0a 9255i bk5: 0a 9255i bk6: 0a 9255i bk7: 0a 9255i bk8: 0a 9255i bk9: 0a 9255i bk10: 0a 9255i bk11: 0a 9255i bk12: 0a 9255i bk13: 0a 9255i bk14: 0a 9255i bk15: 0a 9256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.811723
Bank_Level_Parallism_Col = 1.811388
Bank_Level_Parallism_Ready = 1.373057
write_to_read_ratio_blp_rw_average = 0.403025
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041491 
total_CMD = 9255 
util_bw = 384 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 8686 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 225 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 225 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 9255 
n_nop = 9061 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020746 
Either_Row_CoL_Bus_Util = 0.020962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.105240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.10524
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9255 n_nop=9061 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04149
n_activity=627 dram_eff=0.6124
bk0: 48a 8822i bk1: 48a 8718i bk2: 0a 9253i bk3: 0a 9255i bk4: 0a 9255i bk5: 0a 9255i bk6: 0a 9255i bk7: 0a 9255i bk8: 0a 9255i bk9: 0a 9255i bk10: 0a 9255i bk11: 0a 9255i bk12: 0a 9255i bk13: 0a 9255i bk14: 0a 9255i bk15: 0a 9256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.814617
Bank_Level_Parallism_Col = 1.814286
Bank_Level_Parallism_Ready = 1.375000
write_to_read_ratio_blp_rw_average = 0.404464
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041491 
total_CMD = 9255 
util_bw = 384 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 8688 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 224 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 9255 
n_nop = 9061 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020746 
Either_Row_CoL_Bus_Util = 0.020962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.104376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.104376
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9255 n_nop=9061 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04149
n_activity=626 dram_eff=0.6134
bk0: 48a 8795i bk1: 48a 8708i bk2: 0a 9253i bk3: 0a 9255i bk4: 0a 9255i bk5: 0a 9255i bk6: 0a 9255i bk7: 0a 9255i bk8: 0a 9255i bk9: 0a 9255i bk10: 0a 9255i bk11: 0a 9255i bk12: 0a 9255i bk13: 0a 9255i bk14: 0a 9255i bk15: 0a 9256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.847636
Bank_Level_Parallism_Col = 1.847368
Bank_Level_Parallism_Ready = 1.393782
write_to_read_ratio_blp_rw_average = 0.424561
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041491 
total_CMD = 9255 
util_bw = 384 
Wasted_Col = 192 
Wasted_Row = 0 
Idle = 8679 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 222 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 222 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 9255 
n_nop = 9061 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020746 
Either_Row_CoL_Bus_Util = 0.020962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.128687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.128687
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9255 n_nop=9061 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04149
n_activity=625 dram_eff=0.6144
bk0: 48a 8795i bk1: 48a 8709i bk2: 0a 9253i bk3: 0a 9255i bk4: 0a 9255i bk5: 0a 9255i bk6: 0a 9255i bk7: 0a 9255i bk8: 0a 9255i bk9: 0a 9255i bk10: 0a 9255i bk11: 0a 9255i bk12: 0a 9255i bk13: 0a 9255i bk14: 0a 9255i bk15: 0a 9256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.849123
Bank_Level_Parallism_Col = 1.848858
Bank_Level_Parallism_Ready = 1.393782
write_to_read_ratio_blp_rw_average = 0.425308
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041491 
total_CMD = 9255 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 8680 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 221 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 221 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 9255 
n_nop = 9061 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020746 
Either_Row_CoL_Bus_Util = 0.020962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.128795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.128795
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9255 n_nop=9061 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04149
n_activity=628 dram_eff=0.6115
bk0: 48a 8822i bk1: 48a 8717i bk2: 0a 9253i bk3: 0a 9255i bk4: 0a 9255i bk5: 0a 9255i bk6: 0a 9255i bk7: 0a 9255i bk8: 0a 9255i bk9: 0a 9255i bk10: 0a 9255i bk11: 0a 9255i bk12: 0a 9255i bk13: 0a 9255i bk14: 0a 9255i bk15: 0a 9256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.813167
Bank_Level_Parallism_Col = 1.812834
Bank_Level_Parallism_Ready = 1.373057
write_to_read_ratio_blp_rw_average = 0.403743
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041491 
total_CMD = 9255 
util_bw = 384 
Wasted_Col = 184 
Wasted_Row = 0 
Idle = 8687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 224 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 9255 
n_nop = 9061 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020746 
Either_Row_CoL_Bus_Util = 0.020962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.104484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.104484

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 13, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 44, Miss = 13, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 648
L2_total_cache_misses = 194
L2_total_cache_miss_rate = 0.2994
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1704
icnt_total_pkts_simt_to_mem=2184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.6535
	minimum = 6
	maximum = 290
Network latency average = 41.7461
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 46.8197
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0043563
	minimum = 0 (at node 4)
	maximum = 0.032605 (at node 0)
Accepted packet rate average = 0.0043563
	minimum = 0 (at node 4)
	maximum = 0.032605 (at node 0)
Injected flit rate average = 0.0130689
	minimum = 0 (at node 4)
	maximum = 0.161681 (at node 0)
Accepted flit rate average= 0.0130689
	minimum = 0 (at node 4)
	maximum = 0.12 (at node 3)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.0743 (4 samples)
	minimum = 6 (4 samples)
	maximum = 222.5 (4 samples)
Network latency average = 25.9216 (4 samples)
	minimum = 6 (4 samples)
	maximum = 150 (4 samples)
Flit latency average = 28.8841 (4 samples)
	minimum = 6 (4 samples)
	maximum = 146 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00391338 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0548614 (4 samples)
Accepted packet rate average = 0.00391338 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0548614 (4 samples)
Injected flit rate average = 0.0117401 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.272045 (4 samples)
Accepted flit rate average = 0.0117401 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.103388 (4 samples)
Injected packet size average = 3 (4 samples)
Accepted packet size average = 3 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 75776 (inst/sec)
gpgpu_simulation_rate = 5950 (cycle/sec)
gpgpu_silicon_slowdown = 270084x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-5.traceg
-kernel name = _Z12triad_kernelIdEvPT_PKS0_S3_
-kernel id = 5
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-5.traceg
launching kernel name: _Z12triad_kernelIdEvPT_PKS0_S3_ uid: 5
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 0,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 1397
gpu_sim_insn = 19456
gpu_ipc =      13.9270
gpu_tot_sim_cycle = 7347
gpu_tot_sim_insn = 95232
gpu_tot_ipc =      12.9620
gpu_tot_issued_cta = 5
gpu_occupancy = 45.7012% 
gpu_tot_occupancy = 42.4765% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4226
partiton_level_parallism =       0.1389
partiton_level_parallism_total  =       0.1146
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       7.1412 GB/Sec
L2_BW_total  =       5.8934 GB/Sec
gpu_total_sim_rate=95232

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1536
	L1I_total_cache_misses = 320
	L1I_total_cache_miss_rate = 0.2083
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1216
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 320
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 310
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1536

Total_core_cache_fail_stats:
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 
gpgpu_n_tot_thrd_icount = 95232
gpgpu_n_tot_w_icount = 2976
gpgpu_n_stall_shd_mem = 2213
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 384
gpgpu_n_mem_write_global = 448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 416
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1950	W0_Idle:7403	W0_Scoreboard:2602	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2976
single_issue_nums: WS0:1238	WS1:1244	
dual_issue_nums: WS0:125	WS1:122	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3072 {8:384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 60928 {136:448,}
traffic_breakdown_coretomem[INST_ACC_R] = 80 {8:10,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52224 {136:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3584 {8:448,}
traffic_breakdown_memtocore[INST_ACC_R] = 1360 {136:10,}
maxmflatency = 649 
max_icnt2mem_latency = 36 
maxmrqlatency = 72 
max_icnt2sh_latency = 292 
averagemflatency = 275 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 113 
mrq_lat_table:94 	1 	103 	46 	81 	60 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	298 	494 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	115 	481 	246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	347 	37 	43 	85 	226 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       876       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1037      1030         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1048      1042         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1060      1055         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1073      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1084      1078         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1156      1150         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1096      1091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 386/18 = 21.444445
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 776
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:        146       169    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        164       140    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        144       147    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        146       149    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        148       151    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        150       153    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        151       154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        153       156    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        601       649         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        581       493         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        525       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        521       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        545       553         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        529       537         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        565       573         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        549       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11429 n_nop=11223 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.035
n_activity=717 dram_eff=0.5579
bk0: 52a 10952i bk1: 52a 10853i bk2: 0a 11426i bk3: 0a 11429i bk4: 0a 11429i bk5: 0a 11429i bk6: 0a 11429i bk7: 0a 11429i bk8: 0a 11429i bk9: 0a 11429i bk10: 0a 11429i bk11: 0a 11429i bk12: 0a 11429i bk13: 0a 11429i bk14: 0a 11429i bk15: 0a 11430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.779032
Bank_Level_Parallism_Col = 1.776860
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.393388
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034999 
total_CMD = 11429 
util_bw = 400 
Wasted_Col = 215 
Wasted_Row = 12 
Idle = 10802 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 9 
WTRc_limit = 222 
RTWc_limit = 136 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 222 
RTWc_limit_alone = 136 

Commands details: 
total_CMD = 11429 
n_nop = 11223 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000525 
CoL_Bus_Util = 0.017499 
Either_Row_CoL_Bus_Util = 0.018024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.094321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0943215
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11429 n_nop=11235 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0336
n_activity=626 dram_eff=0.6134
bk0: 48a 10979i bk1: 48a 10882i bk2: 0a 11427i bk3: 0a 11429i bk4: 0a 11429i bk5: 0a 11429i bk6: 0a 11429i bk7: 0a 11429i bk8: 0a 11429i bk9: 0a 11429i bk10: 0a 11429i bk11: 0a 11429i bk12: 0a 11429i bk13: 0a 11429i bk14: 0a 11429i bk15: 0a 11430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.830123
Bank_Level_Parallism_Col = 1.829825
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.417544
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.033599 
total_CMD = 11429 
util_bw = 384 
Wasted_Col = 192 
Wasted_Row = 0 
Idle = 10853 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 223 
RTWc_limit = 139 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 223 
RTWc_limit_alone = 139 

Commands details: 
total_CMD = 11429 
n_nop = 11235 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000175 
CoL_Bus_Util = 0.016799 
Either_Row_CoL_Bus_Util = 0.016974 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.117158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.117158
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11429 n_nop=11235 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0336
n_activity=628 dram_eff=0.6115
bk0: 48a 11023i bk1: 48a 10902i bk2: 0a 11427i bk3: 0a 11429i bk4: 0a 11429i bk5: 0a 11429i bk6: 0a 11429i bk7: 0a 11429i bk8: 0a 11429i bk9: 0a 11429i bk10: 0a 11429i bk11: 0a 11429i bk12: 0a 11429i bk13: 0a 11429i bk14: 0a 11429i bk15: 0a 11430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.780399
Bank_Level_Parallism_Col = 1.780000
Bank_Level_Parallism_Ready = 1.352332
write_to_read_ratio_blp_rw_average = 0.383636
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.033599 
total_CMD = 11429 
util_bw = 384 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 10871 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 224 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 11429 
n_nop = 11235 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000175 
CoL_Bus_Util = 0.016799 
Either_Row_CoL_Bus_Util = 0.016974 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.076210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0762096
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11429 n_nop=11235 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0336
n_activity=629 dram_eff=0.6105
bk0: 48a 10996i bk1: 48a 10890i bk2: 0a 11427i bk3: 0a 11429i bk4: 0a 11429i bk5: 0a 11429i bk6: 0a 11429i bk7: 0a 11429i bk8: 0a 11429i bk9: 0a 11429i bk10: 0a 11429i bk11: 0a 11429i bk12: 0a 11429i bk13: 0a 11429i bk14: 0a 11429i bk15: 0a 11430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.811723
Bank_Level_Parallism_Col = 1.811388
Bank_Level_Parallism_Ready = 1.373057
write_to_read_ratio_blp_rw_average = 0.403025
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.033599 
total_CMD = 11429 
util_bw = 384 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 10860 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 225 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 225 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 11429 
n_nop = 11235 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000175 
CoL_Bus_Util = 0.016799 
Either_Row_CoL_Bus_Util = 0.016974 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.085222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0852218
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11429 n_nop=11235 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0336
n_activity=627 dram_eff=0.6124
bk0: 48a 10996i bk1: 48a 10892i bk2: 0a 11427i bk3: 0a 11429i bk4: 0a 11429i bk5: 0a 11429i bk6: 0a 11429i bk7: 0a 11429i bk8: 0a 11429i bk9: 0a 11429i bk10: 0a 11429i bk11: 0a 11429i bk12: 0a 11429i bk13: 0a 11429i bk14: 0a 11429i bk15: 0a 11430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.814617
Bank_Level_Parallism_Col = 1.814286
Bank_Level_Parallism_Ready = 1.375000
write_to_read_ratio_blp_rw_average = 0.404464
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.033599 
total_CMD = 11429 
util_bw = 384 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 10862 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 224 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 11429 
n_nop = 11235 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000175 
CoL_Bus_Util = 0.016799 
Either_Row_CoL_Bus_Util = 0.016974 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.084522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0845218
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11429 n_nop=11235 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0336
n_activity=626 dram_eff=0.6134
bk0: 48a 10969i bk1: 48a 10882i bk2: 0a 11427i bk3: 0a 11429i bk4: 0a 11429i bk5: 0a 11429i bk6: 0a 11429i bk7: 0a 11429i bk8: 0a 11429i bk9: 0a 11429i bk10: 0a 11429i bk11: 0a 11429i bk12: 0a 11429i bk13: 0a 11429i bk14: 0a 11429i bk15: 0a 11430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.847636
Bank_Level_Parallism_Col = 1.847368
Bank_Level_Parallism_Ready = 1.393782
write_to_read_ratio_blp_rw_average = 0.424561
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.033599 
total_CMD = 11429 
util_bw = 384 
Wasted_Col = 192 
Wasted_Row = 0 
Idle = 10853 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 222 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 222 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 11429 
n_nop = 11235 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000175 
CoL_Bus_Util = 0.016799 
Either_Row_CoL_Bus_Util = 0.016974 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.104209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.104209
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11429 n_nop=11235 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0336
n_activity=625 dram_eff=0.6144
bk0: 48a 10969i bk1: 48a 10883i bk2: 0a 11427i bk3: 0a 11429i bk4: 0a 11429i bk5: 0a 11429i bk6: 0a 11429i bk7: 0a 11429i bk8: 0a 11429i bk9: 0a 11429i bk10: 0a 11429i bk11: 0a 11429i bk12: 0a 11429i bk13: 0a 11429i bk14: 0a 11429i bk15: 0a 11430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.849123
Bank_Level_Parallism_Col = 1.848858
Bank_Level_Parallism_Ready = 1.393782
write_to_read_ratio_blp_rw_average = 0.425308
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.033599 
total_CMD = 11429 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 10854 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 221 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 221 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 11429 
n_nop = 11235 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000175 
CoL_Bus_Util = 0.016799 
Either_Row_CoL_Bus_Util = 0.016974 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.104296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.104296
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11429 n_nop=11235 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0336
n_activity=628 dram_eff=0.6115
bk0: 48a 10996i bk1: 48a 10891i bk2: 0a 11427i bk3: 0a 11429i bk4: 0a 11429i bk5: 0a 11429i bk6: 0a 11429i bk7: 0a 11429i bk8: 0a 11429i bk9: 0a 11429i bk10: 0a 11429i bk11: 0a 11429i bk12: 0a 11429i bk13: 0a 11429i bk14: 0a 11429i bk15: 0a 11430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.813167
Bank_Level_Parallism_Col = 1.812834
Bank_Level_Parallism_Ready = 1.373057
write_to_read_ratio_blp_rw_average = 0.403743
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.033599 
total_CMD = 11429 
util_bw = 384 
Wasted_Col = 184 
Wasted_Row = 0 
Idle = 10861 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 224 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 224 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 11429 
n_nop = 11235 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000175 
CoL_Bus_Util = 0.016799 
Either_Row_CoL_Bus_Util = 0.016974 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.084609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0846093

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57, Miss = 13, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 57, Miss = 13, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 842
L2_total_cache_misses = 194
L2_total_cache_miss_rate = 0.2304
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=2418
icnt_total_pkts_simt_to_mem=2634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.0451
	minimum = 6
	maximum = 290
Network latency average = 49.0368
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 54.3341
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00458418
	minimum = 0 (at node 5)
	maximum = 0.0264053 (at node 0)
Accepted packet rate average = 0.00458418
	minimum = 0 (at node 5)
	maximum = 0.0264053 (at node 0)
Injected flit rate average = 0.0137526
	minimum = 0 (at node 5)
	maximum = 0.130938 (at node 0)
Accepted flit rate average= 0.0137526
	minimum = 0 (at node 5)
	maximum = 0.0971825 (at node 3)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.8685 (5 samples)
	minimum = 6 (5 samples)
	maximum = 236 (5 samples)
Network latency average = 30.5446 (5 samples)
	minimum = 6 (5 samples)
	maximum = 159 (5 samples)
Flit latency average = 33.9741 (5 samples)
	minimum = 6 (5 samples)
	maximum = 155 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00404754 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0491702 (5 samples)
Accepted packet rate average = 0.00404754 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0491702 (5 samples)
Injected flit rate average = 0.0121426 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.243823 (5 samples)
Accepted flit rate average = 0.0121426 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.102147 (5 samples)
Injected packet size average = 3 (5 samples)
Accepted packet size average = 3 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 95232 (inst/sec)
gpgpu_simulation_rate = 7347 (cycle/sec)
gpgpu_silicon_slowdown = 218728x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-6.traceg
-kernel name = _Z10dot_kernelIdEvPKT_S2_PS0_i
-kernel id = 6
-grid dim = (256,1,1)
-block dim = (1024,1,1)
-shmem = 8192
-nregs = 13
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-6.traceg
launching kernel name: _Z10dot_kernelIdEvPKT_S2_PS0_i uid: 6
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 36600
gpu_sim_insn = 29643008
gpu_ipc =     809.9183
gpu_tot_sim_cycle = 43947
gpu_tot_sim_insn = 29738240
gpu_tot_ipc =     676.6842
gpu_tot_issued_cta = 261
gpu_occupancy = 94.0613% 
gpu_tot_occupancy = 93.5411% 
max_total_param_size = 0
gpu_stall_dramfull = 245
gpu_stall_icnt2sh    = 9198
partiton_level_parallism =       0.0131
partiton_level_parallism_total  =       0.0301
partiton_level_parallism_util =       1.0021
partiton_level_parallism_util_total  =       1.0008
L2_BW  =       0.6744 GB/Sec
L2_BW_total  =       1.5469 GB/Sec
gpu_total_sim_rate=1239093

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 699232
	L1I_total_cache_misses = 3924
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14489
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 695308
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3924
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14489
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3818
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 699232

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14489
ctas_completed 261, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1471, 1399, 1390, 1389, 1388, 1390, 1387, 1392, 1387, 1389, 1390, 1389, 1391, 1385, 1388, 1390, 1386, 1388, 1390, 1386, 1391, 1385, 1390, 1388, 1389, 1390, 1392, 1388, 1392, 1390, 1397, 1407, 1236, 1177, 1175, 1176, 1176, 1177, 1175, 1176, 1174, 1175, 1174, 1178, 1179, 1181, 1177, 1181, 1176, 1179, 1177, 1178, 1173, 1173, 1171, 1175, 1172, 1174, 1169, 1170, 1168, 1176, 1179, 1193, 
gpgpu_n_tot_thrd_icount = 44485632
gpgpu_n_tot_w_icount = 1390176
gpgpu_n_stall_shd_mem = 34408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 7424
gpgpu_n_shmem_insn = 1049088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32032
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 480
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:541161	W0_Idle:144800	W0_Scoreboard:48329	W1:3584	W2:1536	W3:0	W4:1536	W5:0	W6:0	W7:0	W8:1536	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1536	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:927520
single_issue_nums: WS0:478848	WS1:477940	
dual_issue_nums: WS0:108632	WS1:108062	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71168 {40:256,136:448,}
traffic_breakdown_coretomem[INST_ACC_R] = 848 {8:106,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 69632 {136:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5632 {8:704,}
traffic_breakdown_memtocore[INST_ACC_R] = 14416 {136:106,}
maxmflatency = 736 
max_icnt2mem_latency = 36 
maxmrqlatency = 72 
max_icnt2sh_latency = 292 
averagemflatency = 274 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 93 
mrq_lat_table:169 	2 	107 	56 	82 	60 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	562 	571 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	463 	506 	353 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	606 	43 	50 	99 	257 	161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       876       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6448      9608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:     11398     10466         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1060      1055         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1073      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1084      1078         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1156      1150         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1096      1091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 15.500000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.666667  9.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.333333 11.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 28.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 27.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 477/26 = 18.346153
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 856
min_bank_accesses = 0!
chip skew: 112/104 = 1.08
number of total write accesses:
dram[0]:        53        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        51        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        51        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        51        53         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        55        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        53        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        50        59         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 839
min_bank_accesses = 0!
chip skew: 109/101 = 1.08
average mf latency per bank:
dram[0]:        195       212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        199       193    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        181       182    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        191       192    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        194       195    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        194       200    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        197       204    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        203       198    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        736       649         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        596       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        656       664         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        616       624         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        660       668         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       644         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        676       684         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        672       680         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68367 n_nop=68146 n_act=4 n_pre=2 n_ref_event=0 n_req=59 n_rd=8 n_rd_L2_A=104 n_write=103 n_wr_bk=0 bw_util=0.00629
n_activity=803 dram_eff=0.5355
bk0: 56a 67849i bk1: 56a 67762i bk2: 0a 68364i bk3: 0a 68367i bk4: 0a 68367i bk5: 0a 68367i bk6: 0a 68367i bk7: 0a 68367i bk8: 0a 68367i bk9: 0a 68367i bk10: 0a 68367i bk11: 0a 68367i bk12: 0a 68367i bk13: 0a 68367i bk14: 0a 68367i bk15: 0a 68368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932203
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.935484
Bank_Level_Parallism = 1.723032
Bank_Level_Parallism_Col = 1.719821
Bank_Level_Parallism_Ready = 1.358140
write_to_read_ratio_blp_rw_average = 0.400894
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006290 
total_CMD = 68367 
util_bw = 430 
Wasted_Col = 253 
Wasted_Row = 12 
Idle = 67672 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 9 
WTRc_limit = 240 
RTWc_limit = 166 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 240 
RTWc_limit_alone = 166 

Commands details: 
total_CMD = 68367 
n_nop = 68146 
Read = 8 
Write = 103 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 59 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 215 
Row_Bus_Util =  0.000088 
CoL_Bus_Util = 0.003145 
Either_Row_CoL_Bus_Util = 0.003233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0169673
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68367 n_nop=68144 n_act=6 n_pre=4 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.006231
n_activity=865 dram_eff=0.4925
bk0: 56a 67853i bk1: 56a 67753i bk2: 0a 68363i bk3: 0a 68366i bk4: 0a 68366i bk5: 0a 68367i bk6: 0a 68367i bk7: 0a 68367i bk8: 0a 68367i bk9: 0a 68367i bk10: 0a 68367i bk11: 0a 68367i bk12: 0a 68367i bk13: 0a 68367i bk14: 0a 68367i bk15: 0a 68370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.862069
Bank_Level_Parallism = 1.667606
Bank_Level_Parallism_Col = 1.719939
Bank_Level_Parallism_Ready = 1.356807
write_to_read_ratio_blp_rw_average = 0.388128
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006231 
total_CMD = 68367 
util_bw = 426 
Wasted_Col = 248 
Wasted_Row = 48 
Idle = 67645 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 23 
WTRc_limit = 241 
RTWc_limit = 139 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 241 
RTWc_limit_alone = 139 

Commands details: 
total_CMD = 68367 
n_nop = 68144 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 213 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.003116 
Either_Row_CoL_Bus_Util = 0.003262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.020112
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68367 n_nop=68136 n_act=6 n_pre=4 n_ref_event=0 n_req=65 n_rd=8 n_rd_L2_A=104 n_write=109 n_wr_bk=0 bw_util=0.006465
n_activity=935 dram_eff=0.4727
bk0: 56a 67886i bk1: 56a 67762i bk2: 0a 68363i bk3: 0a 68366i bk4: 0a 68366i bk5: 0a 68366i bk6: 0a 68366i bk7: 0a 68367i bk8: 0a 68367i bk9: 0a 68367i bk10: 0a 68367i bk11: 0a 68367i bk12: 0a 68367i bk13: 0a 68368i bk14: 0a 68368i bk15: 0a 68370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907692
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.891892
Bank_Level_Parallism = 1.597222
Bank_Level_Parallism_Col = 1.643178
Bank_Level_Parallism_Ready = 1.306306
write_to_read_ratio_blp_rw_average = 0.386807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006465 
total_CMD = 68367 
util_bw = 442 
Wasted_Col = 250 
Wasted_Row = 48 
Idle = 67627 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 242 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 68367 
n_nop = 68136 
Read = 8 
Write = 109 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 65 
total_req = 221 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 221 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.003233 
Either_Row_CoL_Bus_Util = 0.003379 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0138371
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68367 n_nop=68156 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.006114
n_activity=755 dram_eff=0.5536
bk0: 52a 67919i bk1: 52a 67801i bk2: 0a 68365i bk3: 0a 68367i bk4: 0a 68367i bk5: 0a 68367i bk6: 0a 68367i bk7: 0a 68367i bk8: 0a 68367i bk9: 0a 68367i bk10: 0a 68367i bk11: 0a 68367i bk12: 0a 68367i bk13: 0a 68367i bk14: 0a 68367i bk15: 0a 68368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.741883
Bank_Level_Parallism_Col = 1.741463
Bank_Level_Parallism_Ready = 1.342857
write_to_read_ratio_blp_rw_average = 0.402439
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006114 
total_CMD = 68367 
util_bw = 418 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 67736 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 243 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 243 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 68367 
n_nop = 68156 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.003057 
Either_Row_CoL_Bus_Util = 0.003086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0145246
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68367 n_nop=68157 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=0 n_rd_L2_A=104 n_write=104 n_wr_bk=0 bw_util=0.006085
n_activity=742 dram_eff=0.5606
bk0: 52a 67918i bk1: 52a 67803i bk2: 0a 68365i bk3: 0a 68367i bk4: 0a 68367i bk5: 0a 68367i bk6: 0a 68367i bk7: 0a 68367i bk8: 0a 68367i bk9: 0a 68367i bk10: 0a 68367i bk11: 0a 68367i bk12: 0a 68367i bk13: 0a 68367i bk14: 0a 68367i bk15: 0a 68368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.744300
Bank_Level_Parallism_Col = 1.743883
Bank_Level_Parallism_Ready = 1.346154
write_to_read_ratio_blp_rw_average = 0.402121
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006085 
total_CMD = 68367 
util_bw = 416 
Wasted_Col = 211 
Wasted_Row = 0 
Idle = 67740 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 242 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 68367 
n_nop = 68157 
Read = 0 
Write = 104 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 208 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 208 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.003042 
Either_Row_CoL_Bus_Util = 0.003072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0145538
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68367 n_nop=68155 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=0 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.006143
n_activity=766 dram_eff=0.5483
bk0: 52a 67891i bk1: 52a 67805i bk2: 0a 68365i bk3: 0a 68367i bk4: 0a 68367i bk5: 0a 68367i bk6: 0a 68367i bk7: 0a 68367i bk8: 0a 68367i bk9: 0a 68367i bk10: 0a 68367i bk11: 0a 68367i bk12: 0a 68367i bk13: 0a 68367i bk14: 0a 68367i bk15: 0a 68368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.941176
Bank_Level_Parallism = 1.788274
Bank_Level_Parallism_Col = 1.787928
Bank_Level_Parallism_Ready = 1.360190
write_to_read_ratio_blp_rw_average = 0.411093
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006143 
total_CMD = 68367 
util_bw = 420 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 67737 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 240 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 240 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 68367 
n_nop = 68155 
Read = 0 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 210 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.003072 
Either_Row_CoL_Bus_Util = 0.003101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0174207
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68367 n_nop=68159 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=0 n_rd_L2_A=104 n_write=102 n_wr_bk=0 bw_util=0.006026
n_activity=718 dram_eff=0.5738
bk0: 52a 67882i bk1: 52a 67805i bk2: 0a 68365i bk3: 0a 68367i bk4: 0a 68367i bk5: 0a 68367i bk6: 0a 68367i bk7: 0a 68367i bk8: 0a 68367i bk9: 0a 68367i bk10: 0a 68367i bk11: 0a 68367i bk12: 0a 68367i bk13: 0a 68367i bk14: 0a 68367i bk15: 0a 68368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.781906
Bank_Level_Parallism_Col = 1.781553
Bank_Level_Parallism_Ready = 1.367150
write_to_read_ratio_blp_rw_average = 0.417476
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006026 
total_CMD = 68367 
util_bw = 412 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 67737 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 239 
RTWc_limit = 149 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 239 
RTWc_limit_alone = 149 

Commands details: 
total_CMD = 68367 
n_nop = 68159 
Read = 0 
Write = 102 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 206 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.003013 
Either_Row_CoL_Bus_Util = 0.003042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0174792
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68367 n_nop=68152 n_act=2 n_pre=0 n_ref_event=0 n_req=63 n_rd=0 n_rd_L2_A=104 n_write=109 n_wr_bk=0 bw_util=0.006231
n_activity=775 dram_eff=0.5497
bk0: 52a 67918i bk1: 52a 67814i bk2: 0a 68365i bk3: 0a 68367i bk4: 0a 68367i bk5: 0a 68367i bk6: 0a 68367i bk7: 0a 68367i bk8: 0a 68367i bk9: 0a 68367i bk10: 0a 68367i bk11: 0a 68367i bk12: 0a 68367i bk13: 0a 68367i bk14: 0a 68367i bk15: 0a 68368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.945946
Bank_Level_Parallism = 1.751645
Bank_Level_Parallism_Col = 1.751236
Bank_Level_Parallism_Ready = 1.336449
write_to_read_ratio_blp_rw_average = 0.394563
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006231 
total_CMD = 68367 
util_bw = 426 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 67739 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 242 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 68367 
n_nop = 68152 
Read = 0 
Write = 109 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 213 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.003116 
Either_Row_CoL_Bus_Util = 0.003145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0141443

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96, Miss = 14, Miss_rate = 0.146, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 82, Miss = 14, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 96, Miss = 14, Miss_rate = 0.146, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 96, Miss = 14, Miss_rate = 0.146, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[4]: Access = 96, Miss = 14, Miss_rate = 0.146, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 14, Miss_rate = 0.146, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[6]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 1322
L2_total_cache_misses = 214
L2_total_cache_miss_rate = 0.1619
L2_total_cache_pending_hits = 90
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 441
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 65
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 35
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 106
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3794
icnt_total_pkts_simt_to_mem=3370
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.3177
	minimum = 6
	maximum = 290
Network latency average = 41.8756
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 51.6065
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00120327
	minimum = 0 (at node 36)
	maximum = 0.00480124 (at node 0)
Accepted packet rate average = 0.00120327
	minimum = 0 (at node 36)
	maximum = 0.00480124 (at node 0)
Injected flit rate average = 0.00326029
	minimum = 0 (at node 36)
	maximum = 0.0225726 (at node 0)
Accepted flit rate average= 0.00326029
	minimum = 0 (at node 36)
	maximum = 0.0169977 (at node 3)
Injected packet length average = 2.70953
Accepted packet length average = 2.70953
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.4433 (6 samples)
	minimum = 6 (6 samples)
	maximum = 245 (6 samples)
Network latency average = 32.4331 (6 samples)
	minimum = 6 (6 samples)
	maximum = 165 (6 samples)
Flit latency average = 36.9128 (6 samples)
	minimum = 6 (6 samples)
	maximum = 161 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00357349 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0417754 (6 samples)
Accepted packet rate average = 0.00357349 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0417754 (6 samples)
Injected flit rate average = 0.0106622 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.206948 (6 samples)
Accepted flit rate average = 0.0106622 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0879557 (6 samples)
Injected packet size average = 2.9837 (6 samples)
Accepted packet size average = 2.9837 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 1239093 (inst/sec)
gpgpu_simulation_rate = 1831 (cycle/sec)
gpgpu_silicon_slowdown = 877662x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-7.traceg
-kernel name = _Z11copy_kernelIdEvPKT_PS0_
-kernel id = 7
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-7.traceg
launching kernel name: _Z11copy_kernelIdEvPKT_PS0_ uid: 7
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 0,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 830
gpu_sim_insn = 15360
gpu_ipc =      18.5060
gpu_tot_sim_cycle = 44777
gpu_tot_sim_insn = 29753600
gpu_tot_ipc =     664.4840
gpu_tot_issued_cta = 262
gpu_occupancy = 44.5029% 
gpu_tot_occupancy = 93.4853% 
max_total_param_size = 0
gpu_stall_dramfull = 245
gpu_stall_icnt2sh    = 9198
partiton_level_parallism =       0.1542
partiton_level_parallism_total  =       0.0324
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0007
L2_BW  =       7.9304 GB/Sec
L2_BW_total  =       1.6652 GB/Sec
gpu_total_sim_rate=1239733

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 699488
	L1I_total_cache_misses = 3924
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14489
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 695564
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3924
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14489
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3818
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 699488

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14489
ctas_completed 262, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1471, 1399, 1390, 1389, 1388, 1390, 1387, 1392, 1387, 1389, 1390, 1389, 1391, 1385, 1388, 1390, 1386, 1388, 1390, 1386, 1391, 1385, 1390, 1388, 1389, 1390, 1392, 1388, 1392, 1390, 1397, 1407, 1236, 1177, 1175, 1176, 1176, 1177, 1175, 1176, 1174, 1175, 1174, 1178, 1179, 1181, 1177, 1181, 1176, 1179, 1177, 1178, 1173, 1173, 1171, 1175, 1172, 1174, 1169, 1170, 1168, 1176, 1179, 1193, 
gpgpu_n_tot_thrd_icount = 44500992
gpgpu_n_tot_w_icount = 1390656
gpgpu_n_stall_shd_mem = 34518
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 576
gpgpu_n_mem_write_global = 768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9216
gpgpu_n_store_insn = 8448
gpgpu_n_shmem_insn = 1049088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32032
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 544
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:541168	W0_Idle:145134	W0_Scoreboard:49198	W1:3584	W2:1536	W3:0	W4:1536	W5:0	W6:0	W7:0	W8:1536	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1536	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:928000
single_issue_nums: WS0:479056	WS1:478148	
dual_issue_nums: WS0:108648	WS1:108078	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4608 {8:576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 79872 {40:256,136:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 848 {8:106,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78336 {136:576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6144 {8:768,}
traffic_breakdown_memtocore[INST_ACC_R] = 14416 {136:106,}
maxmflatency = 736 
max_icnt2mem_latency = 36 
maxmrqlatency = 72 
max_icnt2sh_latency = 292 
averagemflatency = 272 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 102 
mrq_lat_table:169 	2 	107 	56 	82 	60 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	621 	640 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	499 	558 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	620 	52 	64 	129 	314 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       876       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6448      9608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:     11398     10466         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1060      1055         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1073      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1084      1078         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1156      1150         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1096      1091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 15.500000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.666667  9.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.333333 11.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 28.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 27.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 477/26 = 18.346153
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 856
min_bank_accesses = 0!
chip skew: 112/104 = 1.08
number of total write accesses:
dram[0]:        53        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        51        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        51        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        51        53         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        55        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        53        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        50        59         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 839
min_bank_accesses = 0!
chip skew: 109/101 = 1.08
average mf latency per bank:
dram[0]:        216       229    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        219       213    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        201       201    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        212       212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        214       216    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        213       221    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        217       225    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        224       218    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        736       649         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        596       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        656       664         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        616       624         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        660       668         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       644         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        676       684         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        672       680         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69658 n_nop=69437 n_act=4 n_pre=2 n_ref_event=0 n_req=59 n_rd=8 n_rd_L2_A=104 n_write=103 n_wr_bk=0 bw_util=0.006173
n_activity=803 dram_eff=0.5355
bk0: 56a 69140i bk1: 56a 69053i bk2: 0a 69655i bk3: 0a 69658i bk4: 0a 69658i bk5: 0a 69658i bk6: 0a 69658i bk7: 0a 69658i bk8: 0a 69658i bk9: 0a 69658i bk10: 0a 69658i bk11: 0a 69658i bk12: 0a 69658i bk13: 0a 69658i bk14: 0a 69658i bk15: 0a 69659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932203
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.935484
Bank_Level_Parallism = 1.723032
Bank_Level_Parallism_Col = 1.719821
Bank_Level_Parallism_Ready = 1.358140
write_to_read_ratio_blp_rw_average = 0.400894
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006173 
total_CMD = 69658 
util_bw = 430 
Wasted_Col = 253 
Wasted_Row = 12 
Idle = 68963 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 9 
WTRc_limit = 240 
RTWc_limit = 166 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 240 
RTWc_limit_alone = 166 

Commands details: 
total_CMD = 69658 
n_nop = 69437 
Read = 8 
Write = 103 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 59 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 215 
Row_Bus_Util =  0.000086 
CoL_Bus_Util = 0.003087 
Either_Row_CoL_Bus_Util = 0.003173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0166528
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69658 n_nop=69435 n_act=6 n_pre=4 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.006116
n_activity=865 dram_eff=0.4925
bk0: 56a 69144i bk1: 56a 69044i bk2: 0a 69654i bk3: 0a 69657i bk4: 0a 69657i bk5: 0a 69658i bk6: 0a 69658i bk7: 0a 69658i bk8: 0a 69658i bk9: 0a 69658i bk10: 0a 69658i bk11: 0a 69658i bk12: 0a 69658i bk13: 0a 69658i bk14: 0a 69658i bk15: 0a 69661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.862069
Bank_Level_Parallism = 1.667606
Bank_Level_Parallism_Col = 1.719939
Bank_Level_Parallism_Ready = 1.356807
write_to_read_ratio_blp_rw_average = 0.388128
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006116 
total_CMD = 69658 
util_bw = 426 
Wasted_Col = 248 
Wasted_Row = 48 
Idle = 68936 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 23 
WTRc_limit = 241 
RTWc_limit = 139 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 241 
RTWc_limit_alone = 139 

Commands details: 
total_CMD = 69658 
n_nop = 69435 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 213 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.003058 
Either_Row_CoL_Bus_Util = 0.003201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0197393
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69658 n_nop=69427 n_act=6 n_pre=4 n_ref_event=0 n_req=65 n_rd=8 n_rd_L2_A=104 n_write=109 n_wr_bk=0 bw_util=0.006345
n_activity=935 dram_eff=0.4727
bk0: 56a 69177i bk1: 56a 69053i bk2: 0a 69654i bk3: 0a 69657i bk4: 0a 69657i bk5: 0a 69657i bk6: 0a 69657i bk7: 0a 69658i bk8: 0a 69658i bk9: 0a 69658i bk10: 0a 69658i bk11: 0a 69658i bk12: 0a 69658i bk13: 0a 69659i bk14: 0a 69659i bk15: 0a 69661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907692
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.891892
Bank_Level_Parallism = 1.597222
Bank_Level_Parallism_Col = 1.643178
Bank_Level_Parallism_Ready = 1.306306
write_to_read_ratio_blp_rw_average = 0.386807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006345 
total_CMD = 69658 
util_bw = 442 
Wasted_Col = 250 
Wasted_Row = 48 
Idle = 68918 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 242 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 69658 
n_nop = 69427 
Read = 8 
Write = 109 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 65 
total_req = 221 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 221 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.003173 
Either_Row_CoL_Bus_Util = 0.003316 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0135806
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69658 n_nop=69447 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.006001
n_activity=755 dram_eff=0.5536
bk0: 52a 69210i bk1: 52a 69092i bk2: 0a 69656i bk3: 0a 69658i bk4: 0a 69658i bk5: 0a 69658i bk6: 0a 69658i bk7: 0a 69658i bk8: 0a 69658i bk9: 0a 69658i bk10: 0a 69658i bk11: 0a 69658i bk12: 0a 69658i bk13: 0a 69658i bk14: 0a 69658i bk15: 0a 69659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.741883
Bank_Level_Parallism_Col = 1.741463
Bank_Level_Parallism_Ready = 1.342857
write_to_read_ratio_blp_rw_average = 0.402439
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006001 
total_CMD = 69658 
util_bw = 418 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 69027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 243 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 243 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 69658 
n_nop = 69447 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.003000 
Either_Row_CoL_Bus_Util = 0.003029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0142554
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69658 n_nop=69448 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=0 n_rd_L2_A=104 n_write=104 n_wr_bk=0 bw_util=0.005972
n_activity=742 dram_eff=0.5606
bk0: 52a 69209i bk1: 52a 69094i bk2: 0a 69656i bk3: 0a 69658i bk4: 0a 69658i bk5: 0a 69658i bk6: 0a 69658i bk7: 0a 69658i bk8: 0a 69658i bk9: 0a 69658i bk10: 0a 69658i bk11: 0a 69658i bk12: 0a 69658i bk13: 0a 69658i bk14: 0a 69658i bk15: 0a 69659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.744300
Bank_Level_Parallism_Col = 1.743883
Bank_Level_Parallism_Ready = 1.346154
write_to_read_ratio_blp_rw_average = 0.402121
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005972 
total_CMD = 69658 
util_bw = 416 
Wasted_Col = 211 
Wasted_Row = 0 
Idle = 69031 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 242 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 69658 
n_nop = 69448 
Read = 0 
Write = 104 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 208 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 208 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.002986 
Either_Row_CoL_Bus_Util = 0.003015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0142841
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69658 n_nop=69446 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=0 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.006029
n_activity=766 dram_eff=0.5483
bk0: 52a 69182i bk1: 52a 69096i bk2: 0a 69656i bk3: 0a 69658i bk4: 0a 69658i bk5: 0a 69658i bk6: 0a 69658i bk7: 0a 69658i bk8: 0a 69658i bk9: 0a 69658i bk10: 0a 69658i bk11: 0a 69658i bk12: 0a 69658i bk13: 0a 69658i bk14: 0a 69658i bk15: 0a 69659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.941176
Bank_Level_Parallism = 1.788274
Bank_Level_Parallism_Col = 1.787928
Bank_Level_Parallism_Ready = 1.360190
write_to_read_ratio_blp_rw_average = 0.411093
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006029 
total_CMD = 69658 
util_bw = 420 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 69028 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 240 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 240 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 69658 
n_nop = 69446 
Read = 0 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 210 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.003015 
Either_Row_CoL_Bus_Util = 0.003043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0170978
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69658 n_nop=69450 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=0 n_rd_L2_A=104 n_write=102 n_wr_bk=0 bw_util=0.005915
n_activity=718 dram_eff=0.5738
bk0: 52a 69173i bk1: 52a 69096i bk2: 0a 69656i bk3: 0a 69658i bk4: 0a 69658i bk5: 0a 69658i bk6: 0a 69658i bk7: 0a 69658i bk8: 0a 69658i bk9: 0a 69658i bk10: 0a 69658i bk11: 0a 69658i bk12: 0a 69658i bk13: 0a 69658i bk14: 0a 69658i bk15: 0a 69659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.781906
Bank_Level_Parallism_Col = 1.781553
Bank_Level_Parallism_Ready = 1.367150
write_to_read_ratio_blp_rw_average = 0.417476
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005915 
total_CMD = 69658 
util_bw = 412 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 69028 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 239 
RTWc_limit = 149 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 239 
RTWc_limit_alone = 149 

Commands details: 
total_CMD = 69658 
n_nop = 69450 
Read = 0 
Write = 102 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 206 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.002957 
Either_Row_CoL_Bus_Util = 0.002986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0171552
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69658 n_nop=69443 n_act=2 n_pre=0 n_ref_event=0 n_req=63 n_rd=0 n_rd_L2_A=104 n_write=109 n_wr_bk=0 bw_util=0.006116
n_activity=775 dram_eff=0.5497
bk0: 52a 69209i bk1: 52a 69105i bk2: 0a 69656i bk3: 0a 69658i bk4: 0a 69658i bk5: 0a 69658i bk6: 0a 69658i bk7: 0a 69658i bk8: 0a 69658i bk9: 0a 69658i bk10: 0a 69658i bk11: 0a 69658i bk12: 0a 69658i bk13: 0a 69658i bk14: 0a 69658i bk15: 0a 69659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.945946
Bank_Level_Parallism = 1.751645
Bank_Level_Parallism_Col = 1.751236
Bank_Level_Parallism_Ready = 1.336449
write_to_read_ratio_blp_rw_average = 0.394563
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006116 
total_CMD = 69658 
util_bw = 426 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 69030 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 242 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 69658 
n_nop = 69443 
Read = 0 
Write = 109 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 213 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.003058 
Either_Row_CoL_Bus_Util = 0.003087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0138821

========= L2 cache stats =========
L2_cache_bank[0]: Access = 104, Miss = 14, Miss_rate = 0.135, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 90, Miss = 14, Miss_rate = 0.156, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 104, Miss = 14, Miss_rate = 0.135, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 104, Miss = 14, Miss_rate = 0.135, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[4]: Access = 104, Miss = 14, Miss_rate = 0.135, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[5]: Access = 104, Miss = 14, Miss_rate = 0.135, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[6]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 1450
L2_total_cache_misses = 214
L2_total_cache_miss_rate = 0.1476
L2_total_cache_pending_hits = 90
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 65
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 35
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 106
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4178
icnt_total_pkts_simt_to_mem=3754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.8321
	minimum = 6
	maximum = 290
Network latency average = 43.5879
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 52.0158
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00129531
	minimum = 0 (at node 36)
	maximum = 0.00611921 (at node 5)
Accepted packet rate average = 0.00129531
	minimum = 0 (at node 36)
	maximum = 0.00611921 (at node 5)
Injected flit rate average = 0.00354289
	minimum = 0 (at node 36)
	maximum = 0.0221542 (at node 0)
Accepted flit rate average= 0.00354289
	minimum = 0 (at node 36)
	maximum = 0.0238069 (at node 5)
Injected packet length average = 2.73517
Accepted packet length average = 2.73517
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 41.4989 (7 samples)
	minimum = 6 (7 samples)
	maximum = 251.429 (7 samples)
Network latency average = 34.0267 (7 samples)
	minimum = 6 (7 samples)
	maximum = 169.286 (7 samples)
Flit latency average = 39.0704 (7 samples)
	minimum = 6 (7 samples)
	maximum = 165.286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00324804 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0366816 (7 samples)
Accepted packet rate average = 0.00324804 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0366816 (7 samples)
Injected flit rate average = 0.00964518 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.180549 (7 samples)
Accepted flit rate average = 0.00964518 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0787916 (7 samples)
Injected packet size average = 2.96954 (7 samples)
Accepted packet size average = 2.96954 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 1239733 (inst/sec)
gpgpu_simulation_rate = 1865 (cycle/sec)
gpgpu_silicon_slowdown = 861662x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-8.traceg
-kernel name = _Z10mul_kernelIdEvPT_PKS0_
-kernel id = 8
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-8.traceg
launching kernel name: _Z10mul_kernelIdEvPT_PKS0_ uid: 8
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 0,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 1050
gpu_sim_insn = 16384
gpu_ipc =      15.6038
gpu_tot_sim_cycle = 45827
gpu_tot_sim_insn = 29769984
gpu_tot_ipc =     649.6167
gpu_tot_issued_cta = 263
gpu_occupancy = 41.1438% 
gpu_tot_occupancy = 93.4101% 
max_total_param_size = 0
gpu_stall_dramfull = 245
gpu_stall_icnt2sh    = 9198
partiton_level_parallism =       0.1229
partiton_level_parallism_total  =       0.0345
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0006
L2_BW  =       6.3178 GB/Sec
L2_BW_total  =       1.7718 GB/Sec
gpu_total_sim_rate=1240416

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 699744
	L1I_total_cache_misses = 3956
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14489
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 695788
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3956
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14489
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3849
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 699744

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14489
ctas_completed 263, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1471, 1399, 1390, 1389, 1388, 1390, 1387, 1392, 1387, 1389, 1390, 1389, 1391, 1385, 1388, 1390, 1386, 1388, 1390, 1386, 1391, 1385, 1390, 1388, 1389, 1390, 1392, 1388, 1392, 1390, 1397, 1407, 1236, 1177, 1175, 1176, 1176, 1177, 1175, 1176, 1174, 1175, 1174, 1178, 1179, 1181, 1177, 1181, 1176, 1179, 1177, 1178, 1173, 1173, 1171, 1175, 1172, 1174, 1169, 1170, 1168, 1176, 1179, 1193, 
gpgpu_n_tot_thrd_icount = 44517376
gpgpu_n_tot_w_icount = 1391168
gpgpu_n_stall_shd_mem = 34924
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 640
gpgpu_n_mem_write_global = 832
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10240
gpgpu_n_store_insn = 9472
gpgpu_n_shmem_insn = 1049088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32032
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 608
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:541513	W0_Idle:146400	W0_Scoreboard:49254	W1:3584	W2:1536	W3:0	W4:1536	W5:0	W6:0	W7:0	W8:1536	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1536	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:928512
single_issue_nums: WS0:479232	WS1:478322	
dual_issue_nums: WS0:108688	WS1:108119	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5120 {8:640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88576 {40:256,136:576,}
traffic_breakdown_coretomem[INST_ACC_R] = 856 {8:107,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87040 {136:640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6656 {8:832,}
traffic_breakdown_memtocore[INST_ACC_R] = 14552 {136:107,}
maxmflatency = 736 
max_icnt2mem_latency = 36 
maxmrqlatency = 72 
max_icnt2sh_latency = 292 
averagemflatency = 268 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 94 
mrq_lat_table:169 	2 	107 	56 	82 	60 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	708 	681 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	508 	637 	434 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	684 	58 	73 	142 	342 	173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       876       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6448      9608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:     11398     10466         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1060      1055         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1073      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1084      1078         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1156      1150         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1096      1091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 15.500000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.666667  9.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.333333 11.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 28.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 27.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 477/26 = 18.346153
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 856
min_bank_accesses = 0!
chip skew: 112/104 = 1.08
number of total write accesses:
dram[0]:        53        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        51        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        51        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        51        53         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        55        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        53        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        50        59         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 839
min_bank_accesses = 0!
chip skew: 109/101 = 1.08
average mf latency per bank:
dram[0]:        234       246    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        234       228    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        216       216    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        228       229    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        231       233    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        230       239    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        235       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        243       235    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        736       649         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        596       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        656       664         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        616       624         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        660       668         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       644         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        676       684         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        672       680         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71292 n_nop=71071 n_act=4 n_pre=2 n_ref_event=0 n_req=59 n_rd=8 n_rd_L2_A=104 n_write=103 n_wr_bk=0 bw_util=0.006032
n_activity=803 dram_eff=0.5355
bk0: 56a 70774i bk1: 56a 70687i bk2: 0a 71289i bk3: 0a 71292i bk4: 0a 71292i bk5: 0a 71292i bk6: 0a 71292i bk7: 0a 71292i bk8: 0a 71292i bk9: 0a 71292i bk10: 0a 71292i bk11: 0a 71292i bk12: 0a 71292i bk13: 0a 71292i bk14: 0a 71292i bk15: 0a 71293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932203
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.935484
Bank_Level_Parallism = 1.723032
Bank_Level_Parallism_Col = 1.719821
Bank_Level_Parallism_Ready = 1.358140
write_to_read_ratio_blp_rw_average = 0.400894
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006032 
total_CMD = 71292 
util_bw = 430 
Wasted_Col = 253 
Wasted_Row = 12 
Idle = 70597 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 9 
WTRc_limit = 240 
RTWc_limit = 166 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 240 
RTWc_limit_alone = 166 

Commands details: 
total_CMD = 71292 
n_nop = 71071 
Read = 8 
Write = 103 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 59 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 215 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.003016 
Either_Row_CoL_Bus_Util = 0.003100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0162711
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71292 n_nop=71069 n_act=6 n_pre=4 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.005975
n_activity=865 dram_eff=0.4925
bk0: 56a 70778i bk1: 56a 70678i bk2: 0a 71288i bk3: 0a 71291i bk4: 0a 71291i bk5: 0a 71292i bk6: 0a 71292i bk7: 0a 71292i bk8: 0a 71292i bk9: 0a 71292i bk10: 0a 71292i bk11: 0a 71292i bk12: 0a 71292i bk13: 0a 71292i bk14: 0a 71292i bk15: 0a 71295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.862069
Bank_Level_Parallism = 1.667606
Bank_Level_Parallism_Col = 1.719939
Bank_Level_Parallism_Ready = 1.356807
write_to_read_ratio_blp_rw_average = 0.388128
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005975 
total_CMD = 71292 
util_bw = 426 
Wasted_Col = 248 
Wasted_Row = 48 
Idle = 70570 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 23 
WTRc_limit = 241 
RTWc_limit = 139 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 241 
RTWc_limit_alone = 139 

Commands details: 
total_CMD = 71292 
n_nop = 71069 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 213 
Row_Bus_Util =  0.000140 
CoL_Bus_Util = 0.002988 
Either_Row_CoL_Bus_Util = 0.003128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0192869
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71292 n_nop=71061 n_act=6 n_pre=4 n_ref_event=0 n_req=65 n_rd=8 n_rd_L2_A=104 n_write=109 n_wr_bk=0 bw_util=0.0062
n_activity=935 dram_eff=0.4727
bk0: 56a 70811i bk1: 56a 70687i bk2: 0a 71288i bk3: 0a 71291i bk4: 0a 71291i bk5: 0a 71291i bk6: 0a 71291i bk7: 0a 71292i bk8: 0a 71292i bk9: 0a 71292i bk10: 0a 71292i bk11: 0a 71292i bk12: 0a 71292i bk13: 0a 71293i bk14: 0a 71293i bk15: 0a 71295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907692
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.891892
Bank_Level_Parallism = 1.597222
Bank_Level_Parallism_Col = 1.643178
Bank_Level_Parallism_Ready = 1.306306
write_to_read_ratio_blp_rw_average = 0.386807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006200 
total_CMD = 71292 
util_bw = 442 
Wasted_Col = 250 
Wasted_Row = 48 
Idle = 70552 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 242 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 71292 
n_nop = 71061 
Read = 8 
Write = 109 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 65 
total_req = 221 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 221 
Row_Bus_Util =  0.000140 
CoL_Bus_Util = 0.003100 
Either_Row_CoL_Bus_Util = 0.003240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0132694
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71292 n_nop=71081 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.005863
n_activity=755 dram_eff=0.5536
bk0: 52a 70844i bk1: 52a 70726i bk2: 0a 71290i bk3: 0a 71292i bk4: 0a 71292i bk5: 0a 71292i bk6: 0a 71292i bk7: 0a 71292i bk8: 0a 71292i bk9: 0a 71292i bk10: 0a 71292i bk11: 0a 71292i bk12: 0a 71292i bk13: 0a 71292i bk14: 0a 71292i bk15: 0a 71293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.741883
Bank_Level_Parallism_Col = 1.741463
Bank_Level_Parallism_Ready = 1.342857
write_to_read_ratio_blp_rw_average = 0.402439
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005863 
total_CMD = 71292 
util_bw = 418 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 70661 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 243 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 243 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 71292 
n_nop = 71081 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.002932 
Either_Row_CoL_Bus_Util = 0.002960 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0139286
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71292 n_nop=71082 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=0 n_rd_L2_A=104 n_write=104 n_wr_bk=0 bw_util=0.005835
n_activity=742 dram_eff=0.5606
bk0: 52a 70843i bk1: 52a 70728i bk2: 0a 71290i bk3: 0a 71292i bk4: 0a 71292i bk5: 0a 71292i bk6: 0a 71292i bk7: 0a 71292i bk8: 0a 71292i bk9: 0a 71292i bk10: 0a 71292i bk11: 0a 71292i bk12: 0a 71292i bk13: 0a 71292i bk14: 0a 71292i bk15: 0a 71293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.744300
Bank_Level_Parallism_Col = 1.743883
Bank_Level_Parallism_Ready = 1.346154
write_to_read_ratio_blp_rw_average = 0.402121
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005835 
total_CMD = 71292 
util_bw = 416 
Wasted_Col = 211 
Wasted_Row = 0 
Idle = 70665 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 242 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 71292 
n_nop = 71082 
Read = 0 
Write = 104 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 208 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 208 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.002918 
Either_Row_CoL_Bus_Util = 0.002946 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0139567
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71292 n_nop=71080 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=0 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.005891
n_activity=766 dram_eff=0.5483
bk0: 52a 70816i bk1: 52a 70730i bk2: 0a 71290i bk3: 0a 71292i bk4: 0a 71292i bk5: 0a 71292i bk6: 0a 71292i bk7: 0a 71292i bk8: 0a 71292i bk9: 0a 71292i bk10: 0a 71292i bk11: 0a 71292i bk12: 0a 71292i bk13: 0a 71292i bk14: 0a 71292i bk15: 0a 71293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.941176
Bank_Level_Parallism = 1.788274
Bank_Level_Parallism_Col = 1.787928
Bank_Level_Parallism_Ready = 1.360190
write_to_read_ratio_blp_rw_average = 0.411093
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005891 
total_CMD = 71292 
util_bw = 420 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 70662 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 240 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 240 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 71292 
n_nop = 71080 
Read = 0 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 210 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.002946 
Either_Row_CoL_Bus_Util = 0.002974 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0167059
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71292 n_nop=71084 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=0 n_rd_L2_A=104 n_write=102 n_wr_bk=0 bw_util=0.005779
n_activity=718 dram_eff=0.5738
bk0: 52a 70807i bk1: 52a 70730i bk2: 0a 71290i bk3: 0a 71292i bk4: 0a 71292i bk5: 0a 71292i bk6: 0a 71292i bk7: 0a 71292i bk8: 0a 71292i bk9: 0a 71292i bk10: 0a 71292i bk11: 0a 71292i bk12: 0a 71292i bk13: 0a 71292i bk14: 0a 71292i bk15: 0a 71293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.781906
Bank_Level_Parallism_Col = 1.781553
Bank_Level_Parallism_Ready = 1.367150
write_to_read_ratio_blp_rw_average = 0.417476
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005779 
total_CMD = 71292 
util_bw = 412 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 70662 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 239 
RTWc_limit = 149 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 239 
RTWc_limit_alone = 149 

Commands details: 
total_CMD = 71292 
n_nop = 71084 
Read = 0 
Write = 102 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 206 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.002890 
Either_Row_CoL_Bus_Util = 0.002918 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.016762
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71292 n_nop=71077 n_act=2 n_pre=0 n_ref_event=0 n_req=63 n_rd=0 n_rd_L2_A=104 n_write=109 n_wr_bk=0 bw_util=0.005975
n_activity=775 dram_eff=0.5497
bk0: 52a 70843i bk1: 52a 70739i bk2: 0a 71290i bk3: 0a 71292i bk4: 0a 71292i bk5: 0a 71292i bk6: 0a 71292i bk7: 0a 71292i bk8: 0a 71292i bk9: 0a 71292i bk10: 0a 71292i bk11: 0a 71292i bk12: 0a 71292i bk13: 0a 71292i bk14: 0a 71292i bk15: 0a 71293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.945946
Bank_Level_Parallism = 1.751645
Bank_Level_Parallism_Col = 1.751236
Bank_Level_Parallism_Ready = 1.336449
write_to_read_ratio_blp_rw_average = 0.394563
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005975 
total_CMD = 71292 
util_bw = 426 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 70664 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 242 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 71292 
n_nop = 71077 
Read = 0 
Write = 109 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 213 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.002988 
Either_Row_CoL_Bus_Util = 0.003016 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0135639

========= L2 cache stats =========
L2_cache_bank[0]: Access = 112, Miss = 14, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 99, Miss = 14, Miss_rate = 0.141, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 112, Miss = 14, Miss_rate = 0.125, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 112, Miss = 14, Miss_rate = 0.125, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[4]: Access = 112, Miss = 14, Miss_rate = 0.125, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[5]: Access = 112, Miss = 14, Miss_rate = 0.125, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[6]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 1579
L2_total_cache_misses = 214
L2_total_cache_miss_rate = 0.1355
L2_total_cache_pending_hits = 90
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 569
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 35
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 832
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 107
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4567
icnt_total_pkts_simt_to_mem=4139
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.3743
	minimum = 6
	maximum = 290
Network latency average = 43.3873
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 51.8928
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00137823
	minimum = 0 (at node 36)
	maximum = 0.00597901 (at node 5)
Accepted packet rate average = 0.00137823
	minimum = 0 (at node 36)
	maximum = 0.00597901 (at node 5)
Injected flit rate average = 0.00379951
	minimum = 0 (at node 36)
	maximum = 0.0216466 (at node 0)
Accepted flit rate average= 0.00379951
	minimum = 0 (at node 36)
	maximum = 0.0232614 (at node 5)
Injected packet length average = 2.75681
Accepted packet length average = 2.75681
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 42.9833 (8 samples)
	minimum = 6 (8 samples)
	maximum = 256.25 (8 samples)
Network latency average = 35.1968 (8 samples)
	minimum = 6 (8 samples)
	maximum = 172.5 (8 samples)
Flit latency average = 40.6732 (8 samples)
	minimum = 6 (8 samples)
	maximum = 168.5 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.00301431 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0328438 (8 samples)
Accepted packet rate average = 0.00301431 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0328438 (8 samples)
Injected flit rate average = 0.00891447 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.160686 (8 samples)
Accepted flit rate average = 0.00891447 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0718503 (8 samples)
Injected packet size average = 2.95738 (8 samples)
Accepted packet size average = 2.95738 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 1240416 (inst/sec)
gpgpu_simulation_rate = 1909 (cycle/sec)
gpgpu_silicon_slowdown = 841801x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-9.traceg
-kernel name = _Z10add_kernelIdEvPKT_S2_PS0_
-kernel id = 9
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-9.traceg
launching kernel name: _Z10add_kernelIdEvPKT_S2_PS0_ uid: 9
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 0,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 1224
gpu_sim_insn = 19456
gpu_ipc =      15.8954
gpu_tot_sim_cycle = 47051
gpu_tot_sim_insn = 29789440
gpu_tot_ipc =     633.1309
gpu_tot_issued_cta = 264
gpu_occupancy = 46.0848% 
gpu_tot_occupancy = 93.3310% 
max_total_param_size = 0
gpu_stall_dramfull = 245
gpu_stall_icnt2sh    = 9460
partiton_level_parallism =       0.1577
partiton_level_parallism_total  =       0.0377
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0006
L2_BW  =       8.1085 GB/Sec
L2_BW_total  =       1.9367 GB/Sec
gpu_total_sim_rate=1241226

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 700064
	L1I_total_cache_misses = 3988
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14489
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 696076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3988
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14489
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3880
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 700064

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14489
ctas_completed 264, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1471, 1399, 1390, 1389, 1388, 1390, 1387, 1392, 1387, 1389, 1390, 1389, 1391, 1385, 1388, 1390, 1386, 1388, 1390, 1386, 1391, 1385, 1390, 1388, 1389, 1390, 1392, 1388, 1392, 1390, 1397, 1407, 1236, 1177, 1175, 1176, 1176, 1177, 1175, 1176, 1174, 1175, 1174, 1178, 1179, 1181, 1177, 1181, 1176, 1179, 1177, 1178, 1173, 1173, 1171, 1175, 1172, 1174, 1169, 1170, 1168, 1176, 1179, 1193, 
gpgpu_n_tot_thrd_icount = 44536832
gpgpu_n_tot_w_icount = 1391776
gpgpu_n_stall_shd_mem = 35089
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12288
gpgpu_n_store_insn = 10496
gpgpu_n_shmem_insn = 1049088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32032
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 704
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:541524	W0_Idle:147338	W0_Scoreboard:50194	W1:3584	W2:1536	W3:0	W4:1536	W5:0	W6:0	W7:0	W8:1536	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1536	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:929120
single_issue_nums: WS0:479476	WS1:478584	
dual_issue_nums: WS0:108718	WS1:108140	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 97280 {40:256,136:640,}
traffic_breakdown_coretomem[INST_ACC_R] = 864 {8:108,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 104448 {136:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7168 {8:896,}
traffic_breakdown_memtocore[INST_ACC_R] = 14688 {136:108,}
maxmflatency = 736 
max_icnt2mem_latency = 36 
maxmrqlatency = 72 
max_icnt2sh_latency = 292 
averagemflatency = 270 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 103 
mrq_lat_table:169 	2 	107 	56 	82 	60 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	783 	797 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	556 	701 	515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	697 	67 	91 	186 	431 	192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       876       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6448      9608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:     11398     10466         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1060      1055         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1073      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1084      1078         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1156      1150         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1096      1091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 15.500000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.666667  9.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.333333 11.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 28.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 27.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 477/26 = 18.346153
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 856
min_bank_accesses = 0!
chip skew: 112/104 = 1.08
number of total write accesses:
dram[0]:        53        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        51        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        51        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        51        53         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        55        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        53        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        50        59         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 839
min_bank_accesses = 0!
chip skew: 109/101 = 1.08
average mf latency per bank:
dram[0]:        269       281    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        264       259    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        246       247    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        260       260    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        264       266    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        262       272    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        268       279    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        277       267    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        736       649         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        596       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        656       664         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        616       624         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        660       668         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       644         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        676       684         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        672       680         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73196 n_nop=72975 n_act=4 n_pre=2 n_ref_event=0 n_req=59 n_rd=8 n_rd_L2_A=104 n_write=103 n_wr_bk=0 bw_util=0.005875
n_activity=803 dram_eff=0.5355
bk0: 56a 72678i bk1: 56a 72591i bk2: 0a 73193i bk3: 0a 73196i bk4: 0a 73196i bk5: 0a 73196i bk6: 0a 73196i bk7: 0a 73196i bk8: 0a 73196i bk9: 0a 73196i bk10: 0a 73196i bk11: 0a 73196i bk12: 0a 73196i bk13: 0a 73196i bk14: 0a 73196i bk15: 0a 73197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932203
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.935484
Bank_Level_Parallism = 1.723032
Bank_Level_Parallism_Col = 1.719821
Bank_Level_Parallism_Ready = 1.358140
write_to_read_ratio_blp_rw_average = 0.400894
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005875 
total_CMD = 73196 
util_bw = 430 
Wasted_Col = 253 
Wasted_Row = 12 
Idle = 72501 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 9 
WTRc_limit = 240 
RTWc_limit = 166 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 240 
RTWc_limit_alone = 166 

Commands details: 
total_CMD = 73196 
n_nop = 72975 
Read = 8 
Write = 103 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 59 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 215 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.002937 
Either_Row_CoL_Bus_Util = 0.003019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0158479
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73196 n_nop=72973 n_act=6 n_pre=4 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.00582
n_activity=865 dram_eff=0.4925
bk0: 56a 72682i bk1: 56a 72582i bk2: 0a 73192i bk3: 0a 73195i bk4: 0a 73195i bk5: 0a 73196i bk6: 0a 73196i bk7: 0a 73196i bk8: 0a 73196i bk9: 0a 73196i bk10: 0a 73196i bk11: 0a 73196i bk12: 0a 73196i bk13: 0a 73196i bk14: 0a 73196i bk15: 0a 73199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.862069
Bank_Level_Parallism = 1.667606
Bank_Level_Parallism_Col = 1.719939
Bank_Level_Parallism_Ready = 1.356807
write_to_read_ratio_blp_rw_average = 0.388128
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005820 
total_CMD = 73196 
util_bw = 426 
Wasted_Col = 248 
Wasted_Row = 48 
Idle = 72474 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 23 
WTRc_limit = 241 
RTWc_limit = 139 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 241 
RTWc_limit_alone = 139 

Commands details: 
total_CMD = 73196 
n_nop = 72973 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 213 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.002910 
Either_Row_CoL_Bus_Util = 0.003047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0187852
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73196 n_nop=72965 n_act=6 n_pre=4 n_ref_event=0 n_req=65 n_rd=8 n_rd_L2_A=104 n_write=109 n_wr_bk=0 bw_util=0.006039
n_activity=935 dram_eff=0.4727
bk0: 56a 72715i bk1: 56a 72591i bk2: 0a 73192i bk3: 0a 73195i bk4: 0a 73195i bk5: 0a 73195i bk6: 0a 73195i bk7: 0a 73196i bk8: 0a 73196i bk9: 0a 73196i bk10: 0a 73196i bk11: 0a 73196i bk12: 0a 73196i bk13: 0a 73197i bk14: 0a 73197i bk15: 0a 73199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907692
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.891892
Bank_Level_Parallism = 1.597222
Bank_Level_Parallism_Col = 1.643178
Bank_Level_Parallism_Ready = 1.306306
write_to_read_ratio_blp_rw_average = 0.386807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006039 
total_CMD = 73196 
util_bw = 442 
Wasted_Col = 250 
Wasted_Row = 48 
Idle = 72456 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 242 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 73196 
n_nop = 72965 
Read = 8 
Write = 109 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 65 
total_req = 221 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 221 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.003019 
Either_Row_CoL_Bus_Util = 0.003156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0129242
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73196 n_nop=72985 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.005711
n_activity=755 dram_eff=0.5536
bk0: 52a 72748i bk1: 52a 72630i bk2: 0a 73194i bk3: 0a 73196i bk4: 0a 73196i bk5: 0a 73196i bk6: 0a 73196i bk7: 0a 73196i bk8: 0a 73196i bk9: 0a 73196i bk10: 0a 73196i bk11: 0a 73196i bk12: 0a 73196i bk13: 0a 73196i bk14: 0a 73196i bk15: 0a 73197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.741883
Bank_Level_Parallism_Col = 1.741463
Bank_Level_Parallism_Ready = 1.342857
write_to_read_ratio_blp_rw_average = 0.402439
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005711 
total_CMD = 73196 
util_bw = 418 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 72565 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 243 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 243 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 73196 
n_nop = 72985 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.002855 
Either_Row_CoL_Bus_Util = 0.002883 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0135663
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73196 n_nop=72986 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=0 n_rd_L2_A=104 n_write=104 n_wr_bk=0 bw_util=0.005683
n_activity=742 dram_eff=0.5606
bk0: 52a 72747i bk1: 52a 72632i bk2: 0a 73194i bk3: 0a 73196i bk4: 0a 73196i bk5: 0a 73196i bk6: 0a 73196i bk7: 0a 73196i bk8: 0a 73196i bk9: 0a 73196i bk10: 0a 73196i bk11: 0a 73196i bk12: 0a 73196i bk13: 0a 73196i bk14: 0a 73196i bk15: 0a 73197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.744300
Bank_Level_Parallism_Col = 1.743883
Bank_Level_Parallism_Ready = 1.346154
write_to_read_ratio_blp_rw_average = 0.402121
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005683 
total_CMD = 73196 
util_bw = 416 
Wasted_Col = 211 
Wasted_Row = 0 
Idle = 72569 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 242 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 73196 
n_nop = 72986 
Read = 0 
Write = 104 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 208 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 208 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.002842 
Either_Row_CoL_Bus_Util = 0.002869 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0135936
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73196 n_nop=72984 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=0 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.005738
n_activity=766 dram_eff=0.5483
bk0: 52a 72720i bk1: 52a 72634i bk2: 0a 73194i bk3: 0a 73196i bk4: 0a 73196i bk5: 0a 73196i bk6: 0a 73196i bk7: 0a 73196i bk8: 0a 73196i bk9: 0a 73196i bk10: 0a 73196i bk11: 0a 73196i bk12: 0a 73196i bk13: 0a 73196i bk14: 0a 73196i bk15: 0a 73197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.941176
Bank_Level_Parallism = 1.788274
Bank_Level_Parallism_Col = 1.787928
Bank_Level_Parallism_Ready = 1.360190
write_to_read_ratio_blp_rw_average = 0.411093
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005738 
total_CMD = 73196 
util_bw = 420 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 72566 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 240 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 240 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 73196 
n_nop = 72984 
Read = 0 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 210 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.002869 
Either_Row_CoL_Bus_Util = 0.002896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0162714
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73196 n_nop=72988 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=0 n_rd_L2_A=104 n_write=102 n_wr_bk=0 bw_util=0.005629
n_activity=718 dram_eff=0.5738
bk0: 52a 72711i bk1: 52a 72634i bk2: 0a 73194i bk3: 0a 73196i bk4: 0a 73196i bk5: 0a 73196i bk6: 0a 73196i bk7: 0a 73196i bk8: 0a 73196i bk9: 0a 73196i bk10: 0a 73196i bk11: 0a 73196i bk12: 0a 73196i bk13: 0a 73196i bk14: 0a 73196i bk15: 0a 73197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.781906
Bank_Level_Parallism_Col = 1.781553
Bank_Level_Parallism_Ready = 1.367150
write_to_read_ratio_blp_rw_average = 0.417476
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005629 
total_CMD = 73196 
util_bw = 412 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 72566 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 239 
RTWc_limit = 149 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 239 
RTWc_limit_alone = 149 

Commands details: 
total_CMD = 73196 
n_nop = 72988 
Read = 0 
Write = 102 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 206 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.002814 
Either_Row_CoL_Bus_Util = 0.002842 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.016326
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73196 n_nop=72981 n_act=2 n_pre=0 n_ref_event=0 n_req=63 n_rd=0 n_rd_L2_A=104 n_write=109 n_wr_bk=0 bw_util=0.00582
n_activity=775 dram_eff=0.5497
bk0: 52a 72747i bk1: 52a 72643i bk2: 0a 73194i bk3: 0a 73196i bk4: 0a 73196i bk5: 0a 73196i bk6: 0a 73196i bk7: 0a 73196i bk8: 0a 73196i bk9: 0a 73196i bk10: 0a 73196i bk11: 0a 73196i bk12: 0a 73196i bk13: 0a 73196i bk14: 0a 73196i bk15: 0a 73197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.945946
Bank_Level_Parallism = 1.751645
Bank_Level_Parallism_Col = 1.751236
Bank_Level_Parallism_Ready = 1.336449
write_to_read_ratio_blp_rw_average = 0.394563
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005820 
total_CMD = 73196 
util_bw = 426 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 72568 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 242 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 73196 
n_nop = 72981 
Read = 0 
Write = 109 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 213 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.002910 
Either_Row_CoL_Bus_Util = 0.002937 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0132111

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124, Miss = 14, Miss_rate = 0.113, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 112, Miss = 14, Miss_rate = 0.125, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 124, Miss = 14, Miss_rate = 0.113, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 124, Miss = 14, Miss_rate = 0.113, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[4]: Access = 124, Miss = 14, Miss_rate = 0.113, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[5]: Access = 124, Miss = 14, Miss_rate = 0.113, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[6]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 1772
L2_total_cache_misses = 214
L2_total_cache_miss_rate = 0.1208
L2_total_cache_pending_hits = 90
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 633
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 35
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 896
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 108
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5276
icnt_total_pkts_simt_to_mem=4588
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 56.362
	minimum = 6
	maximum = 290
Network latency average = 46.1902
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 54.4584
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00150645
	minimum = 0 (at node 36)
	maximum = 0.00582347 (at node 5)
Accepted packet rate average = 0.00150645
	minimum = 0 (at node 36)
	maximum = 0.00582347 (at node 5)
Injected flit rate average = 0.0041929
	minimum = 0 (at node 36)
	maximum = 0.0210835 (at node 0)
Accepted flit rate average= 0.0041929
	minimum = 0 (at node 36)
	maximum = 0.0226563 (at node 5)
Injected packet length average = 2.7833
Accepted packet length average = 2.7833
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 44.4698 (9 samples)
	minimum = 6 (9 samples)
	maximum = 260 (9 samples)
Network latency average = 36.4182 (9 samples)
	minimum = 6 (9 samples)
	maximum = 175 (9 samples)
Flit latency average = 42.2049 (9 samples)
	minimum = 6 (9 samples)
	maximum = 171 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.00284677 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0298415 (9 samples)
Accepted packet rate average = 0.00284677 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0298415 (9 samples)
Injected flit rate average = 0.00838985 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.145175 (9 samples)
Accepted flit rate average = 0.00838985 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0663843 (9 samples)
Injected packet size average = 2.94715 (9 samples)
Accepted packet size average = 2.94715 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 1241226 (inst/sec)
gpgpu_simulation_rate = 1960 (cycle/sec)
gpgpu_silicon_slowdown = 819897x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-10.traceg
-kernel name = _Z12triad_kernelIdEvPT_PKS0_S3_
-kernel id = 10
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-10.traceg
launching kernel name: _Z12triad_kernelIdEvPT_PKS0_S3_ uid: 10
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 0,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 10 
gpu_sim_cycle = 1273
gpu_sim_insn = 19456
gpu_ipc =      15.2836
gpu_tot_sim_cycle = 48324
gpu_tot_sim_insn = 29808896
gpu_tot_ipc =     616.8549
gpu_tot_issued_cta = 265
gpu_occupancy = 46.0747% 
gpu_tot_occupancy = 93.2489% 
max_total_param_size = 0
gpu_stall_dramfull = 245
gpu_stall_icnt2sh    = 9460
partiton_level_parallism =       0.1516
partiton_level_parallism_total  =       0.0407
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0005
L2_BW  =       7.7964 GB/Sec
L2_BW_total  =       2.0911 GB/Sec
gpu_total_sim_rate=1192355

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 700384
	L1I_total_cache_misses = 4020
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14489
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 696364
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4020
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14489
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3911
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 700384

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14489
ctas_completed 265, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1471, 1399, 1390, 1389, 1388, 1390, 1387, 1392, 1387, 1389, 1390, 1389, 1391, 1385, 1388, 1390, 1386, 1388, 1390, 1386, 1391, 1385, 1390, 1388, 1389, 1390, 1392, 1388, 1392, 1390, 1397, 1407, 1236, 1177, 1175, 1176, 1176, 1177, 1175, 1176, 1174, 1175, 1174, 1178, 1179, 1181, 1177, 1181, 1176, 1179, 1177, 1178, 1173, 1173, 1171, 1175, 1172, 1174, 1169, 1170, 1168, 1176, 1179, 1193, 
gpgpu_n_tot_thrd_icount = 44556288
gpgpu_n_tot_w_icount = 1392384
gpgpu_n_stall_shd_mem = 35273
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 896
gpgpu_n_mem_write_global = 960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14336
gpgpu_n_store_insn = 11520
gpgpu_n_shmem_insn = 1049088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32032
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:541534	W0_Idle:148456	W0_Scoreboard:51041	W1:3584	W2:1536	W3:0	W4:1536	W5:0	W6:0	W7:0	W8:1536	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1536	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:929728
single_issue_nums: WS0:479734	WS1:478856	
dual_issue_nums: WS0:108741	WS1:108156	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7168 {8:896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 105984 {40:256,136:704,}
traffic_breakdown_coretomem[INST_ACC_R] = 872 {8:109,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 121856 {136:896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7680 {8:960,}
traffic_breakdown_memtocore[INST_ACC_R] = 14824 {136:109,}
maxmflatency = 736 
max_icnt2mem_latency = 36 
maxmrqlatency = 72 
max_icnt2sh_latency = 292 
averagemflatency = 270 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 106 
mrq_lat_table:169 	2 	107 	56 	82 	60 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	868 	904 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	600 	769 	596 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	715 	79 	114 	231 	514 	203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	41 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       876       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6448      9608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:     11398     10466         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1060      1055         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1073      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1084      1078         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1156      1150         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1096      1091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 15.500000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.666667  9.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.333333 11.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 28.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 27.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 477/26 = 18.346153
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 856
min_bank_accesses = 0!
chip skew: 112/104 = 1.08
number of total write accesses:
dram[0]:        53        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        51        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        51        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        51        53         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        55        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        53        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        50        59         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 839
min_bank_accesses = 0!
chip skew: 109/101 = 1.08
average mf latency per bank:
dram[0]:        301       308    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        296       292    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        274       274    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        290       290    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        295       297    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        292       305    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        300       312    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        310       298    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        736       649         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        596       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        656       664         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        616       624         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        660       668         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       644         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        676       684         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        672       680         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75176 n_nop=74955 n_act=4 n_pre=2 n_ref_event=0 n_req=59 n_rd=8 n_rd_L2_A=104 n_write=103 n_wr_bk=0 bw_util=0.00572
n_activity=803 dram_eff=0.5355
bk0: 56a 74658i bk1: 56a 74571i bk2: 0a 75173i bk3: 0a 75176i bk4: 0a 75176i bk5: 0a 75176i bk6: 0a 75176i bk7: 0a 75176i bk8: 0a 75176i bk9: 0a 75176i bk10: 0a 75176i bk11: 0a 75176i bk12: 0a 75176i bk13: 0a 75176i bk14: 0a 75176i bk15: 0a 75177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932203
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.935484
Bank_Level_Parallism = 1.723032
Bank_Level_Parallism_Col = 1.719821
Bank_Level_Parallism_Ready = 1.358140
write_to_read_ratio_blp_rw_average = 0.400894
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005720 
total_CMD = 75176 
util_bw = 430 
Wasted_Col = 253 
Wasted_Row = 12 
Idle = 74481 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 9 
WTRc_limit = 240 
RTWc_limit = 166 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 240 
RTWc_limit_alone = 166 

Commands details: 
total_CMD = 75176 
n_nop = 74955 
Read = 8 
Write = 103 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 59 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 215 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002860 
Either_Row_CoL_Bus_Util = 0.002940 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0154305
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75176 n_nop=74953 n_act=6 n_pre=4 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.005667
n_activity=865 dram_eff=0.4925
bk0: 56a 74662i bk1: 56a 74562i bk2: 0a 75172i bk3: 0a 75175i bk4: 0a 75175i bk5: 0a 75176i bk6: 0a 75176i bk7: 0a 75176i bk8: 0a 75176i bk9: 0a 75176i bk10: 0a 75176i bk11: 0a 75176i bk12: 0a 75176i bk13: 0a 75176i bk14: 0a 75176i bk15: 0a 75179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.862069
Bank_Level_Parallism = 1.667606
Bank_Level_Parallism_Col = 1.719939
Bank_Level_Parallism_Ready = 1.356807
write_to_read_ratio_blp_rw_average = 0.388128
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005667 
total_CMD = 75176 
util_bw = 426 
Wasted_Col = 248 
Wasted_Row = 48 
Idle = 74454 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 23 
WTRc_limit = 241 
RTWc_limit = 139 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 241 
RTWc_limit_alone = 139 

Commands details: 
total_CMD = 75176 
n_nop = 74953 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 213 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.002833 
Either_Row_CoL_Bus_Util = 0.002966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0182904
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75176 n_nop=74945 n_act=6 n_pre=4 n_ref_event=0 n_req=65 n_rd=8 n_rd_L2_A=104 n_write=109 n_wr_bk=0 bw_util=0.00588
n_activity=935 dram_eff=0.4727
bk0: 56a 74695i bk1: 56a 74571i bk2: 0a 75172i bk3: 0a 75175i bk4: 0a 75175i bk5: 0a 75175i bk6: 0a 75175i bk7: 0a 75176i bk8: 0a 75176i bk9: 0a 75176i bk10: 0a 75176i bk11: 0a 75176i bk12: 0a 75176i bk13: 0a 75177i bk14: 0a 75177i bk15: 0a 75179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907692
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.891892
Bank_Level_Parallism = 1.597222
Bank_Level_Parallism_Col = 1.643178
Bank_Level_Parallism_Ready = 1.306306
write_to_read_ratio_blp_rw_average = 0.386807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005880 
total_CMD = 75176 
util_bw = 442 
Wasted_Col = 250 
Wasted_Row = 48 
Idle = 74436 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 242 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 75176 
n_nop = 74945 
Read = 8 
Write = 109 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 65 
total_req = 221 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 221 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.002940 
Either_Row_CoL_Bus_Util = 0.003073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0125838
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75176 n_nop=74965 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.00556
n_activity=755 dram_eff=0.5536
bk0: 52a 74728i bk1: 52a 74610i bk2: 0a 75174i bk3: 0a 75176i bk4: 0a 75176i bk5: 0a 75176i bk6: 0a 75176i bk7: 0a 75176i bk8: 0a 75176i bk9: 0a 75176i bk10: 0a 75176i bk11: 0a 75176i bk12: 0a 75176i bk13: 0a 75176i bk14: 0a 75176i bk15: 0a 75177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.741883
Bank_Level_Parallism_Col = 1.741463
Bank_Level_Parallism_Ready = 1.342857
write_to_read_ratio_blp_rw_average = 0.402439
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005560 
total_CMD = 75176 
util_bw = 418 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 74545 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 243 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 243 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 75176 
n_nop = 74965 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.002780 
Either_Row_CoL_Bus_Util = 0.002807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.013209
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75176 n_nop=74966 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=0 n_rd_L2_A=104 n_write=104 n_wr_bk=0 bw_util=0.005534
n_activity=742 dram_eff=0.5606
bk0: 52a 74727i bk1: 52a 74612i bk2: 0a 75174i bk3: 0a 75176i bk4: 0a 75176i bk5: 0a 75176i bk6: 0a 75176i bk7: 0a 75176i bk8: 0a 75176i bk9: 0a 75176i bk10: 0a 75176i bk11: 0a 75176i bk12: 0a 75176i bk13: 0a 75176i bk14: 0a 75176i bk15: 0a 75177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.744300
Bank_Level_Parallism_Col = 1.743883
Bank_Level_Parallism_Ready = 1.346154
write_to_read_ratio_blp_rw_average = 0.402121
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005534 
total_CMD = 75176 
util_bw = 416 
Wasted_Col = 211 
Wasted_Row = 0 
Idle = 74549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 242 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 75176 
n_nop = 74966 
Read = 0 
Write = 104 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 208 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 208 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.002767 
Either_Row_CoL_Bus_Util = 0.002793 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0132356
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75176 n_nop=74964 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=0 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.005587
n_activity=766 dram_eff=0.5483
bk0: 52a 74700i bk1: 52a 74614i bk2: 0a 75174i bk3: 0a 75176i bk4: 0a 75176i bk5: 0a 75176i bk6: 0a 75176i bk7: 0a 75176i bk8: 0a 75176i bk9: 0a 75176i bk10: 0a 75176i bk11: 0a 75176i bk12: 0a 75176i bk13: 0a 75176i bk14: 0a 75176i bk15: 0a 75177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.941176
Bank_Level_Parallism = 1.788274
Bank_Level_Parallism_Col = 1.787928
Bank_Level_Parallism_Ready = 1.360190
write_to_read_ratio_blp_rw_average = 0.411093
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005587 
total_CMD = 75176 
util_bw = 420 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 74546 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 240 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 240 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 75176 
n_nop = 74964 
Read = 0 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 210 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.002793 
Either_Row_CoL_Bus_Util = 0.002820 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0158428
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75176 n_nop=74968 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=0 n_rd_L2_A=104 n_write=102 n_wr_bk=0 bw_util=0.00548
n_activity=718 dram_eff=0.5738
bk0: 52a 74691i bk1: 52a 74614i bk2: 0a 75174i bk3: 0a 75176i bk4: 0a 75176i bk5: 0a 75176i bk6: 0a 75176i bk7: 0a 75176i bk8: 0a 75176i bk9: 0a 75176i bk10: 0a 75176i bk11: 0a 75176i bk12: 0a 75176i bk13: 0a 75176i bk14: 0a 75176i bk15: 0a 75177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.781906
Bank_Level_Parallism_Col = 1.781553
Bank_Level_Parallism_Ready = 1.367150
write_to_read_ratio_blp_rw_average = 0.417476
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005480 
total_CMD = 75176 
util_bw = 412 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 74546 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 239 
RTWc_limit = 149 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 239 
RTWc_limit_alone = 149 

Commands details: 
total_CMD = 75176 
n_nop = 74968 
Read = 0 
Write = 102 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 206 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.002740 
Either_Row_CoL_Bus_Util = 0.002767 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.015896
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75176 n_nop=74961 n_act=2 n_pre=0 n_ref_event=0 n_req=63 n_rd=0 n_rd_L2_A=104 n_write=109 n_wr_bk=0 bw_util=0.005667
n_activity=775 dram_eff=0.5497
bk0: 52a 74727i bk1: 52a 74623i bk2: 0a 75174i bk3: 0a 75176i bk4: 0a 75176i bk5: 0a 75176i bk6: 0a 75176i bk7: 0a 75176i bk8: 0a 75176i bk9: 0a 75176i bk10: 0a 75176i bk11: 0a 75176i bk12: 0a 75176i bk13: 0a 75176i bk14: 0a 75176i bk15: 0a 75177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.945946
Bank_Level_Parallism = 1.751645
Bank_Level_Parallism_Col = 1.751236
Bank_Level_Parallism_Ready = 1.336449
write_to_read_ratio_blp_rw_average = 0.394563
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005667 
total_CMD = 75176 
util_bw = 426 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 74548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 242 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 75176 
n_nop = 74961 
Read = 0 
Write = 109 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 213 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.002833 
Either_Row_CoL_Bus_Util = 0.002860 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0128631

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136, Miss = 14, Miss_rate = 0.103, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 125, Miss = 14, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 136, Miss = 14, Miss_rate = 0.103, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 136, Miss = 14, Miss_rate = 0.103, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[4]: Access = 136, Miss = 14, Miss_rate = 0.103, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[5]: Access = 136, Miss = 14, Miss_rate = 0.103, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[6]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 1965
L2_total_cache_misses = 214
L2_total_cache_miss_rate = 0.1089
L2_total_cache_pending_hits = 90
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 697
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 35
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 109
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5985
icnt_total_pkts_simt_to_mem=5037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.9588
	minimum = 6
	maximum = 290
Network latency average = 47.8466
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 55.7419
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00162652
	minimum = 0 (at node 36)
	maximum = 0.00567006 (at node 5)
Accepted packet rate average = 0.00162652
	minimum = 0 (at node 36)
	maximum = 0.00567006 (at node 5)
Injected flit rate average = 0.00456171
	minimum = 0 (at node 36)
	maximum = 0.0205281 (at node 0)
Accepted flit rate average= 0.00456171
	minimum = 0 (at node 36)
	maximum = 0.0220594 (at node 5)
Injected packet length average = 2.80458
Accepted packet length average = 2.80458
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 45.8187 (10 samples)
	minimum = 6 (10 samples)
	maximum = 263 (10 samples)
Network latency average = 37.5611 (10 samples)
	minimum = 6 (10 samples)
	maximum = 177 (10 samples)
Flit latency average = 43.5586 (10 samples)
	minimum = 6 (10 samples)
	maximum = 173 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.00272475 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0274244 (10 samples)
Accepted packet rate average = 0.00272475 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0274244 (10 samples)
Injected flit rate average = 0.00800704 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.13271 (10 samples)
Accepted flit rate average = 0.00800704 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0619518 (10 samples)
Injected packet size average = 2.93864 (10 samples)
Accepted packet size average = 2.93864 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 1192355 (inst/sec)
gpgpu_simulation_rate = 1932 (cycle/sec)
gpgpu_silicon_slowdown = 831780x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-11.traceg
-kernel name = _Z10dot_kernelIdEvPKT_S2_PS0_i
-kernel id = 11
-grid dim = (256,1,1)
-block dim = (1024,1,1)
-shmem = 8192
-nregs = 13
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-1024-numtimes-2/results/traces/kernel-11.traceg
launching kernel name: _Z10dot_kernelIdEvPKT_S2_PS0_i uid: 11
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 35589
gpu_sim_insn = 29643008
gpu_ipc =     832.9261
gpu_tot_sim_cycle = 83913
gpu_tot_sim_insn = 59451904
gpu_tot_ipc =     708.4946
gpu_tot_issued_cta = 521
gpu_occupancy = 94.5678% 
gpu_tot_occupancy = 93.8939% 
max_total_param_size = 0
gpu_stall_dramfull = 245
gpu_stall_icnt2sh    = 13855
partiton_level_parallism =       0.0108
partiton_level_parallism_total  =       0.0280
partiton_level_parallism_util =       1.0105
partiton_level_parallism_util_total  =       1.0021
L2_BW  =       0.5563 GB/Sec
L2_BW_total  =       1.4401 GB/Sec
gpu_total_sim_rate=1264934

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1398080
	L1I_total_cache_misses = 4052
	L1I_total_cache_miss_rate = 0.0029
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14489
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1394028
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4052
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14489
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3942
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1398080

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14489
ctas_completed 521, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2917, 2776, 2754, 2763, 2755, 2760, 2755, 2760, 2748, 2751, 2756, 2748, 2760, 2747, 2750, 2754, 2750, 2747, 2755, 2748, 2758, 2748, 2758, 2745, 2756, 2755, 2761, 2753, 2762, 2755, 2772, 2793, 2479, 2355, 2349, 2353, 2348, 2354, 2348, 2353, 2345, 2351, 2347, 2350, 2355, 2355, 2353, 2354, 2353, 2352, 2351, 2351, 2347, 2346, 2344, 2350, 2350, 2350, 2342, 2342, 2347, 2350, 2360, 2383, 
gpgpu_n_tot_thrd_icount = 88946688
gpgpu_n_tot_w_icount = 2779584
gpgpu_n_stall_shd_mem = 67458
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 1216
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 11776
gpgpu_n_shmem_insn = 2098176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64064
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1079472	W0_Idle:251324	W0_Scoreboard:94433	W1:7168	W2:3072	W3:0	W4:3072	W5:0	W6:0	W7:0	W8:3072	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:3072	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:512	W32:1854272
single_issue_nums: WS0:956158	WS1:954000	
dual_issue_nums: WS0:217841	WS1:216872	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 116224 {40:512,136:704,}
traffic_breakdown_coretomem[INST_ACC_R] = 880 {8:110,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 139264 {136:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9728 {8:1216,}
traffic_breakdown_memtocore[INST_ACC_R] = 14960 {136:110,}
maxmflatency = 736 
max_icnt2mem_latency = 36 
maxmrqlatency = 72 
max_icnt2sh_latency = 292 
averagemflatency = 265 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 97 
mrq_lat_table:169 	2 	107 	56 	82 	60 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1147 	965 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	845 	808 	697 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	973 	84 	121 	247 	544 	271 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	71 	14 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       876       690         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6448      9608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:     11398     10466         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1060      1055         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1073      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1084      1078         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1156      1150         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1096      1091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 15.500000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.666667  9.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.333333 11.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 28.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 27.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 477/26 = 18.346153
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 856
min_bank_accesses = 0!
chip skew: 112/104 = 1.08
number of total write accesses:
dram[0]:        53        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        51        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        51        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        51        53         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        55        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        53        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        50        59         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 839
min_bank_accesses = 0!
chip skew: 109/101 = 1.08
average mf latency per bank:
dram[0]:        357       359    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        346       343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        325       324    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        344       343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        349       350    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        344       359    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        354       370    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        366       351    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        736       649         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        642       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        656       664         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        654       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        660       668         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        670       678         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        676       684         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        686       694         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130542 n_nop=130321 n_act=4 n_pre=2 n_ref_event=0 n_req=59 n_rd=8 n_rd_L2_A=104 n_write=103 n_wr_bk=0 bw_util=0.003294
n_activity=803 dram_eff=0.5355
bk0: 56a 130024i bk1: 56a 129937i bk2: 0a 130539i bk3: 0a 130542i bk4: 0a 130542i bk5: 0a 130542i bk6: 0a 130542i bk7: 0a 130542i bk8: 0a 130542i bk9: 0a 130542i bk10: 0a 130542i bk11: 0a 130542i bk12: 0a 130542i bk13: 0a 130542i bk14: 0a 130542i bk15: 0a 130543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932203
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.935484
Bank_Level_Parallism = 1.723032
Bank_Level_Parallism_Col = 1.719821
Bank_Level_Parallism_Ready = 1.358140
write_to_read_ratio_blp_rw_average = 0.400894
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003294 
total_CMD = 130542 
util_bw = 430 
Wasted_Col = 253 
Wasted_Row = 12 
Idle = 129847 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 9 
WTRc_limit = 240 
RTWc_limit = 166 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 240 
RTWc_limit_alone = 166 

Commands details: 
total_CMD = 130542 
n_nop = 130321 
Read = 8 
Write = 103 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 59 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 215 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001647 
Either_Row_CoL_Bus_Util = 0.001693 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00888603
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130542 n_nop=130319 n_act=6 n_pre=4 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.003263
n_activity=865 dram_eff=0.4925
bk0: 56a 130028i bk1: 56a 129928i bk2: 0a 130538i bk3: 0a 130541i bk4: 0a 130541i bk5: 0a 130542i bk6: 0a 130542i bk7: 0a 130542i bk8: 0a 130542i bk9: 0a 130542i bk10: 0a 130542i bk11: 0a 130542i bk12: 0a 130542i bk13: 0a 130542i bk14: 0a 130542i bk15: 0a 130545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.862069
Bank_Level_Parallism = 1.667606
Bank_Level_Parallism_Col = 1.719939
Bank_Level_Parallism_Ready = 1.356807
write_to_read_ratio_blp_rw_average = 0.388128
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003263 
total_CMD = 130542 
util_bw = 426 
Wasted_Col = 248 
Wasted_Row = 48 
Idle = 129820 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 23 
WTRc_limit = 241 
RTWc_limit = 139 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 241 
RTWc_limit_alone = 139 

Commands details: 
total_CMD = 130542 
n_nop = 130319 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 213 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.001632 
Either_Row_CoL_Bus_Util = 0.001708 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.010533
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130542 n_nop=130311 n_act=6 n_pre=4 n_ref_event=0 n_req=65 n_rd=8 n_rd_L2_A=104 n_write=109 n_wr_bk=0 bw_util=0.003386
n_activity=935 dram_eff=0.4727
bk0: 56a 130061i bk1: 56a 129937i bk2: 0a 130538i bk3: 0a 130541i bk4: 0a 130541i bk5: 0a 130541i bk6: 0a 130541i bk7: 0a 130542i bk8: 0a 130542i bk9: 0a 130542i bk10: 0a 130542i bk11: 0a 130542i bk12: 0a 130542i bk13: 0a 130543i bk14: 0a 130543i bk15: 0a 130545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907692
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.891892
Bank_Level_Parallism = 1.597222
Bank_Level_Parallism_Col = 1.643178
Bank_Level_Parallism_Ready = 1.306306
write_to_read_ratio_blp_rw_average = 0.386807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003386 
total_CMD = 130542 
util_bw = 442 
Wasted_Col = 250 
Wasted_Row = 48 
Idle = 129802 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 242 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 130542 
n_nop = 130311 
Read = 8 
Write = 109 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 65 
total_req = 221 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 221 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.001693 
Either_Row_CoL_Bus_Util = 0.001770 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00724671
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130542 n_nop=130331 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.003202
n_activity=755 dram_eff=0.5536
bk0: 52a 130094i bk1: 52a 129976i bk2: 0a 130540i bk3: 0a 130542i bk4: 0a 130542i bk5: 0a 130542i bk6: 0a 130542i bk7: 0a 130542i bk8: 0a 130542i bk9: 0a 130542i bk10: 0a 130542i bk11: 0a 130542i bk12: 0a 130542i bk13: 0a 130542i bk14: 0a 130542i bk15: 0a 130543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.741883
Bank_Level_Parallism_Col = 1.741463
Bank_Level_Parallism_Ready = 1.342857
write_to_read_ratio_blp_rw_average = 0.402439
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003202 
total_CMD = 130542 
util_bw = 418 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 129911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 243 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 243 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 130542 
n_nop = 130331 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.001601 
Either_Row_CoL_Bus_Util = 0.001616 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00760675
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130542 n_nop=130332 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=0 n_rd_L2_A=104 n_write=104 n_wr_bk=0 bw_util=0.003187
n_activity=742 dram_eff=0.5606
bk0: 52a 130093i bk1: 52a 129978i bk2: 0a 130540i bk3: 0a 130542i bk4: 0a 130542i bk5: 0a 130542i bk6: 0a 130542i bk7: 0a 130542i bk8: 0a 130542i bk9: 0a 130542i bk10: 0a 130542i bk11: 0a 130542i bk12: 0a 130542i bk13: 0a 130542i bk14: 0a 130542i bk15: 0a 130543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.744300
Bank_Level_Parallism_Col = 1.743883
Bank_Level_Parallism_Ready = 1.346154
write_to_read_ratio_blp_rw_average = 0.402121
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003187 
total_CMD = 130542 
util_bw = 416 
Wasted_Col = 211 
Wasted_Row = 0 
Idle = 129915 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 242 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 130542 
n_nop = 130332 
Read = 0 
Write = 104 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 208 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 208 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.001593 
Either_Row_CoL_Bus_Util = 0.001609 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00762207
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130542 n_nop=130330 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=0 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.003217
n_activity=766 dram_eff=0.5483
bk0: 52a 130066i bk1: 52a 129980i bk2: 0a 130540i bk3: 0a 130542i bk4: 0a 130542i bk5: 0a 130542i bk6: 0a 130542i bk7: 0a 130542i bk8: 0a 130542i bk9: 0a 130542i bk10: 0a 130542i bk11: 0a 130542i bk12: 0a 130542i bk13: 0a 130542i bk14: 0a 130542i bk15: 0a 130543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.941176
Bank_Level_Parallism = 1.788274
Bank_Level_Parallism_Col = 1.787928
Bank_Level_Parallism_Ready = 1.360190
write_to_read_ratio_blp_rw_average = 0.411093
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003217 
total_CMD = 130542 
util_bw = 420 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 129912 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 240 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 240 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 130542 
n_nop = 130330 
Read = 0 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 210 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.001609 
Either_Row_CoL_Bus_Util = 0.001624 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0091235
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130542 n_nop=130334 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=0 n_rd_L2_A=104 n_write=102 n_wr_bk=0 bw_util=0.003156
n_activity=718 dram_eff=0.5738
bk0: 52a 130057i bk1: 52a 129980i bk2: 0a 130540i bk3: 0a 130542i bk4: 0a 130542i bk5: 0a 130542i bk6: 0a 130542i bk7: 0a 130542i bk8: 0a 130542i bk9: 0a 130542i bk10: 0a 130542i bk11: 0a 130542i bk12: 0a 130542i bk13: 0a 130542i bk14: 0a 130542i bk15: 0a 130543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.781906
Bank_Level_Parallism_Col = 1.781553
Bank_Level_Parallism_Ready = 1.367150
write_to_read_ratio_blp_rw_average = 0.417476
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003156 
total_CMD = 130542 
util_bw = 412 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 129912 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 239 
RTWc_limit = 149 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 239 
RTWc_limit_alone = 149 

Commands details: 
total_CMD = 130542 
n_nop = 130334 
Read = 0 
Write = 102 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 206 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.001578 
Either_Row_CoL_Bus_Util = 0.001593 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00915414
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130542 n_nop=130327 n_act=2 n_pre=0 n_ref_event=0 n_req=63 n_rd=0 n_rd_L2_A=104 n_write=109 n_wr_bk=0 bw_util=0.003263
n_activity=775 dram_eff=0.5497
bk0: 52a 130093i bk1: 52a 129989i bk2: 0a 130540i bk3: 0a 130542i bk4: 0a 130542i bk5: 0a 130542i bk6: 0a 130542i bk7: 0a 130542i bk8: 0a 130542i bk9: 0a 130542i bk10: 0a 130542i bk11: 0a 130542i bk12: 0a 130542i bk13: 0a 130542i bk14: 0a 130542i bk15: 0a 130543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.945946
Bank_Level_Parallism = 1.751645
Bank_Level_Parallism_Col = 1.751236
Bank_Level_Parallism_Ready = 1.336449
write_to_read_ratio_blp_rw_average = 0.394563
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003263 
total_CMD = 130542 
util_bw = 426 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 129914 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 242 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 242 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 130542 
n_nop = 130327 
Read = 0 
Write = 109 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 213 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.001632 
Either_Row_CoL_Bus_Util = 0.001647 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00740758

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160, Miss = 14, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 150, Miss = 14, Miss_rate = 0.093, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 14, Miss_rate = 0.087, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 14, Miss_rate = 0.087, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 14, Miss_rate = 0.087, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 14, Miss_rate = 0.087, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[6]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 2350
L2_total_cache_misses = 214
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 90
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 953
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 69
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 35
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1216
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 110
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6886
icnt_total_pkts_simt_to_mem=5678
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.8443
	minimum = 6
	maximum = 290
Network latency average = 45.5836
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 56.0837
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00112021
	minimum = 0 (at node 36)
	maximum = 0.00342021 (at node 5)
Accepted packet rate average = 0.00112021
	minimum = 0 (at node 36)
	maximum = 0.00342021 (at node 5)
Injected flit rate average = 0.00299453
	minimum = 0 (at node 36)
	maximum = 0.0121316 (at node 0)
Accepted flit rate average= 0.00299453
	minimum = 0 (at node 36)
	maximum = 0.0128586 (at node 5)
Injected packet length average = 2.67319
Accepted packet length average = 2.67319
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 46.7301 (11 samples)
	minimum = 6 (11 samples)
	maximum = 265.455 (11 samples)
Network latency average = 38.2904 (11 samples)
	minimum = 6 (11 samples)
	maximum = 178.636 (11 samples)
Flit latency average = 44.6972 (11 samples)
	minimum = 6 (11 samples)
	maximum = 174.636 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.00257888 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0252422 (11 samples)
Accepted packet rate average = 0.00257888 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0252422 (11 samples)
Injected flit rate average = 0.00755135 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.121748 (11 samples)
Accepted flit rate average = 0.00755135 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0574888 (11 samples)
Injected packet size average = 2.92815 (11 samples)
Accepted packet size average = 2.92815 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 1264934 (inst/sec)
gpgpu_simulation_rate = 1785 (cycle/sec)
gpgpu_silicon_slowdown = 900280x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
