/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*Assembly Matcher Source Fragment                                            *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_ASSEMBLER_HEADER
#undef GET_ASSEMBLER_HEADER
  // This should be included into the middle of the declaration of
  // your subclasses implementation of MCTargetAsmParser.
  unsigned ComputeAvailableFeatures(uint64_t FeatureBits) const;
  void convertToMCInst(unsigned Kind, MCInst &Inst, unsigned Opcode,
                       const SmallVectorImpl<MCParsedAsmOperand*> &Operands);
  void convertToMapAndConstraints(unsigned Kind,
                           const SmallVectorImpl<MCParsedAsmOperand*> &Operands);
  bool mnemonicIsValid(StringRef Mnemonic, unsigned VariantID);
  unsigned MatchInstructionImpl(
                           const SmallVectorImpl<MCParsedAsmOperand*> &Operands,
                                MCInst &Inst,
                                unsigned &ErrorInfo, bool matchingInlineAsm,
                                unsigned VariantID = 0);

  enum OperandMatchResultTy {
    MatchOperand_Success,    // operand matched successfully
    MatchOperand_NoMatch,    // operand did not match
    MatchOperand_ParseFail   // operand matched but had errors
  };
  OperandMatchResultTy MatchOperandParserImpl(
    SmallVectorImpl<MCParsedAsmOperand*> &Operands,
    StringRef Mnemonic);
  OperandMatchResultTy tryCustomParseOperand(
    SmallVectorImpl<MCParsedAsmOperand*> &Operands,
    unsigned MCK);

#endif // GET_ASSEMBLER_HEADER_INFO


#ifdef GET_OPERAND_DIAGNOSTIC_TYPES
#undef GET_OPERAND_DIAGNOSTIC_TYPES

  Match_InvalidImm1_16,
  Match_InvalidImm1_32,
  Match_InvalidImm1_64,
  Match_InvalidImm1_8,
  Match_InvalidMemoryIndexed128,
  Match_InvalidMemoryIndexed128SImm7,
  Match_InvalidMemoryIndexed16,
  Match_InvalidMemoryIndexed32,
  Match_InvalidMemoryIndexed32SImm7,
  Match_InvalidMemoryIndexed64,
  Match_InvalidMemoryIndexed64SImm7,
  Match_InvalidMemoryIndexed8,
  Match_InvalidMemoryIndexedSImm9,
  END_OPERAND_DIAGNOSTIC_TYPES
#endif // GET_OPERAND_DIAGNOSTIC_TYPES


#ifdef GET_REGISTER_MATCHER
#undef GET_REGISTER_MATCHER

// Flags for subtarget features that participate in instruction matching.
enum SubtargetFeatureFlag {
  Feature_None = 0
};

static unsigned MatchRegisterName(StringRef Name) {
  switch (Name.size()) {
  default: break;
  case 2:	 // 73 strings to match.
    switch (Name[0]) {
    default: break;
    case 'b':	 // 10 strings to match.
      switch (Name[1]) {
      default: break;
      case '0':	 // 1 string to match.
        return 8;	 // "b0"
      case '1':	 // 1 string to match.
        return 9;	 // "b1"
      case '2':	 // 1 string to match.
        return 10;	 // "b2"
      case '3':	 // 1 string to match.
        return 11;	 // "b3"
      case '4':	 // 1 string to match.
        return 12;	 // "b4"
      case '5':	 // 1 string to match.
        return 13;	 // "b5"
      case '6':	 // 1 string to match.
        return 14;	 // "b6"
      case '7':	 // 1 string to match.
        return 15;	 // "b7"
      case '8':	 // 1 string to match.
        return 16;	 // "b8"
      case '9':	 // 1 string to match.
        return 17;	 // "b9"
      }
      break;
    case 'd':	 // 10 strings to match.
      switch (Name[1]) {
      default: break;
      case '0':	 // 1 string to match.
        return 40;	 // "d0"
      case '1':	 // 1 string to match.
        return 41;	 // "d1"
      case '2':	 // 1 string to match.
        return 42;	 // "d2"
      case '3':	 // 1 string to match.
        return 43;	 // "d3"
      case '4':	 // 1 string to match.
        return 44;	 // "d4"
      case '5':	 // 1 string to match.
        return 45;	 // "d5"
      case '6':	 // 1 string to match.
        return 46;	 // "d6"
      case '7':	 // 1 string to match.
        return 47;	 // "d7"
      case '8':	 // 1 string to match.
        return 48;	 // "d8"
      case '9':	 // 1 string to match.
        return 49;	 // "d9"
      }
      break;
    case 'f':	 // 1 string to match.
      if (Name[1] != 'p')
        break;
      return 2;	 // "fp"
    case 'h':	 // 10 strings to match.
      switch (Name[1]) {
      default: break;
      case '0':	 // 1 string to match.
        return 72;	 // "h0"
      case '1':	 // 1 string to match.
        return 73;	 // "h1"
      case '2':	 // 1 string to match.
        return 74;	 // "h2"
      case '3':	 // 1 string to match.
        return 75;	 // "h3"
      case '4':	 // 1 string to match.
        return 76;	 // "h4"
      case '5':	 // 1 string to match.
        return 77;	 // "h5"
      case '6':	 // 1 string to match.
        return 78;	 // "h6"
      case '7':	 // 1 string to match.
        return 79;	 // "h7"
      case '8':	 // 1 string to match.
        return 80;	 // "h8"
      case '9':	 // 1 string to match.
        return 81;	 // "h9"
      }
      break;
    case 'l':	 // 1 string to match.
      if (Name[1] != 'r')
        break;
      return 3;	 // "lr"
    case 'q':	 // 10 strings to match.
      switch (Name[1]) {
      default: break;
      case '0':	 // 1 string to match.
        return 104;	 // "q0"
      case '1':	 // 1 string to match.
        return 105;	 // "q1"
      case '2':	 // 1 string to match.
        return 106;	 // "q2"
      case '3':	 // 1 string to match.
        return 107;	 // "q3"
      case '4':	 // 1 string to match.
        return 108;	 // "q4"
      case '5':	 // 1 string to match.
        return 109;	 // "q5"
      case '6':	 // 1 string to match.
        return 110;	 // "q6"
      case '7':	 // 1 string to match.
        return 111;	 // "q7"
      case '8':	 // 1 string to match.
        return 112;	 // "q8"
      case '9':	 // 1 string to match.
        return 113;	 // "q9"
      }
      break;
    case 's':	 // 11 strings to match.
      switch (Name[1]) {
      default: break;
      case '0':	 // 1 string to match.
        return 136;	 // "s0"
      case '1':	 // 1 string to match.
        return 137;	 // "s1"
      case '2':	 // 1 string to match.
        return 138;	 // "s2"
      case '3':	 // 1 string to match.
        return 139;	 // "s3"
      case '4':	 // 1 string to match.
        return 140;	 // "s4"
      case '5':	 // 1 string to match.
        return 141;	 // "s5"
      case '6':	 // 1 string to match.
        return 142;	 // "s6"
      case '7':	 // 1 string to match.
        return 143;	 // "s7"
      case '8':	 // 1 string to match.
        return 144;	 // "s8"
      case '9':	 // 1 string to match.
        return 145;	 // "s9"
      case 'p':	 // 1 string to match.
        return 4;	 // "sp"
      }
      break;
    case 'w':	 // 10 strings to match.
      switch (Name[1]) {
      default: break;
      case '0':	 // 1 string to match.
        return 168;	 // "w0"
      case '1':	 // 1 string to match.
        return 169;	 // "w1"
      case '2':	 // 1 string to match.
        return 170;	 // "w2"
      case '3':	 // 1 string to match.
        return 171;	 // "w3"
      case '4':	 // 1 string to match.
        return 172;	 // "w4"
      case '5':	 // 1 string to match.
        return 173;	 // "w5"
      case '6':	 // 1 string to match.
        return 174;	 // "w6"
      case '7':	 // 1 string to match.
        return 175;	 // "w7"
      case '8':	 // 1 string to match.
        return 176;	 // "w8"
      case '9':	 // 1 string to match.
        return 177;	 // "w9"
      }
      break;
    case 'x':	 // 10 strings to match.
      switch (Name[1]) {
      default: break;
      case '0':	 // 1 string to match.
        return 199;	 // "x0"
      case '1':	 // 1 string to match.
        return 200;	 // "x1"
      case '2':	 // 1 string to match.
        return 201;	 // "x2"
      case '3':	 // 1 string to match.
        return 202;	 // "x3"
      case '4':	 // 1 string to match.
        return 203;	 // "x4"
      case '5':	 // 1 string to match.
        return 204;	 // "x5"
      case '6':	 // 1 string to match.
        return 205;	 // "x6"
      case '7':	 // 1 string to match.
        return 206;	 // "x7"
      case '8':	 // 1 string to match.
        return 207;	 // "x8"
      case '9':	 // 1 string to match.
        return 208;	 // "x9"
      }
      break;
    }
    break;
  case 3:	 // 153 strings to match.
    switch (Name[0]) {
    default: break;
    case 'b':	 // 22 strings to match.
      switch (Name[1]) {
      default: break;
      case '1':	 // 10 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 18;	 // "b10"
        case '1':	 // 1 string to match.
          return 19;	 // "b11"
        case '2':	 // 1 string to match.
          return 20;	 // "b12"
        case '3':	 // 1 string to match.
          return 21;	 // "b13"
        case '4':	 // 1 string to match.
          return 22;	 // "b14"
        case '5':	 // 1 string to match.
          return 23;	 // "b15"
        case '6':	 // 1 string to match.
          return 24;	 // "b16"
        case '7':	 // 1 string to match.
          return 25;	 // "b17"
        case '8':	 // 1 string to match.
          return 26;	 // "b18"
        case '9':	 // 1 string to match.
          return 27;	 // "b19"
        }
        break;
      case '2':	 // 10 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 28;	 // "b20"
        case '1':	 // 1 string to match.
          return 29;	 // "b21"
        case '2':	 // 1 string to match.
          return 30;	 // "b22"
        case '3':	 // 1 string to match.
          return 31;	 // "b23"
        case '4':	 // 1 string to match.
          return 32;	 // "b24"
        case '5':	 // 1 string to match.
          return 33;	 // "b25"
        case '6':	 // 1 string to match.
          return 34;	 // "b26"
        case '7':	 // 1 string to match.
          return 35;	 // "b27"
        case '8':	 // 1 string to match.
          return 36;	 // "b28"
        case '9':	 // 1 string to match.
          return 37;	 // "b29"
        }
        break;
      case '3':	 // 2 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 38;	 // "b30"
        case '1':	 // 1 string to match.
          return 39;	 // "b31"
        }
        break;
      }
      break;
    case 'd':	 // 22 strings to match.
      switch (Name[1]) {
      default: break;
      case '1':	 // 10 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 50;	 // "d10"
        case '1':	 // 1 string to match.
          return 51;	 // "d11"
        case '2':	 // 1 string to match.
          return 52;	 // "d12"
        case '3':	 // 1 string to match.
          return 53;	 // "d13"
        case '4':	 // 1 string to match.
          return 54;	 // "d14"
        case '5':	 // 1 string to match.
          return 55;	 // "d15"
        case '6':	 // 1 string to match.
          return 56;	 // "d16"
        case '7':	 // 1 string to match.
          return 57;	 // "d17"
        case '8':	 // 1 string to match.
          return 58;	 // "d18"
        case '9':	 // 1 string to match.
          return 59;	 // "d19"
        }
        break;
      case '2':	 // 10 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 60;	 // "d20"
        case '1':	 // 1 string to match.
          return 61;	 // "d21"
        case '2':	 // 1 string to match.
          return 62;	 // "d22"
        case '3':	 // 1 string to match.
          return 63;	 // "d23"
        case '4':	 // 1 string to match.
          return 64;	 // "d24"
        case '5':	 // 1 string to match.
          return 65;	 // "d25"
        case '6':	 // 1 string to match.
          return 66;	 // "d26"
        case '7':	 // 1 string to match.
          return 67;	 // "d27"
        case '8':	 // 1 string to match.
          return 68;	 // "d28"
        case '9':	 // 1 string to match.
          return 69;	 // "d29"
        }
        break;
      case '3':	 // 2 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 70;	 // "d30"
        case '1':	 // 1 string to match.
          return 71;	 // "d31"
        }
        break;
      }
      break;
    case 'h':	 // 22 strings to match.
      switch (Name[1]) {
      default: break;
      case '1':	 // 10 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 82;	 // "h10"
        case '1':	 // 1 string to match.
          return 83;	 // "h11"
        case '2':	 // 1 string to match.
          return 84;	 // "h12"
        case '3':	 // 1 string to match.
          return 85;	 // "h13"
        case '4':	 // 1 string to match.
          return 86;	 // "h14"
        case '5':	 // 1 string to match.
          return 87;	 // "h15"
        case '6':	 // 1 string to match.
          return 88;	 // "h16"
        case '7':	 // 1 string to match.
          return 89;	 // "h17"
        case '8':	 // 1 string to match.
          return 90;	 // "h18"
        case '9':	 // 1 string to match.
          return 91;	 // "h19"
        }
        break;
      case '2':	 // 10 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 92;	 // "h20"
        case '1':	 // 1 string to match.
          return 93;	 // "h21"
        case '2':	 // 1 string to match.
          return 94;	 // "h22"
        case '3':	 // 1 string to match.
          return 95;	 // "h23"
        case '4':	 // 1 string to match.
          return 96;	 // "h24"
        case '5':	 // 1 string to match.
          return 97;	 // "h25"
        case '6':	 // 1 string to match.
          return 98;	 // "h26"
        case '7':	 // 1 string to match.
          return 99;	 // "h27"
        case '8':	 // 1 string to match.
          return 100;	 // "h28"
        case '9':	 // 1 string to match.
          return 101;	 // "h29"
        }
        break;
      case '3':	 // 2 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 102;	 // "h30"
        case '1':	 // 1 string to match.
          return 103;	 // "h31"
        }
        break;
      }
      break;
    case 'q':	 // 22 strings to match.
      switch (Name[1]) {
      default: break;
      case '1':	 // 10 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 114;	 // "q10"
        case '1':	 // 1 string to match.
          return 115;	 // "q11"
        case '2':	 // 1 string to match.
          return 116;	 // "q12"
        case '3':	 // 1 string to match.
          return 117;	 // "q13"
        case '4':	 // 1 string to match.
          return 118;	 // "q14"
        case '5':	 // 1 string to match.
          return 119;	 // "q15"
        case '6':	 // 1 string to match.
          return 120;	 // "q16"
        case '7':	 // 1 string to match.
          return 121;	 // "q17"
        case '8':	 // 1 string to match.
          return 122;	 // "q18"
        case '9':	 // 1 string to match.
          return 123;	 // "q19"
        }
        break;
      case '2':	 // 10 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 124;	 // "q20"
        case '1':	 // 1 string to match.
          return 125;	 // "q21"
        case '2':	 // 1 string to match.
          return 126;	 // "q22"
        case '3':	 // 1 string to match.
          return 127;	 // "q23"
        case '4':	 // 1 string to match.
          return 128;	 // "q24"
        case '5':	 // 1 string to match.
          return 129;	 // "q25"
        case '6':	 // 1 string to match.
          return 130;	 // "q26"
        case '7':	 // 1 string to match.
          return 131;	 // "q27"
        case '8':	 // 1 string to match.
          return 132;	 // "q28"
        case '9':	 // 1 string to match.
          return 133;	 // "q29"
        }
        break;
      case '3':	 // 2 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 134;	 // "q30"
        case '1':	 // 1 string to match.
          return 135;	 // "q31"
        }
        break;
      }
      break;
    case 's':	 // 22 strings to match.
      switch (Name[1]) {
      default: break;
      case '1':	 // 10 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 146;	 // "s10"
        case '1':	 // 1 string to match.
          return 147;	 // "s11"
        case '2':	 // 1 string to match.
          return 148;	 // "s12"
        case '3':	 // 1 string to match.
          return 149;	 // "s13"
        case '4':	 // 1 string to match.
          return 150;	 // "s14"
        case '5':	 // 1 string to match.
          return 151;	 // "s15"
        case '6':	 // 1 string to match.
          return 152;	 // "s16"
        case '7':	 // 1 string to match.
          return 153;	 // "s17"
        case '8':	 // 1 string to match.
          return 154;	 // "s18"
        case '9':	 // 1 string to match.
          return 155;	 // "s19"
        }
        break;
      case '2':	 // 10 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 156;	 // "s20"
        case '1':	 // 1 string to match.
          return 157;	 // "s21"
        case '2':	 // 1 string to match.
          return 158;	 // "s22"
        case '3':	 // 1 string to match.
          return 159;	 // "s23"
        case '4':	 // 1 string to match.
          return 160;	 // "s24"
        case '5':	 // 1 string to match.
          return 161;	 // "s25"
        case '6':	 // 1 string to match.
          return 162;	 // "s26"
        case '7':	 // 1 string to match.
          return 163;	 // "s27"
        case '8':	 // 1 string to match.
          return 164;	 // "s28"
        case '9':	 // 1 string to match.
          return 165;	 // "s29"
        }
        break;
      case '3':	 // 2 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 166;	 // "s30"
        case '1':	 // 1 string to match.
          return 167;	 // "s31"
        }
        break;
      }
      break;
    case 'w':	 // 23 strings to match.
      switch (Name[1]) {
      default: break;
      case '1':	 // 10 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 178;	 // "w10"
        case '1':	 // 1 string to match.
          return 179;	 // "w11"
        case '2':	 // 1 string to match.
          return 180;	 // "w12"
        case '3':	 // 1 string to match.
          return 181;	 // "w13"
        case '4':	 // 1 string to match.
          return 182;	 // "w14"
        case '5':	 // 1 string to match.
          return 183;	 // "w15"
        case '6':	 // 1 string to match.
          return 184;	 // "w16"
        case '7':	 // 1 string to match.
          return 185;	 // "w17"
        case '8':	 // 1 string to match.
          return 186;	 // "w18"
        case '9':	 // 1 string to match.
          return 187;	 // "w19"
        }
        break;
      case '2':	 // 10 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 188;	 // "w20"
        case '1':	 // 1 string to match.
          return 189;	 // "w21"
        case '2':	 // 1 string to match.
          return 190;	 // "w22"
        case '3':	 // 1 string to match.
          return 191;	 // "w23"
        case '4':	 // 1 string to match.
          return 192;	 // "w24"
        case '5':	 // 1 string to match.
          return 193;	 // "w25"
        case '6':	 // 1 string to match.
          return 194;	 // "w26"
        case '7':	 // 1 string to match.
          return 195;	 // "w27"
        case '8':	 // 1 string to match.
          return 196;	 // "w28"
        case '9':	 // 1 string to match.
          return 197;	 // "w29"
        }
        break;
      case '3':	 // 1 string to match.
        if (Name[2] != '0')
          break;
        return 198;	 // "w30"
      case 's':	 // 1 string to match.
        if (Name[2] != 'p')
          break;
        return 5;	 // "wsp"
      case 'z':	 // 1 string to match.
        if (Name[2] != 'r')
          break;
        return 6;	 // "wzr"
      }
      break;
    case 'x':	 // 20 strings to match.
      switch (Name[1]) {
      default: break;
      case '1':	 // 10 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 209;	 // "x10"
        case '1':	 // 1 string to match.
          return 210;	 // "x11"
        case '2':	 // 1 string to match.
          return 211;	 // "x12"
        case '3':	 // 1 string to match.
          return 212;	 // "x13"
        case '4':	 // 1 string to match.
          return 213;	 // "x14"
        case '5':	 // 1 string to match.
          return 214;	 // "x15"
        case '6':	 // 1 string to match.
          return 215;	 // "x16"
        case '7':	 // 1 string to match.
          return 216;	 // "x17"
        case '8':	 // 1 string to match.
          return 217;	 // "x18"
        case '9':	 // 1 string to match.
          return 218;	 // "x19"
        }
        break;
      case '2':	 // 9 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 219;	 // "x20"
        case '1':	 // 1 string to match.
          return 220;	 // "x21"
        case '2':	 // 1 string to match.
          return 221;	 // "x22"
        case '3':	 // 1 string to match.
          return 222;	 // "x23"
        case '4':	 // 1 string to match.
          return 223;	 // "x24"
        case '5':	 // 1 string to match.
          return 224;	 // "x25"
        case '6':	 // 1 string to match.
          return 225;	 // "x26"
        case '7':	 // 1 string to match.
          return 226;	 // "x27"
        case '8':	 // 1 string to match.
          return 227;	 // "x28"
        }
        break;
      case 'z':	 // 1 string to match.
        if (Name[2] != 'r')
          break;
        return 7;	 // "xzr"
      }
      break;
    }
    break;
  case 4:	 // 1 string to match.
    if (memcmp(Name.data()+0, "cpsr", 4))
      break;
    return 1;	 // "cpsr"
  }
  return 0;
}

#endif // GET_REGISTER_MATCHER


#ifdef GET_SUBTARGET_FEATURE_NAME
#undef GET_SUBTARGET_FEATURE_NAME

// User-level names for subtarget features that participate in
// instruction matching.
static const char *getSubtargetFeatureName(unsigned Val) {
  return "(unknown)";
}

#endif // GET_SUBTARGET_FEATURE_NAME


#ifdef GET_MATCHER_IMPLEMENTATION
#undef GET_MATCHER_IMPLEMENTATION

namespace {
enum OperatorConversionKind {
  CVT_Done,
  CVT_Reg,
  CVT_Tied,
  CVT_95_Reg,
  CVT_95_addVectorRegOperands,
  CVT_imm_0,
  CVT_imm_16,
  CVT_imm_24,
  CVT_95_addArithmeticShifterOperands,
  CVT_95_addExtendOperands,
  CVT_95_addImmOperands,
  CVT_95_addAddSubShifterOperands,
  CVT_95_addExtend64Operands,
  CVT_95_addExtendLSL64Operands,
  CVT_95_addAdrLabelOperands,
  CVT_95_addAdrpLabelOperands,
  CVT_95_addLogicalImm32Operands,
  CVT_95_addLogicalImm64Operands,
  CVT_95_addShifterOperands,
  CVT_95_addImm0_95_31Operands,
  CVT_imm_31,
  CVT_95_addImm0_95_63Operands,
  CVT_imm_63,
  CVT_95_addBranchTarget26Operands,
  CVT_95_addBranchTarget19Operands,
  CVT_95_addImm0_95_255Operands,
  CVT_95_addLogicalVecShifterOperands,
  CVT_95_addLogicalVecHalfWordShifterOperands,
  CVT_95_addImm0_95_65535Operands,
  CVT_95_addImm0_95_15Operands,
  CVT_imm_15,
  CVT_regWZR,
  CVT_regXZR,
  CVT_95_addBarrierOperands,
  CVT_95_addVectorIndexBOperands,
  CVT_95_addVectorIndexHOperands,
  CVT_95_addVectorIndexSOperands,
  CVT_95_addVectorIndexDOperands,
  CVT_95_addImm1_95_32Operands,
  CVT_95_addImm1_95_64Operands,
  CVT_95_addFPImmOperands,
  CVT_95_addImm0_95_127Operands,
  CVT_95_addVectorList128Operands_LT_4_GT_,
  CVT_95_addMemorySIMDNoIndexOperands,
  CVT_95_addVectorList64Operands_LT_4_GT_,
  CVT_95_addVectorList128Operands_LT_1_GT_,
  CVT_95_addVectorList64Operands_LT_1_GT_,
  CVT_95_addVectorList128Operands_LT_3_GT_,
  CVT_95_addVectorList64Operands_LT_3_GT_,
  CVT_95_addVectorList128Operands_LT_2_GT_,
  CVT_95_addVectorList64Operands_LT_2_GT_,
  CVT_95_addMemoryNoIndexOperands,
  CVT_95_addMemoryIndexed32SImm7Operands,
  CVT_95_addMemoryIndexed64SImm7Operands,
  CVT_95_addMemoryIndexed128SImm7Operands,
  CVT_95_addSImm7s4Operands,
  CVT_95_addSImm7s8Operands,
  CVT_95_addSImm7s16Operands,
  CVT_95_addMemoryRegisterOffset32Operands,
  CVT_95_addMemoryIndexed32Operands,
  CVT_95_addMemoryUnscaledOperands,
  CVT_95_addMemoryRegisterOffset64Operands,
  CVT_95_addMemoryIndexed64Operands,
  CVT_95_addMemoryRegisterOffset8Operands,
  CVT_95_addMemoryIndexed8Operands,
  CVT_95_addMemoryRegisterOffset16Operands,
  CVT_95_addMemoryIndexed16Operands,
  CVT_95_addMemoryRegisterOffset128Operands,
  CVT_95_addMemoryIndexed128Operands,
  CVT_95_addSImm9Operands,
  CVT_95_addSIMDImmType10Operands,
  CVT_95_addMoveVecShifterOperands,
  CVT_95_addMovImm32ShifterOperands,
  CVT_95_addMovImm64ShifterOperands,
  CVT_imm_32,
  CVT_95_addSystemRegisterOperands,
  CVT_95_addSystemCPSRFieldOperands,
  CVT_95_addPrefetchOperands,
  CVT_regLR,
  CVT_95_addImm1_95_16Operands,
  CVT_95_addImm1_95_8Operands,
  CVT_imm_4,
  CVT_imm_5,
  CVT_95_addImm0_95_7Operands,
  CVT_imm_7,
  CVT_95_addSysCROperands,
  CVT_95_addBranchTarget14Operands,
  CVT_imm_2,
  CVT_imm_3,
  CVT_imm_1,
  CVT_NUM_CONVERTERS
};

enum InstructionConversionKind {
  Convert__Reg1_0__Reg1_1,
  Convert__VectorReg1_1__VectorReg1_2,
  Convert__VectorReg1_0__VectorReg1_2,
  Convert__Reg1_0__Reg1_1__Reg1_2,
  Convert__Reg1_0__Reg1_1__Reg1_2__imm_0,
  Convert__Reg1_0__Reg1_1__Reg1_2__imm_16,
  Convert__Reg1_0__Reg1_1__Reg1_2__imm_24,
  Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3,
  Convert__Reg1_0__Reg1_1__Reg1_2__ArithmeticShifter1_3,
  Convert__Reg1_0__Reg1_1__Reg1_2__Extend1_3,
  Convert__Reg1_0__Reg1_1__Imm1_2__AddSubShifter1_3,
  Convert__Reg1_0__Reg1_1__Reg1_2__Extend641_3,
  Convert__Reg1_0__Reg1_1__Reg1_2__ExtendLSL641_3,
  Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4,
  Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3,
  Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4,
  Convert__Reg1_1__VectorReg1_2,
  Convert__Reg1_0__VectorReg1_1,
  Convert__Reg1_0__AdrLabel1_1,
  Convert__Reg1_0__AdrpLabel1_1,
  Convert__VectorReg1_1__Tie0__VectorReg1_2,
  Convert__VectorReg1_0__Tie0__VectorReg1_2,
  Convert__Reg1_0__Reg1_1__LogicalImm321_2,
  Convert__Reg1_0__Reg1_1__LogicalImm641_2,
  Convert__Reg1_0__Reg1_1__Reg1_2__Shifter1_3,
  Convert__Reg1_0__Reg1_1__Imm0_311_2__imm_31,
  Convert__Reg1_0__Reg1_1__Imm0_631_2__imm_63,
  Convert__BranchTarget261_0,
  Convert__Imm1_0__BranchTarget191_1,
  Convert__Reg1_0__Tie0__Reg1_1__Imm0_311_2__Imm0_311_3,
  Convert__Reg1_0__Tie0__Reg1_1__Imm0_631_2__Imm0_631_3,
  Convert__VectorReg1_1__Tie0__Imm0_2551_2__LogicalVecShifter1_3,
  Convert__VectorReg1_1__Tie0__Imm0_2551_2__LogicalVecHalfWordShifter1_3,
  Convert__VectorReg1_0__Tie0__Imm0_2551_2__LogicalVecShifter1_3,
  Convert__VectorReg1_0__Tie0__Imm0_2551_2__LogicalVecHalfWordShifter1_3,
  Convert__Reg1_0,
  Convert__Imm0_655351_0,
  Convert__Reg1_0__BranchTarget191_1,
  Convert__Reg1_0__Reg1_1__Imm0_151_2__Imm1_3,
  Convert__Reg1_0__Imm0_311_1__Imm0_151_2__Imm1_3,
  Convert__Reg1_0__Reg1_1__Reg1_1__Imm1_2,
  Convert__imm_15,
  Convert__Imm0_151_0,
  Convert__Reg1_0__Reg1_2__Reg1_1,
  Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2,
  Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3,
  Convert__Reg1_0__regWZR__regWZR__Imm1_1,
  Convert__Reg1_0__regXZR__regXZR__Imm1_1,
  Convert__imm_0,
  Convert__Barrier1_0,
  Convert_NoOperands,
  Convert__VectorReg1_1__Reg1_2,
  Convert__Reg1_0__VectorReg1_1__VectorIndexB1_2,
  Convert__Reg1_0__VectorReg1_1__VectorIndexH1_2,
  Convert__Reg1_0__VectorReg1_1__VectorIndexS1_2,
  Convert__Reg1_0__VectorReg1_1__VectorIndexD1_2,
  Convert__VectorReg1_0__Reg1_2,
  Convert__VectorReg1_1__VectorReg1_2__VectorIndexB1_3,
  Convert__VectorReg1_1__VectorReg1_2__VectorIndexD1_3,
  Convert__VectorReg1_1__VectorReg1_2__VectorIndexS1_3,
  Convert__VectorReg1_1__VectorReg1_2__VectorIndexH1_3,
  Convert__Reg1_0__VectorReg1_1__VectorIndexB1_3,
  Convert__Reg1_0__VectorReg1_1__VectorIndexH1_3,
  Convert__Reg1_0__VectorReg1_1__VectorIndexS1_3,
  Convert__Reg1_0__VectorReg1_1__VectorIndexD1_3,
  Convert__VectorReg1_0__VectorReg1_2__VectorIndexB1_4,
  Convert__VectorReg1_0__VectorReg1_2__VectorIndexD1_4,
  Convert__VectorReg1_0__VectorReg1_2__VectorIndexS1_4,
  Convert__VectorReg1_0__VectorReg1_2__VectorIndexH1_4,
  Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__Imm1_4,
  Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__Imm1_6,
  Convert__Reg1_0__Reg1_1__Reg1_2__Imm0_311_3,
  Convert__Reg1_0__Reg1_1__Reg1_2__Imm0_631_3,
  Convert__Reg1_0__Reg1_1__Imm1_321_2,
  Convert__Reg1_0__Reg1_1__Imm1_641_2,
  Convert__VectorReg1_1__VectorReg1_2__Imm1_641_3,
  Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3,
  Convert__VectorReg1_0__VectorReg1_2__Imm1_641_4,
  Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4,
  Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3,
  Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexD1_4,
  Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4,
  Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3__VectorIndexD1_4,
  Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3__VectorIndexS1_4,
  Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2__VectorIndexS1_4,
  Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2__VectorIndexD1_4,
  Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexD1_6,
  Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6,
  Convert__Reg1_0__FPImm1_1,
  Convert__VectorReg1_1__FPImm1_2,
  Convert__VectorReg1_0__FPImm1_2,
  Convert__VectorReg1_1__Reg1_5,
  Convert__VectorReg1_0__Reg1_5,
  Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexD1_4,
  Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexS1_4,
  Convert__Reg1_1__Reg1_2__VectorReg1_3__VectorIndexD1_4,
  Convert__Reg1_1__Reg1_2__VectorReg1_3__VectorIndexS1_4,
  Convert__Reg1_0__Reg1_1__VectorReg1_2__VectorIndexS1_4,
  Convert__Reg1_0__Reg1_1__VectorReg1_2__VectorIndexD1_4,
  Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexD1_6,
  Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6,
  Convert__Imm0_1271_0,
  Convert__VectorReg1_1__Tie0__VectorIndexB1_2__Reg1_3,
  Convert__VectorReg1_1__Tie0__VectorIndexD1_2__Reg1_3,
  Convert__VectorReg1_1__Tie0__VectorIndexH1_2__Reg1_3,
  Convert__VectorReg1_1__Tie0__VectorIndexS1_2__Reg1_3,
  Convert__VectorReg1_0__Tie0__VectorIndexB1_2__Reg1_3,
  Convert__VectorReg1_0__Tie0__VectorIndexD1_2__Reg1_3,
  Convert__VectorReg1_0__Tie0__VectorIndexH1_2__Reg1_3,
  Convert__VectorReg1_0__Tie0__VectorIndexS1_2__Reg1_3,
  Convert__VectorReg1_1__Tie0__VectorIndexB1_2__VectorReg1_3__VectorIndexB1_4,
  Convert__VectorReg1_1__Tie0__VectorIndexD1_2__VectorReg1_3__VectorIndexD1_4,
  Convert__VectorReg1_1__Tie0__VectorIndexH1_2__VectorReg1_3__VectorIndexH1_4,
  Convert__VectorReg1_1__Tie0__VectorIndexS1_2__VectorReg1_3__VectorIndexS1_4,
  Convert__VectorReg1_0__Tie0__VectorIndexB1_2__VectorReg1_3__VectorIndexB1_5,
  Convert__VectorReg1_0__Tie0__VectorIndexD1_2__VectorReg1_3__VectorIndexD1_5,
  Convert__VectorReg1_0__Tie0__VectorIndexH1_2__VectorReg1_3__VectorIndexH1_5,
  Convert__VectorReg1_0__Tie0__VectorIndexS1_2__VectorReg1_3__VectorIndexS1_5,
  Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList4_1d1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList1_16b1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList1_1d1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList1_2d1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList1_2s1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList1_4h1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList1_4s1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList1_8b1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList1_8h1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList3_1d1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList2_1d1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1,
  Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1,
  Convert__VecListFour1281_1__MemorySIMDNoIndex1_2,
  Convert__VecListOne1281_1__MemorySIMDNoIndex1_2,
  Convert__VecListThree1281_1__MemorySIMDNoIndex1_2,
  Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2,
  Convert__VecListFour641_1__MemorySIMDNoIndex1_2,
  Convert__VecListOne641_1__MemorySIMDNoIndex1_2,
  Convert__VecListThree641_1__MemorySIMDNoIndex1_2,
  Convert__VecListTwo641_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList4_1d1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList4_1d1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList1_16b1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList1_16b1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList1_1d1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList1_1d1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList1_2d1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList1_2d1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList1_2s1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList1_2s1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList1_4h1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList1_4h1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList1_4s1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList1_4s1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList1_8b1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList1_8b1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList1_8h1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList1_8h1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList1_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList1_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList1_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList1_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList3_1d1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList3_1d1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList2_1d1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList2_1d1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1__regXZR,
  Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1__Reg1_2,
  Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__VecListOne641_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__VecListOne641_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__VecListOne1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3,
  Convert__VecListOne1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3,
  Convert__VecListOne1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3,
  Convert__VecListOne1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3,
  Convert__TypedVectorList1_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList1_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList1_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList1_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList1_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList1_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList1_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList1_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__VecListOne1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListOne1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListOne1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListOne1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListOne1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListOne1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListOne1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListOne1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__TypedVectorList2_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList2_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList2_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList2_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2,
  Convert__VecListTwo1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3,
  Convert__VecListTwo1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3,
  Convert__VecListTwo1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3,
  Convert__VecListTwo1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3,
  Convert__TypedVectorList2_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList2_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList2_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList2_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList2_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList2_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList2_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList2_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__VecListTwo1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListTwo1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListTwo1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListTwo1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListTwo1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListTwo1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListTwo1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListTwo1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__TypedVectorList3_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList3_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList3_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList3_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2,
  Convert__VecListThree1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3,
  Convert__VecListThree1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3,
  Convert__VecListThree1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3,
  Convert__VecListThree1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3,
  Convert__TypedVectorList3_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList3_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList3_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList3_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList3_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList3_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList3_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList3_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__VecListThree1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListThree1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListThree1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListThree1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListThree1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListThree1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListThree1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListThree1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__TypedVectorList4_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList4_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList4_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList4_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2,
  Convert__VecListFour1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3,
  Convert__VecListFour1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3,
  Convert__VecListFour1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3,
  Convert__VecListFour1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3,
  Convert__TypedVectorList4_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList4_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList4_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList4_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList4_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList4_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList4_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList4_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__VecListFour1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListFour1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListFour1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListFour1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListFour1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListFour1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListFour1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListFour1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__Reg1_0__MemoryNoIndex1_1,
  Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2,
  Convert__Reg1_0__Reg1_1__MemoryIndexed32SImm72_2,
  Convert__Reg1_0__Reg1_1__MemoryIndexed64SImm72_2,
  Convert__Reg1_0__Reg1_1__MemoryIndexed128SImm72_2,
  Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2__SImm7s41_3,
  Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2__SImm7s81_3,
  Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2__SImm7s161_3,
  Convert__Reg1_0__MemoryRegisterOffset323_1,
  Convert__Reg1_0__MemoryIndexed322_1,
  Convert__Reg1_0__MemoryUnscaledFB322_1,
  Convert__Reg1_0__MemoryRegisterOffset643_1,
  Convert__Reg1_0__MemoryIndexed642_1,
  Convert__Reg1_0__MemoryUnscaledFB642_1,
  Convert__Reg1_0__MemoryRegisterOffset83_1,
  Convert__Reg1_0__MemoryIndexed82_1,
  Convert__Reg1_0__MemoryUnscaledFB82_1,
  Convert__Reg1_0__MemoryRegisterOffset163_1,
  Convert__Reg1_0__MemoryIndexed162_1,
  Convert__Reg1_0__MemoryUnscaledFB162_1,
  Convert__Reg1_0__MemoryRegisterOffset1283_1,
  Convert__Reg1_0__MemoryIndexed1282_1,
  Convert__Reg1_0__MemoryUnscaledFB1282_1,
  Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2,
  Convert__Reg1_0__MemoryUnscaled2_1,
  Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexH1_4,
  Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6,
  Convert__Reg1_0__Reg1_1__Reg1_2__regWZR,
  Convert__Reg1_0__Reg1_1__Reg1_2__regXZR,
  Convert__Reg1_0__regWZR__Reg1_1__imm_0,
  Convert__Reg1_0__Reg1_1__imm_0__imm_0,
  Convert__Reg1_0__regWZR__LogicalImm321_1,
  Convert__Reg1_0__regXZR__Reg1_1__imm_0,
  Convert__Reg1_0__regXZR__LogicalImm641_1,
  Convert__VectorReg1_1__VectorReg1_2__VectorReg1_2,
  Convert__Reg1_1__VectorReg1_2__VectorIndexD1_3,
  Convert__Reg1_1__VectorReg1_2__VectorIndexS1_3,
  Convert__Reg1_0__SIMDImmType101_1,
  Convert__VectorReg1_1__Imm0_2551_2,
  Convert__VectorReg1_1__SIMDImmType101_2,
  Convert__VectorReg1_0__Imm0_2551_2,
  Convert__VectorReg1_0__SIMDImmType101_2,
  Convert__VectorReg1_1__Imm0_2551_2__LogicalVecShifter1_3,
  Convert__VectorReg1_1__Imm0_2551_2__MoveVecShifter1_3,
  Convert__VectorReg1_1__Imm0_2551_2__LogicalVecHalfWordShifter1_3,
  Convert__VectorReg1_0__Imm0_2551_2__LogicalVecShifter1_3,
  Convert__VectorReg1_0__Imm0_2551_2__MoveVecShifter1_3,
  Convert__VectorReg1_0__Imm0_2551_2__LogicalVecHalfWordShifter1_3,
  Convert__Reg1_0__Tie0__Imm0_655351_1__imm_0,
  Convert__Reg1_0__Tie0__MovKSymbolG01_1__imm_0,
  Convert__Reg1_0__Tie0__MovKSymbolG11_1__imm_16,
  Convert__Reg1_0__Tie0__Imm0_655351_1__MovImm32Shifter1_2,
  Convert__Reg1_0__Tie0__Imm0_655351_1__MovImm64Shifter1_2,
  Convert__Reg1_0__Imm0_655351_1__imm_0,
  Convert__Reg1_0__MovZSymbolG01_1__imm_0,
  Convert__Reg1_0__MovZSymbolG11_1__imm_16,
  Convert__Reg1_0__MovZSymbolG21_1__imm_32,
  Convert__Reg1_0__Imm0_655351_1__MovImm32Shifter1_2,
  Convert__Reg1_0__Imm0_655351_1__MovImm64Shifter1_2,
  Convert__Reg1_0__SystemRegister1_1,
  Convert__SystemCPSRField1_0__Imm0_151_1,
  Convert__SystemRegister1_0__Reg1_1,
  Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexH1_4,
  Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6,
  Convert__Reg1_0__regWZR__Reg1_1__ArithmeticShifter1_2,
  Convert__Reg1_0__regXZR__Reg1_1__ArithmeticShifter1_2,
  Convert__Reg1_0__regWZR__Reg1_1,
  Convert__Reg1_0__regXZR__Reg1_1,
  Convert__Prefetch1_0__BranchTarget191_1,
  Convert__Prefetch1_0__MemoryRegisterOffset643_1,
  Convert__Prefetch1_0__MemoryIndexed642_1,
  Convert__Prefetch1_0__MemoryUnscaled2_1,
  Convert__regLR,
  Convert__Reg1_0__Reg1_1__Reg1_1__Imm0_311_2,
  Convert__Reg1_0__Reg1_1__Reg1_1__Imm0_631_2,
  Convert__VectorReg1_1__VectorReg1_2__Imm1_161_3,
  Convert__VectorReg1_1__VectorReg1_2__Imm1_81_3,
  Convert__VectorReg1_0__VectorReg1_2__Imm1_161_4,
  Convert__VectorReg1_0__VectorReg1_2__Imm1_81_4,
  Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3,
  Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3,
  Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3,
  Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4,
  Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4,
  Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4,
  Convert__Reg1_0__Reg1_1__Imm0_311_2__Imm0_311_3,
  Convert__Reg1_0__Reg1_1__Imm0_631_2__Imm0_631_3,
  Convert__imm_4,
  Convert__imm_5,
  Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3,
  Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2,
  Convert__Reg1_0__Reg1_1__Imm0_631_2,
  Convert__VectorReg1_1__VectorReg1_2__Imm0_71_3,
  Convert__VectorReg1_1__VectorReg1_2__Imm0_631_3,
  Convert__VectorReg1_1__VectorReg1_2__Imm0_311_3,
  Convert__VectorReg1_1__VectorReg1_2__Imm0_151_3,
  Convert__VectorReg1_0__VectorReg1_2__Imm0_71_4,
  Convert__VectorReg1_0__VectorReg1_2__Imm0_631_4,
  Convert__VectorReg1_0__VectorReg1_2__Imm0_311_4,
  Convert__VectorReg1_0__VectorReg1_2__Imm0_151_4,
  Convert__Reg1_0__Tie0__Reg1_1__Imm0_631_2,
  Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm0_71_3,
  Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm0_631_3,
  Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm0_311_3,
  Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm0_151_3,
  Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm0_71_4,
  Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm0_631_4,
  Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm0_311_4,
  Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm0_151_4,
  Convert__Reg1_1__VectorReg1_2__VectorIndexB1_3,
  Convert__Reg1_1__VectorReg1_2__VectorIndexH1_3,
  Convert__Reg1_0__Tie0__Reg1_1__Reg1_2,
  Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3__VectorIndexH1_4,
  Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2__VectorIndexH1_4,
  Convert__Reg1_1__Reg1_2__VectorReg1_3__VectorIndexH1_4,
  Convert__Reg1_0__Reg1_1__VectorReg1_2__VectorIndexH1_4,
  Convert__Reg1_0__Reg1_1__Imm1_81_2,
  Convert__Reg1_0__Reg1_1__Imm1_161_2,
  Convert__Reg1_0__Reg1_1__Imm0_71_2,
  Convert__Reg1_0__Reg1_1__Imm0_151_2,
  Convert__Reg1_0__Reg1_1__Imm0_311_2,
  Convert__Reg1_0__Tie0__Reg1_1__Imm1_641_2,
  Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_641_3,
  Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_641_4,
  Convert__TypedVectorList1_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList1_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList1_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList1_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2,
  Convert__VecListOne1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3,
  Convert__VecListOne1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3,
  Convert__VecListOne1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3,
  Convert__VecListOne1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3,
  Convert__TypedVectorList1_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList1_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList1_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList1_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList1_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList1_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList1_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList1_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__VecListOne1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListOne1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListOne1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListOne1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListOne1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListOne1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListOne1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListOne1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__TypedVectorList2_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList2_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList2_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList2_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2,
  Convert__VecListTwo1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3,
  Convert__VecListTwo1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3,
  Convert__VecListTwo1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3,
  Convert__VecListTwo1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3,
  Convert__TypedVectorList2_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList2_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList2_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList2_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList2_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList2_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList2_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList2_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__VecListTwo1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListTwo1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListTwo1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListTwo1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListTwo1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListTwo1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListTwo1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListTwo1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__TypedVectorList3_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList3_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList3_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList3_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2,
  Convert__VecListThree1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3,
  Convert__VecListThree1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3,
  Convert__VecListThree1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3,
  Convert__VecListThree1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3,
  Convert__TypedVectorList3_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList3_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList3_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList3_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList3_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList3_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList3_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList3_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__VecListThree1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListThree1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListThree1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListThree1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListThree1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListThree1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListThree1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListThree1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__TypedVectorList4_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList4_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList4_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2,
  Convert__TypedVectorList4_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2,
  Convert__VecListFour1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3,
  Convert__VecListFour1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3,
  Convert__VecListFour1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3,
  Convert__VecListFour1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3,
  Convert__TypedVectorList4_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList4_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList4_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList4_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList4_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList4_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__TypedVectorList4_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR,
  Convert__TypedVectorList4_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3,
  Convert__VecListFour1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListFour1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListFour1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListFour1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListFour1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListFour1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__VecListFour1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR,
  Convert__VecListFour1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4,
  Convert__Reg1_0__Reg1_1__Reg1_2__MemoryNoIndex1_3,
  Convert__Reg1_0__Reg1_1__imm_0__imm_7,
  Convert__Reg1_0__Reg1_1__imm_0__imm_15,
  Convert__VectorReg1_1__VectorReg1_2__imm_0,
  Convert__VectorReg1_0__VectorReg1_2__imm_0,
  Convert__Reg1_0__Reg1_1__imm_0__imm_31,
  Convert__Imm0_71_0__SysCR1_1__SysCR1_2__Imm0_71_3,
  Convert__Imm0_71_0__SysCR1_1__SysCR1_2__Imm0_71_3__Reg1_4,
  Convert__Reg1_0__Imm0_71_1__SysCR1_2__SysCR1_3__Imm0_71_4,
  Convert__VectorReg1_1__VecListFour1281_2__VectorReg1_3,
  Convert__VectorReg1_1__VecListOne1281_2__VectorReg1_3,
  Convert__VectorReg1_1__VecListThree1281_2__VectorReg1_3,
  Convert__VectorReg1_1__VecListTwo1281_2__VectorReg1_3,
  Convert__VectorReg1_0__TypedVectorList4_16b1_2__VectorReg1_3,
  Convert__VectorReg1_0__TypedVectorList1_16b1_2__VectorReg1_3,
  Convert__VectorReg1_0__TypedVectorList3_16b1_2__VectorReg1_3,
  Convert__VectorReg1_0__TypedVectorList2_16b1_2__VectorReg1_3,
  Convert__Reg1_0__Imm0_631_1__BranchTarget141_2,
  Convert__VectorReg1_1__Tie0__VecListFour1281_2__VectorReg1_3,
  Convert__VectorReg1_1__Tie0__VecListOne1281_2__VectorReg1_3,
  Convert__VectorReg1_1__Tie0__VecListThree1281_2__VectorReg1_3,
  Convert__VectorReg1_1__Tie0__VecListTwo1281_2__VectorReg1_3,
  Convert__VectorReg1_0__Tie0__TypedVectorList4_16b1_2__VectorReg1_3,
  Convert__VectorReg1_0__Tie0__TypedVectorList1_16b1_2__VectorReg1_3,
  Convert__VectorReg1_0__Tie0__TypedVectorList3_16b1_2__VectorReg1_3,
  Convert__VectorReg1_0__Tie0__TypedVectorList2_16b1_2__VectorReg1_3,
  Convert__regWZR__Reg1_0__Reg1_1__imm_0,
  Convert__regWZR__Reg1_0__LogicalImm321_1,
  Convert__regXZR__Reg1_0__Reg1_1__imm_0,
  Convert__regXZR__Reg1_0__LogicalImm641_1,
  Convert__regWZR__Reg1_0__Reg1_1__Shifter1_2,
  Convert__regXZR__Reg1_0__Reg1_1__Shifter1_2,
  Convert__Reg1_0__Tie0__Reg1_1,
  Convert__imm_2,
  Convert__imm_3,
  Convert__imm_1,
  CVT_NUM_SIGNATURES
};

} // end anonymous namespace

static const uint8_t ConversionTable[CVT_NUM_SIGNATURES][11] = {
  // Convert__Reg1_0__Reg1_1
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__imm_0
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_imm_0, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__imm_16
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_imm_16, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__imm_24
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_imm_24, 0, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__ArithmeticShifter1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addArithmeticShifterOperands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__Extend1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addExtendOperands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Imm1_2__AddSubShifter1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_95_addAddSubShifterOperands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__Extend641_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addExtend64Operands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__ExtendLSL641_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addExtendLSL64Operands, 4, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 5, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 5, CVT_Done },
  // Convert__Reg1_1__VectorReg1_2
  { CVT_95_Reg, 2, CVT_95_addVectorRegOperands, 3, CVT_Done },
  // Convert__Reg1_0__VectorReg1_1
  { CVT_95_Reg, 1, CVT_95_addVectorRegOperands, 2, CVT_Done },
  // Convert__Reg1_0__AdrLabel1_1
  { CVT_95_Reg, 1, CVT_95_addAdrLabelOperands, 2, CVT_Done },
  // Convert__Reg1_0__AdrpLabel1_1
  { CVT_95_Reg, 1, CVT_95_addAdrpLabelOperands, 2, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorReg1_2
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorReg1_2
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__LogicalImm321_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addLogicalImm32Operands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__LogicalImm641_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addLogicalImm64Operands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__Shifter1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addShifterOperands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Imm0_311_2__imm_31
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImm0_95_31Operands, 3, CVT_imm_31, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Imm0_631_2__imm_63
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImm0_95_63Operands, 3, CVT_imm_63, 0, CVT_Done },
  // Convert__BranchTarget261_0
  { CVT_95_addBranchTarget26Operands, 1, CVT_Done },
  // Convert__Imm1_0__BranchTarget191_1
  { CVT_95_addImmOperands, 1, CVT_95_addBranchTarget19Operands, 2, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__Imm0_311_2__Imm0_311_3
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addImm0_95_31Operands, 3, CVT_95_addImm0_95_31Operands, 4, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__Imm0_631_2__Imm0_631_3
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addImm0_95_63Operands, 3, CVT_95_addImm0_95_63Operands, 4, CVT_Done },
  // Convert__VectorReg1_1__Tie0__Imm0_2551_2__LogicalVecShifter1_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addImm0_95_255Operands, 3, CVT_95_addLogicalVecShifterOperands, 4, CVT_Done },
  // Convert__VectorReg1_1__Tie0__Imm0_2551_2__LogicalVecHalfWordShifter1_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addImm0_95_255Operands, 3, CVT_95_addLogicalVecHalfWordShifterOperands, 4, CVT_Done },
  // Convert__VectorReg1_0__Tie0__Imm0_2551_2__LogicalVecShifter1_3
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addImm0_95_255Operands, 3, CVT_95_addLogicalVecShifterOperands, 4, CVT_Done },
  // Convert__VectorReg1_0__Tie0__Imm0_2551_2__LogicalVecHalfWordShifter1_3
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addImm0_95_255Operands, 3, CVT_95_addLogicalVecHalfWordShifterOperands, 4, CVT_Done },
  // Convert__Reg1_0
  { CVT_95_Reg, 1, CVT_Done },
  // Convert__Imm0_655351_0
  { CVT_95_addImm0_95_65535Operands, 1, CVT_Done },
  // Convert__Reg1_0__BranchTarget191_1
  { CVT_95_Reg, 1, CVT_95_addBranchTarget19Operands, 2, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Imm0_151_2__Imm1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImm0_95_15Operands, 3, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_0__Imm0_311_1__Imm0_151_2__Imm1_3
  { CVT_95_Reg, 1, CVT_95_addImm0_95_31Operands, 2, CVT_95_addImm0_95_15Operands, 3, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_1__Imm1_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__imm_15
  { CVT_imm_15, 0, CVT_Done },
  // Convert__Imm0_151_0
  { CVT_95_addImm0_95_15Operands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_1
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorRegOperands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_0__regWZR__regWZR__Imm1_1
  { CVT_95_Reg, 1, CVT_regWZR, 0, CVT_regWZR, 0, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__regXZR__regXZR__Imm1_1
  { CVT_95_Reg, 1, CVT_regXZR, 0, CVT_regXZR, 0, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__imm_0
  { CVT_imm_0, 0, CVT_Done },
  // Convert__Barrier1_0
  { CVT_95_addBarrierOperands, 1, CVT_Done },
  // Convert_NoOperands
  { CVT_Done },
  // Convert__VectorReg1_1__Reg1_2
  { CVT_95_addVectorRegOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__Reg1_0__VectorReg1_1__VectorIndexB1_2
  { CVT_95_Reg, 1, CVT_95_addVectorRegOperands, 2, CVT_95_addVectorIndexBOperands, 3, CVT_Done },
  // Convert__Reg1_0__VectorReg1_1__VectorIndexH1_2
  { CVT_95_Reg, 1, CVT_95_addVectorRegOperands, 2, CVT_95_addVectorIndexHOperands, 3, CVT_Done },
  // Convert__Reg1_0__VectorReg1_1__VectorIndexS1_2
  { CVT_95_Reg, 1, CVT_95_addVectorRegOperands, 2, CVT_95_addVectorIndexSOperands, 3, CVT_Done },
  // Convert__Reg1_0__VectorReg1_1__VectorIndexD1_2
  { CVT_95_Reg, 1, CVT_95_addVectorRegOperands, 2, CVT_95_addVectorIndexDOperands, 3, CVT_Done },
  // Convert__VectorReg1_0__Reg1_2
  { CVT_95_addVectorRegOperands, 1, CVT_95_Reg, 3, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__VectorIndexB1_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorIndexBOperands, 4, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__VectorIndexD1_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorIndexDOperands, 4, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__VectorIndexS1_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorIndexSOperands, 4, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__VectorIndexH1_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorIndexHOperands, 4, CVT_Done },
  // Convert__Reg1_0__VectorReg1_1__VectorIndexB1_3
  { CVT_95_Reg, 1, CVT_95_addVectorRegOperands, 2, CVT_95_addVectorIndexBOperands, 4, CVT_Done },
  // Convert__Reg1_0__VectorReg1_1__VectorIndexH1_3
  { CVT_95_Reg, 1, CVT_95_addVectorRegOperands, 2, CVT_95_addVectorIndexHOperands, 4, CVT_Done },
  // Convert__Reg1_0__VectorReg1_1__VectorIndexS1_3
  { CVT_95_Reg, 1, CVT_95_addVectorRegOperands, 2, CVT_95_addVectorIndexSOperands, 4, CVT_Done },
  // Convert__Reg1_0__VectorReg1_1__VectorIndexD1_3
  { CVT_95_Reg, 1, CVT_95_addVectorRegOperands, 2, CVT_95_addVectorIndexDOperands, 4, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2__VectorIndexB1_4
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorIndexBOperands, 5, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2__VectorIndexD1_4
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorIndexDOperands, 5, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2__VectorIndexS1_4
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorIndexSOperands, 5, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2__VectorIndexH1_4
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorIndexHOperands, 5, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__Imm1_4
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addImmOperands, 5, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__Imm1_6
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 5, CVT_95_addImmOperands, 7, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__Imm0_311_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addImm0_95_31Operands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__Imm0_631_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addImm0_95_63Operands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Imm1_321_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImm1_95_32Operands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Imm1_641_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImm1_95_64Operands, 3, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__Imm1_641_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addImm1_95_64Operands, 4, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addImm1_95_32Operands, 4, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2__Imm1_641_4
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_95_addImm1_95_64Operands, 5, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_95_addImm1_95_32Operands, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexD1_4
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexDOperands, 5, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexSOperands, 5, CVT_Done },
  // Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3__VectorIndexD1_4
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexDOperands, 5, CVT_Done },
  // Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3__VectorIndexS1_4
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexSOperands, 5, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2__VectorIndexS1_4
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorIndexSOperands, 5, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2__VectorIndexD1_4
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorIndexDOperands, 5, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexD1_6
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 5, CVT_95_addVectorIndexDOperands, 7, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 5, CVT_95_addVectorIndexSOperands, 7, CVT_Done },
  // Convert__Reg1_0__FPImm1_1
  { CVT_95_Reg, 1, CVT_95_addFPImmOperands, 2, CVT_Done },
  // Convert__VectorReg1_1__FPImm1_2
  { CVT_95_addVectorRegOperands, 2, CVT_95_addFPImmOperands, 3, CVT_Done },
  // Convert__VectorReg1_0__FPImm1_2
  { CVT_95_addVectorRegOperands, 1, CVT_95_addFPImmOperands, 3, CVT_Done },
  // Convert__VectorReg1_1__Reg1_5
  { CVT_95_addVectorRegOperands, 2, CVT_95_Reg, 6, CVT_Done },
  // Convert__VectorReg1_0__Reg1_5
  { CVT_95_addVectorRegOperands, 1, CVT_95_Reg, 6, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexD1_4
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexDOperands, 5, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexS1_4
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexSOperands, 5, CVT_Done },
  // Convert__Reg1_1__Reg1_2__VectorReg1_3__VectorIndexD1_4
  { CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexDOperands, 5, CVT_Done },
  // Convert__Reg1_1__Reg1_2__VectorReg1_3__VectorIndexS1_4
  { CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexSOperands, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_1__VectorReg1_2__VectorIndexS1_4
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorIndexSOperands, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_1__VectorReg1_2__VectorIndexD1_4
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorIndexDOperands, 5, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexD1_6
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 5, CVT_95_addVectorIndexDOperands, 7, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 5, CVT_95_addVectorIndexSOperands, 7, CVT_Done },
  // Convert__Imm0_1271_0
  { CVT_95_addImm0_95_127Operands, 1, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorIndexB1_2__Reg1_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorIndexD1_2__Reg1_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorIndexH1_2__Reg1_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorIndexS1_2__Reg1_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorIndexB1_2__Reg1_3
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorIndexD1_2__Reg1_3
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorIndexH1_2__Reg1_3
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorIndexS1_2__Reg1_3
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorIndexB1_2__VectorReg1_3__VectorIndexB1_4
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexBOperands, 5, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorIndexD1_2__VectorReg1_3__VectorIndexD1_4
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexDOperands, 5, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorIndexH1_2__VectorReg1_3__VectorIndexH1_4
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexHOperands, 5, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorIndexS1_2__VectorReg1_3__VectorIndexS1_4
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexSOperands, 5, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorIndexB1_2__VectorReg1_3__VectorIndexB1_5
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexBOperands, 6, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorIndexD1_2__VectorReg1_3__VectorIndexD1_5
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexDOperands, 6, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorIndexH1_2__VectorReg1_3__VectorIndexH1_5
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexHOperands, 6, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorIndexS1_2__VectorReg1_3__VectorIndexS1_5
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexSOperands, 6, CVT_Done },
  // Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList4_1d1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList64Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList64Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList64Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList64Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList1_16b1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList1_1d1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList64Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList1_2d1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList1_2s1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList64Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList1_4h1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList64Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList1_4s1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList1_8b1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList64Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList1_8h1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList3_1d1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList64Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList64Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList64Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList64Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList2_1d1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList64Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList64Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList64Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList64Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_Done },
  // Convert__VecListFour1281_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__VecListOne1281_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__VecListThree1281_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__VecListFour641_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList64Operands_LT_4_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__VecListOne641_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList64Operands_LT_1_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__VecListThree641_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList64Operands_LT_3_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__VecListTwo641_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList64Operands_LT_2_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList4_1d1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList64Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList4_1d1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList64Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList64Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList64Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList64Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList64Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList64Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList64Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList1_16b1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList1_16b1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList1_1d1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList64Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList1_1d1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList64Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList1_2d1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList1_2d1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList1_2s1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList64Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList1_2s1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList64Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList1_4h1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList64Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList1_4h1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList64Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList1_4s1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList1_4s1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList1_8b1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList64Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList1_8b1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList64Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList1_8h1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList1_8h1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList1_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList1_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList1_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList1_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList3_1d1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList64Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList3_1d1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList64Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList64Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList64Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList64Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList64Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList64Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList64Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList2_1d1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList64Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList2_1d1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList64Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList64Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList64Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList64Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList64Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList64Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList64Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1__Reg1_2
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addMemorySIMDNoIndexOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList64Operands_LT_4_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList64Operands_LT_4_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VecListOne641_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList64Operands_LT_1_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListOne641_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList64Operands_LT_1_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList64Operands_LT_3_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList64Operands_LT_3_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList64Operands_LT_2_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList64Operands_LT_2_GT_, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VecListOne1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListOne1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListOne1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListOne1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__TypedVectorList1_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList1_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList1_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList1_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList1_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList1_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList1_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList1_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VecListOne1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListOne1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListOne1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListOne1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListOne1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListOne1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListOne1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListOne1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__TypedVectorList2_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList2_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList2_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList2_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__VecListTwo1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListTwo1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListTwo1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListTwo1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__TypedVectorList2_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList2_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList2_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList2_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList2_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList2_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList2_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList2_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VecListTwo1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListTwo1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListTwo1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListTwo1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListTwo1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListTwo1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListTwo1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListTwo1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__TypedVectorList3_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList3_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList3_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList3_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__VecListThree1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListThree1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListThree1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListThree1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__TypedVectorList3_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList3_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList3_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList3_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList3_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList3_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList3_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList3_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VecListThree1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListThree1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListThree1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListThree1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListThree1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListThree1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListThree1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListThree1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__TypedVectorList4_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList4_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList4_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList4_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__VecListFour1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListFour1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListFour1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListFour1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__TypedVectorList4_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList4_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList4_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList4_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList4_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList4_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList4_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList4_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VecListFour1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListFour1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListFour1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListFour1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListFour1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListFour1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListFour1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListFour1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_Tied, 0, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__Reg1_0__MemoryNoIndex1_1
  { CVT_95_Reg, 1, CVT_95_addMemoryNoIndexOperands, 2, CVT_Done },
  // Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemoryNoIndexOperands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__MemoryIndexed32SImm72_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemoryIndexed32SImm7Operands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__MemoryIndexed64SImm72_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemoryIndexed64SImm7Operands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__MemoryIndexed128SImm72_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemoryIndexed128SImm7Operands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2__SImm7s41_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemoryNoIndexOperands, 3, CVT_95_addSImm7s4Operands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2__SImm7s81_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemoryNoIndexOperands, 3, CVT_95_addSImm7s8Operands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2__SImm7s161_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemoryNoIndexOperands, 3, CVT_95_addSImm7s16Operands, 4, CVT_Done },
  // Convert__Reg1_0__MemoryRegisterOffset323_1
  { CVT_95_Reg, 1, CVT_95_addMemoryRegisterOffset32Operands, 2, CVT_Done },
  // Convert__Reg1_0__MemoryIndexed322_1
  { CVT_95_Reg, 1, CVT_95_addMemoryIndexed32Operands, 2, CVT_Done },
  // Convert__Reg1_0__MemoryUnscaledFB322_1
  { CVT_95_Reg, 1, CVT_95_addMemoryUnscaledOperands, 2, CVT_Done },
  // Convert__Reg1_0__MemoryRegisterOffset643_1
  { CVT_95_Reg, 1, CVT_95_addMemoryRegisterOffset64Operands, 2, CVT_Done },
  // Convert__Reg1_0__MemoryIndexed642_1
  { CVT_95_Reg, 1, CVT_95_addMemoryIndexed64Operands, 2, CVT_Done },
  // Convert__Reg1_0__MemoryUnscaledFB642_1
  { CVT_95_Reg, 1, CVT_95_addMemoryUnscaledOperands, 2, CVT_Done },
  // Convert__Reg1_0__MemoryRegisterOffset83_1
  { CVT_95_Reg, 1, CVT_95_addMemoryRegisterOffset8Operands, 2, CVT_Done },
  // Convert__Reg1_0__MemoryIndexed82_1
  { CVT_95_Reg, 1, CVT_95_addMemoryIndexed8Operands, 2, CVT_Done },
  // Convert__Reg1_0__MemoryUnscaledFB82_1
  { CVT_95_Reg, 1, CVT_95_addMemoryUnscaledOperands, 2, CVT_Done },
  // Convert__Reg1_0__MemoryRegisterOffset163_1
  { CVT_95_Reg, 1, CVT_95_addMemoryRegisterOffset16Operands, 2, CVT_Done },
  // Convert__Reg1_0__MemoryIndexed162_1
  { CVT_95_Reg, 1, CVT_95_addMemoryIndexed16Operands, 2, CVT_Done },
  // Convert__Reg1_0__MemoryUnscaledFB162_1
  { CVT_95_Reg, 1, CVT_95_addMemoryUnscaledOperands, 2, CVT_Done },
  // Convert__Reg1_0__MemoryRegisterOffset1283_1
  { CVT_95_Reg, 1, CVT_95_addMemoryRegisterOffset128Operands, 2, CVT_Done },
  // Convert__Reg1_0__MemoryIndexed1282_1
  { CVT_95_Reg, 1, CVT_95_addMemoryIndexed128Operands, 2, CVT_Done },
  // Convert__Reg1_0__MemoryUnscaledFB1282_1
  { CVT_95_Reg, 1, CVT_95_addMemoryUnscaledOperands, 2, CVT_Done },
  // Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2
  { CVT_95_Reg, 1, CVT_95_addMemoryNoIndexOperands, 2, CVT_95_addSImm9Operands, 3, CVT_Done },
  // Convert__Reg1_0__MemoryUnscaled2_1
  { CVT_95_Reg, 1, CVT_95_addMemoryUnscaledOperands, 2, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexH1_4
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexHOperands, 5, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 5, CVT_95_addVectorIndexHOperands, 7, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__regWZR
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_regWZR, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__regXZR
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__Reg1_0__regWZR__Reg1_1__imm_0
  { CVT_95_Reg, 1, CVT_regWZR, 0, CVT_95_Reg, 2, CVT_imm_0, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__imm_0__imm_0
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_imm_0, 0, CVT_imm_0, 0, CVT_Done },
  // Convert__Reg1_0__regWZR__LogicalImm321_1
  { CVT_95_Reg, 1, CVT_regWZR, 0, CVT_95_addLogicalImm32Operands, 2, CVT_Done },
  // Convert__Reg1_0__regXZR__Reg1_1__imm_0
  { CVT_95_Reg, 1, CVT_regXZR, 0, CVT_95_Reg, 2, CVT_imm_0, 0, CVT_Done },
  // Convert__Reg1_0__regXZR__LogicalImm641_1
  { CVT_95_Reg, 1, CVT_regXZR, 0, CVT_95_addLogicalImm64Operands, 2, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__VectorReg1_2
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 3, CVT_Done },
  // Convert__Reg1_1__VectorReg1_2__VectorIndexD1_3
  { CVT_95_Reg, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorIndexDOperands, 4, CVT_Done },
  // Convert__Reg1_1__VectorReg1_2__VectorIndexS1_3
  { CVT_95_Reg, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorIndexSOperands, 4, CVT_Done },
  // Convert__Reg1_0__SIMDImmType101_1
  { CVT_95_Reg, 1, CVT_95_addSIMDImmType10Operands, 2, CVT_Done },
  // Convert__VectorReg1_1__Imm0_2551_2
  { CVT_95_addVectorRegOperands, 2, CVT_95_addImm0_95_255Operands, 3, CVT_Done },
  // Convert__VectorReg1_1__SIMDImmType101_2
  { CVT_95_addVectorRegOperands, 2, CVT_95_addSIMDImmType10Operands, 3, CVT_Done },
  // Convert__VectorReg1_0__Imm0_2551_2
  { CVT_95_addVectorRegOperands, 1, CVT_95_addImm0_95_255Operands, 3, CVT_Done },
  // Convert__VectorReg1_0__SIMDImmType101_2
  { CVT_95_addVectorRegOperands, 1, CVT_95_addSIMDImmType10Operands, 3, CVT_Done },
  // Convert__VectorReg1_1__Imm0_2551_2__LogicalVecShifter1_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addImm0_95_255Operands, 3, CVT_95_addLogicalVecShifterOperands, 4, CVT_Done },
  // Convert__VectorReg1_1__Imm0_2551_2__MoveVecShifter1_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addImm0_95_255Operands, 3, CVT_95_addMoveVecShifterOperands, 4, CVT_Done },
  // Convert__VectorReg1_1__Imm0_2551_2__LogicalVecHalfWordShifter1_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addImm0_95_255Operands, 3, CVT_95_addLogicalVecHalfWordShifterOperands, 4, CVT_Done },
  // Convert__VectorReg1_0__Imm0_2551_2__LogicalVecShifter1_3
  { CVT_95_addVectorRegOperands, 1, CVT_95_addImm0_95_255Operands, 3, CVT_95_addLogicalVecShifterOperands, 4, CVT_Done },
  // Convert__VectorReg1_0__Imm0_2551_2__MoveVecShifter1_3
  { CVT_95_addVectorRegOperands, 1, CVT_95_addImm0_95_255Operands, 3, CVT_95_addMoveVecShifterOperands, 4, CVT_Done },
  // Convert__VectorReg1_0__Imm0_2551_2__LogicalVecHalfWordShifter1_3
  { CVT_95_addVectorRegOperands, 1, CVT_95_addImm0_95_255Operands, 3, CVT_95_addLogicalVecHalfWordShifterOperands, 4, CVT_Done },
  // Convert__Reg1_0__Tie0__Imm0_655351_1__imm_0
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addImm0_95_65535Operands, 2, CVT_imm_0, 0, CVT_Done },
  // Convert__Reg1_0__Tie0__MovKSymbolG01_1__imm_0
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addImmOperands, 2, CVT_imm_0, 0, CVT_Done },
  // Convert__Reg1_0__Tie0__MovKSymbolG11_1__imm_16
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addImmOperands, 2, CVT_imm_16, 0, CVT_Done },
  // Convert__Reg1_0__Tie0__Imm0_655351_1__MovImm32Shifter1_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addImm0_95_65535Operands, 2, CVT_95_addMovImm32ShifterOperands, 3, CVT_Done },
  // Convert__Reg1_0__Tie0__Imm0_655351_1__MovImm64Shifter1_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addImm0_95_65535Operands, 2, CVT_95_addMovImm64ShifterOperands, 3, CVT_Done },
  // Convert__Reg1_0__Imm0_655351_1__imm_0
  { CVT_95_Reg, 1, CVT_95_addImm0_95_65535Operands, 2, CVT_imm_0, 0, CVT_Done },
  // Convert__Reg1_0__MovZSymbolG01_1__imm_0
  { CVT_95_Reg, 1, CVT_95_addImmOperands, 2, CVT_imm_0, 0, CVT_Done },
  // Convert__Reg1_0__MovZSymbolG11_1__imm_16
  { CVT_95_Reg, 1, CVT_95_addImmOperands, 2, CVT_imm_16, 0, CVT_Done },
  // Convert__Reg1_0__MovZSymbolG21_1__imm_32
  { CVT_95_Reg, 1, CVT_95_addImmOperands, 2, CVT_imm_32, 0, CVT_Done },
  // Convert__Reg1_0__Imm0_655351_1__MovImm32Shifter1_2
  { CVT_95_Reg, 1, CVT_95_addImm0_95_65535Operands, 2, CVT_95_addMovImm32ShifterOperands, 3, CVT_Done },
  // Convert__Reg1_0__Imm0_655351_1__MovImm64Shifter1_2
  { CVT_95_Reg, 1, CVT_95_addImm0_95_65535Operands, 2, CVT_95_addMovImm64ShifterOperands, 3, CVT_Done },
  // Convert__Reg1_0__SystemRegister1_1
  { CVT_95_Reg, 1, CVT_95_addSystemRegisterOperands, 2, CVT_Done },
  // Convert__SystemCPSRField1_0__Imm0_151_1
  { CVT_95_addSystemCPSRFieldOperands, 1, CVT_95_addImm0_95_15Operands, 2, CVT_Done },
  // Convert__SystemRegister1_0__Reg1_1
  { CVT_95_addSystemRegisterOperands, 1, CVT_95_Reg, 2, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexH1_4
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexHOperands, 5, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorRegOperands, 5, CVT_95_addVectorIndexHOperands, 7, CVT_Done },
  // Convert__Reg1_0__regWZR__Reg1_1__ArithmeticShifter1_2
  { CVT_95_Reg, 1, CVT_regWZR, 0, CVT_95_Reg, 2, CVT_95_addArithmeticShifterOperands, 3, CVT_Done },
  // Convert__Reg1_0__regXZR__Reg1_1__ArithmeticShifter1_2
  { CVT_95_Reg, 1, CVT_regXZR, 0, CVT_95_Reg, 2, CVT_95_addArithmeticShifterOperands, 3, CVT_Done },
  // Convert__Reg1_0__regWZR__Reg1_1
  { CVT_95_Reg, 1, CVT_regWZR, 0, CVT_95_Reg, 2, CVT_Done },
  // Convert__Reg1_0__regXZR__Reg1_1
  { CVT_95_Reg, 1, CVT_regXZR, 0, CVT_95_Reg, 2, CVT_Done },
  // Convert__Prefetch1_0__BranchTarget191_1
  { CVT_95_addPrefetchOperands, 1, CVT_95_addBranchTarget19Operands, 2, CVT_Done },
  // Convert__Prefetch1_0__MemoryRegisterOffset643_1
  { CVT_95_addPrefetchOperands, 1, CVT_95_addMemoryRegisterOffset64Operands, 2, CVT_Done },
  // Convert__Prefetch1_0__MemoryIndexed642_1
  { CVT_95_addPrefetchOperands, 1, CVT_95_addMemoryIndexed64Operands, 2, CVT_Done },
  // Convert__Prefetch1_0__MemoryUnscaled2_1
  { CVT_95_addPrefetchOperands, 1, CVT_95_addMemoryUnscaledOperands, 2, CVT_Done },
  // Convert__regLR
  { CVT_regLR, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_1__Imm0_311_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 2, CVT_95_addImm0_95_31Operands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_1__Imm0_631_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 2, CVT_95_addImm0_95_63Operands, 3, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__Imm1_161_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addImm1_95_16Operands, 4, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__Imm1_81_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addImm1_95_8Operands, 4, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2__Imm1_161_4
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_95_addImm1_95_16Operands, 5, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2__Imm1_81_4
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_95_addImm1_95_8Operands, 5, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addImm1_95_8Operands, 4, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addImm1_95_32Operands, 4, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addImm1_95_16Operands, 4, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addImm1_95_8Operands, 5, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addImm1_95_32Operands, 5, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addImm1_95_16Operands, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Imm0_311_2__Imm0_311_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImm0_95_31Operands, 3, CVT_95_addImm0_95_31Operands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Imm0_631_2__Imm0_631_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImm0_95_63Operands, 3, CVT_95_addImm0_95_63Operands, 4, CVT_Done },
  // Convert__imm_4
  { CVT_imm_4, 0, CVT_Done },
  // Convert__imm_5
  { CVT_imm_5, 0, CVT_Done },
  // Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addVectorRegOperands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Imm0_631_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImm0_95_63Operands, 3, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__Imm0_71_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addImm0_95_7Operands, 4, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__Imm0_631_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addImm0_95_63Operands, 4, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__Imm0_311_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addImm0_95_31Operands, 4, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__Imm0_151_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addImm0_95_15Operands, 4, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2__Imm0_71_4
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_95_addImm0_95_7Operands, 5, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2__Imm0_631_4
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_95_addImm0_95_63Operands, 5, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2__Imm0_311_4
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_95_addImm0_95_31Operands, 5, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2__Imm0_151_4
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_95_addImm0_95_15Operands, 5, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__Imm0_631_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addImm0_95_63Operands, 3, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm0_71_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addImm0_95_7Operands, 4, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm0_631_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addImm0_95_63Operands, 4, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm0_311_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addImm0_95_31Operands, 4, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm0_151_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addImm0_95_15Operands, 4, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm0_71_4
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addImm0_95_7Operands, 5, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm0_631_4
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addImm0_95_63Operands, 5, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm0_311_4
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addImm0_95_31Operands, 5, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm0_151_4
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addImm0_95_15Operands, 5, CVT_Done },
  // Convert__Reg1_1__VectorReg1_2__VectorIndexB1_3
  { CVT_95_Reg, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorIndexBOperands, 4, CVT_Done },
  // Convert__Reg1_1__VectorReg1_2__VectorIndexH1_3
  { CVT_95_Reg, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorIndexHOperands, 4, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__Reg1_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3__VectorIndexH1_4
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexHOperands, 5, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2__VectorIndexH1_4
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorIndexHOperands, 5, CVT_Done },
  // Convert__Reg1_1__Reg1_2__VectorReg1_3__VectorIndexH1_4
  { CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addVectorRegOperands, 4, CVT_95_addVectorIndexHOperands, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_1__VectorReg1_2__VectorIndexH1_4
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addVectorRegOperands, 3, CVT_95_addVectorIndexHOperands, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Imm1_81_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImm1_95_8Operands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Imm1_161_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImm1_95_16Operands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Imm0_71_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImm0_95_7Operands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Imm0_151_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImm0_95_15Operands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Imm0_311_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImm0_95_31Operands, 3, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__Imm1_641_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addImm1_95_64Operands, 3, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_641_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addImm1_95_64Operands, 4, CVT_Done },
  // Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_641_4
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorRegOperands, 3, CVT_95_addImm1_95_64Operands, 5, CVT_Done },
  // Convert__TypedVectorList1_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList1_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList1_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList1_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__VecListOne1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListOne1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListOne1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListOne1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__TypedVectorList1_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList1_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList1_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList1_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList1_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList1_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList1_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList1_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_1_GT_, 1, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VecListOne1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListOne1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListOne1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListOne1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListOne1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListOne1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListOne1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListOne1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_1_GT_, 2, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__TypedVectorList2_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList2_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList2_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList2_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__VecListTwo1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListTwo1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListTwo1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListTwo1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__TypedVectorList2_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList2_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList2_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList2_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList2_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList2_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList2_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList2_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_2_GT_, 1, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VecListTwo1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListTwo1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListTwo1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListTwo1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListTwo1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListTwo1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListTwo1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListTwo1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_2_GT_, 2, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__TypedVectorList3_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList3_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList3_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList3_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__VecListThree1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListThree1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListThree1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListThree1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__TypedVectorList3_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList3_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList3_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList3_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList3_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList3_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList3_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList3_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_3_GT_, 1, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VecListThree1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListThree1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListThree1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListThree1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListThree1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListThree1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListThree1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListThree1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_3_GT_, 2, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__TypedVectorList4_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList4_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList4_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__TypedVectorList4_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_Done },
  // Convert__VecListFour1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListFour1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListFour1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__VecListFour1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_Done },
  // Convert__TypedVectorList4_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList4_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addVectorIndexBOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList4_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList4_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addVectorIndexDOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList4_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList4_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addVectorIndexHOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__TypedVectorList4_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_regXZR, 0, CVT_Done },
  // Convert__TypedVectorList4_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3
  { CVT_95_addVectorList128Operands_LT_4_GT_, 1, CVT_95_addVectorIndexSOperands, 2, CVT_95_addMemorySIMDNoIndexOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__VecListFour1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListFour1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_95_addVectorIndexBOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListFour1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListFour1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_95_addVectorIndexDOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListFour1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListFour1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_95_addVectorIndexHOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__VecListFour1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_regXZR, 0, CVT_Done },
  // Convert__VecListFour1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4
  { CVT_95_addVectorList128Operands_LT_4_GT_, 2, CVT_95_addVectorIndexSOperands, 3, CVT_95_addMemorySIMDNoIndexOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__MemoryNoIndex1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addMemoryNoIndexOperands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__imm_0__imm_7
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_imm_0, 0, CVT_imm_7, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__imm_0__imm_15
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_imm_0, 0, CVT_imm_15, 0, CVT_Done },
  // Convert__VectorReg1_1__VectorReg1_2__imm_0
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorRegOperands, 3, CVT_imm_0, 0, CVT_Done },
  // Convert__VectorReg1_0__VectorReg1_2__imm_0
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorRegOperands, 3, CVT_imm_0, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__imm_0__imm_31
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_imm_0, 0, CVT_imm_31, 0, CVT_Done },
  // Convert__Imm0_71_0__SysCR1_1__SysCR1_2__Imm0_71_3
  { CVT_95_addImm0_95_7Operands, 1, CVT_95_addSysCROperands, 2, CVT_95_addSysCROperands, 3, CVT_95_addImm0_95_7Operands, 4, CVT_Done },
  // Convert__Imm0_71_0__SysCR1_1__SysCR1_2__Imm0_71_3__Reg1_4
  { CVT_95_addImm0_95_7Operands, 1, CVT_95_addSysCROperands, 2, CVT_95_addSysCROperands, 3, CVT_95_addImm0_95_7Operands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__Reg1_0__Imm0_71_1__SysCR1_2__SysCR1_3__Imm0_71_4
  { CVT_95_Reg, 1, CVT_95_addImm0_95_7Operands, 2, CVT_95_addSysCROperands, 3, CVT_95_addSysCROperands, 4, CVT_95_addImm0_95_7Operands, 5, CVT_Done },
  // Convert__VectorReg1_1__VecListFour1281_2__VectorReg1_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorList128Operands_LT_4_GT_, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__VectorReg1_1__VecListOne1281_2__VectorReg1_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorList128Operands_LT_1_GT_, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__VectorReg1_1__VecListThree1281_2__VectorReg1_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorList128Operands_LT_3_GT_, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__VectorReg1_1__VecListTwo1281_2__VectorReg1_3
  { CVT_95_addVectorRegOperands, 2, CVT_95_addVectorList128Operands_LT_2_GT_, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__VectorReg1_0__TypedVectorList4_16b1_2__VectorReg1_3
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorList128Operands_LT_4_GT_, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__VectorReg1_0__TypedVectorList1_16b1_2__VectorReg1_3
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorList128Operands_LT_1_GT_, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__VectorReg1_0__TypedVectorList3_16b1_2__VectorReg1_3
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorList128Operands_LT_3_GT_, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__VectorReg1_0__TypedVectorList2_16b1_2__VectorReg1_3
  { CVT_95_addVectorRegOperands, 1, CVT_95_addVectorList128Operands_LT_2_GT_, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__Reg1_0__Imm0_631_1__BranchTarget141_2
  { CVT_95_Reg, 1, CVT_95_addImm0_95_63Operands, 2, CVT_95_addBranchTarget14Operands, 3, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VecListFour1281_2__VectorReg1_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorList128Operands_LT_4_GT_, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VecListOne1281_2__VectorReg1_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorList128Operands_LT_1_GT_, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VecListThree1281_2__VectorReg1_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorList128Operands_LT_3_GT_, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__VectorReg1_1__Tie0__VecListTwo1281_2__VectorReg1_3
  { CVT_95_addVectorRegOperands, 2, CVT_Tied, 0, CVT_95_addVectorList128Operands_LT_2_GT_, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__VectorReg1_0__Tie0__TypedVectorList4_16b1_2__VectorReg1_3
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorList128Operands_LT_4_GT_, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__VectorReg1_0__Tie0__TypedVectorList1_16b1_2__VectorReg1_3
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorList128Operands_LT_1_GT_, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__VectorReg1_0__Tie0__TypedVectorList3_16b1_2__VectorReg1_3
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorList128Operands_LT_3_GT_, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__VectorReg1_0__Tie0__TypedVectorList2_16b1_2__VectorReg1_3
  { CVT_95_addVectorRegOperands, 1, CVT_Tied, 0, CVT_95_addVectorList128Operands_LT_2_GT_, 3, CVT_95_addVectorRegOperands, 4, CVT_Done },
  // Convert__regWZR__Reg1_0__Reg1_1__imm_0
  { CVT_regWZR, 0, CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_imm_0, 0, CVT_Done },
  // Convert__regWZR__Reg1_0__LogicalImm321_1
  { CVT_regWZR, 0, CVT_95_Reg, 1, CVT_95_addLogicalImm32Operands, 2, CVT_Done },
  // Convert__regXZR__Reg1_0__Reg1_1__imm_0
  { CVT_regXZR, 0, CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_imm_0, 0, CVT_Done },
  // Convert__regXZR__Reg1_0__LogicalImm641_1
  { CVT_regXZR, 0, CVT_95_Reg, 1, CVT_95_addLogicalImm64Operands, 2, CVT_Done },
  // Convert__regWZR__Reg1_0__Reg1_1__Shifter1_2
  { CVT_regWZR, 0, CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addShifterOperands, 3, CVT_Done },
  // Convert__regXZR__Reg1_0__Reg1_1__Shifter1_2
  { CVT_regXZR, 0, CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addShifterOperands, 3, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_Done },
  // Convert__imm_2
  { CVT_imm_2, 0, CVT_Done },
  // Convert__imm_3
  { CVT_imm_3, 0, CVT_Done },
  // Convert__imm_1
  { CVT_imm_1, 0, CVT_Done },
};

void ARM64AsmParser::
convertToMCInst(unsigned Kind, MCInst &Inst, unsigned Opcode,
                const SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
  assert(Kind < CVT_NUM_SIGNATURES && "Invalid signature!");
  const uint8_t *Converter = ConversionTable[Kind];
  Inst.setOpcode(Opcode);
  for (const uint8_t *p = Converter; *p; p+= 2) {
    switch (*p) {
    default: llvm_unreachable("invalid conversion entry!");
    case CVT_Reg:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addRegOperands(Inst, 1);
      break;
    case CVT_Tied:
      Inst.addOperand(Inst.getOperand(*(p + 1)));
      break;
    case CVT_95_Reg:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addRegOperands(Inst, 1);
      break;
    case CVT_95_addVectorRegOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addVectorRegOperands(Inst, 1);
      break;
    case CVT_imm_0:
      Inst.addOperand(MCOperand::CreateImm(0));
      break;
    case CVT_imm_16:
      Inst.addOperand(MCOperand::CreateImm(16));
      break;
    case CVT_imm_24:
      Inst.addOperand(MCOperand::CreateImm(24));
      break;
    case CVT_95_addArithmeticShifterOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addArithmeticShifterOperands(Inst, 1);
      break;
    case CVT_95_addExtendOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addExtendOperands(Inst, 1);
      break;
    case CVT_95_addImmOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addImmOperands(Inst, 1);
      break;
    case CVT_95_addAddSubShifterOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addAddSubShifterOperands(Inst, 1);
      break;
    case CVT_95_addExtend64Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addExtend64Operands(Inst, 1);
      break;
    case CVT_95_addExtendLSL64Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addExtendLSL64Operands(Inst, 1);
      break;
    case CVT_95_addAdrLabelOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addAdrLabelOperands(Inst, 1);
      break;
    case CVT_95_addAdrpLabelOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addAdrpLabelOperands(Inst, 1);
      break;
    case CVT_95_addLogicalImm32Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addLogicalImm32Operands(Inst, 1);
      break;
    case CVT_95_addLogicalImm64Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addLogicalImm64Operands(Inst, 1);
      break;
    case CVT_95_addShifterOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addShifterOperands(Inst, 1);
      break;
    case CVT_95_addImm0_95_31Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addImm0_31Operands(Inst, 1);
      break;
    case CVT_imm_31:
      Inst.addOperand(MCOperand::CreateImm(31));
      break;
    case CVT_95_addImm0_95_63Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addImm0_63Operands(Inst, 1);
      break;
    case CVT_imm_63:
      Inst.addOperand(MCOperand::CreateImm(63));
      break;
    case CVT_95_addBranchTarget26Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addBranchTarget26Operands(Inst, 1);
      break;
    case CVT_95_addBranchTarget19Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addBranchTarget19Operands(Inst, 1);
      break;
    case CVT_95_addImm0_95_255Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addImm0_255Operands(Inst, 1);
      break;
    case CVT_95_addLogicalVecShifterOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addLogicalVecShifterOperands(Inst, 1);
      break;
    case CVT_95_addLogicalVecHalfWordShifterOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addLogicalVecHalfWordShifterOperands(Inst, 1);
      break;
    case CVT_95_addImm0_95_65535Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addImm0_65535Operands(Inst, 1);
      break;
    case CVT_95_addImm0_95_15Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addImm0_15Operands(Inst, 1);
      break;
    case CVT_imm_15:
      Inst.addOperand(MCOperand::CreateImm(15));
      break;
    case CVT_regWZR:
      Inst.addOperand(MCOperand::CreateReg(ARM64::WZR));
      break;
    case CVT_regXZR:
      Inst.addOperand(MCOperand::CreateReg(ARM64::XZR));
      break;
    case CVT_95_addBarrierOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addBarrierOperands(Inst, 1);
      break;
    case CVT_95_addVectorIndexBOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addVectorIndexBOperands(Inst, 1);
      break;
    case CVT_95_addVectorIndexHOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addVectorIndexHOperands(Inst, 1);
      break;
    case CVT_95_addVectorIndexSOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addVectorIndexSOperands(Inst, 1);
      break;
    case CVT_95_addVectorIndexDOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addVectorIndexDOperands(Inst, 1);
      break;
    case CVT_95_addImm1_95_32Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addImm1_32Operands(Inst, 1);
      break;
    case CVT_95_addImm1_95_64Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addImm1_64Operands(Inst, 1);
      break;
    case CVT_95_addFPImmOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addFPImmOperands(Inst, 1);
      break;
    case CVT_95_addImm0_95_127Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addImm0_127Operands(Inst, 1);
      break;
    case CVT_95_addVectorList128Operands_LT_4_GT_:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addVectorList128Operands<4>(Inst, 1);
      break;
    case CVT_95_addMemorySIMDNoIndexOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMemorySIMDNoIndexOperands(Inst, 1);
      break;
    case CVT_95_addVectorList64Operands_LT_4_GT_:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addVectorList64Operands<4>(Inst, 1);
      break;
    case CVT_95_addVectorList128Operands_LT_1_GT_:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addVectorList128Operands<1>(Inst, 1);
      break;
    case CVT_95_addVectorList64Operands_LT_1_GT_:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addVectorList64Operands<1>(Inst, 1);
      break;
    case CVT_95_addVectorList128Operands_LT_3_GT_:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addVectorList128Operands<3>(Inst, 1);
      break;
    case CVT_95_addVectorList64Operands_LT_3_GT_:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addVectorList64Operands<3>(Inst, 1);
      break;
    case CVT_95_addVectorList128Operands_LT_2_GT_:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addVectorList128Operands<2>(Inst, 1);
      break;
    case CVT_95_addVectorList64Operands_LT_2_GT_:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addVectorList64Operands<2>(Inst, 1);
      break;
    case CVT_95_addMemoryNoIndexOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMemoryNoIndexOperands(Inst, 1);
      break;
    case CVT_95_addMemoryIndexed32SImm7Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMemoryIndexed32SImm7Operands(Inst, 2);
      break;
    case CVT_95_addMemoryIndexed64SImm7Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMemoryIndexed64SImm7Operands(Inst, 2);
      break;
    case CVT_95_addMemoryIndexed128SImm7Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMemoryIndexed128SImm7Operands(Inst, 2);
      break;
    case CVT_95_addSImm7s4Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addSImm7s4Operands(Inst, 1);
      break;
    case CVT_95_addSImm7s8Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addSImm7s8Operands(Inst, 1);
      break;
    case CVT_95_addSImm7s16Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addSImm7s16Operands(Inst, 1);
      break;
    case CVT_95_addMemoryRegisterOffset32Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMemoryRegisterOffset32Operands(Inst, 3);
      break;
    case CVT_95_addMemoryIndexed32Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMemoryIndexed32Operands(Inst, 2);
      break;
    case CVT_95_addMemoryUnscaledOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMemoryUnscaledOperands(Inst, 2);
      break;
    case CVT_95_addMemoryRegisterOffset64Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMemoryRegisterOffset64Operands(Inst, 3);
      break;
    case CVT_95_addMemoryIndexed64Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMemoryIndexed64Operands(Inst, 2);
      break;
    case CVT_95_addMemoryRegisterOffset8Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMemoryRegisterOffset8Operands(Inst, 3);
      break;
    case CVT_95_addMemoryIndexed8Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMemoryIndexed8Operands(Inst, 2);
      break;
    case CVT_95_addMemoryRegisterOffset16Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMemoryRegisterOffset16Operands(Inst, 3);
      break;
    case CVT_95_addMemoryIndexed16Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMemoryIndexed16Operands(Inst, 2);
      break;
    case CVT_95_addMemoryRegisterOffset128Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMemoryRegisterOffset128Operands(Inst, 3);
      break;
    case CVT_95_addMemoryIndexed128Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMemoryIndexed128Operands(Inst, 2);
      break;
    case CVT_95_addSImm9Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addSImm9Operands(Inst, 1);
      break;
    case CVT_95_addSIMDImmType10Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addSIMDImmType10Operands(Inst, 1);
      break;
    case CVT_95_addMoveVecShifterOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMoveVecShifterOperands(Inst, 1);
      break;
    case CVT_95_addMovImm32ShifterOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMovImm32ShifterOperands(Inst, 1);
      break;
    case CVT_95_addMovImm64ShifterOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addMovImm64ShifterOperands(Inst, 1);
      break;
    case CVT_imm_32:
      Inst.addOperand(MCOperand::CreateImm(32));
      break;
    case CVT_95_addSystemRegisterOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addSystemRegisterOperands(Inst, 1);
      break;
    case CVT_95_addSystemCPSRFieldOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addSystemCPSRFieldOperands(Inst, 1);
      break;
    case CVT_95_addPrefetchOperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addPrefetchOperands(Inst, 1);
      break;
    case CVT_regLR:
      Inst.addOperand(MCOperand::CreateReg(ARM64::LR));
      break;
    case CVT_95_addImm1_95_16Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addImm1_16Operands(Inst, 1);
      break;
    case CVT_95_addImm1_95_8Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addImm1_8Operands(Inst, 1);
      break;
    case CVT_imm_4:
      Inst.addOperand(MCOperand::CreateImm(4));
      break;
    case CVT_imm_5:
      Inst.addOperand(MCOperand::CreateImm(5));
      break;
    case CVT_95_addImm0_95_7Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addImm0_7Operands(Inst, 1);
      break;
    case CVT_imm_7:
      Inst.addOperand(MCOperand::CreateImm(7));
      break;
    case CVT_95_addSysCROperands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addSysCROperands(Inst, 1);
      break;
    case CVT_95_addBranchTarget14Operands:
      static_cast<ARM64Operand*>(Operands[*(p + 1)])->addBranchTarget14Operands(Inst, 1);
      break;
    case CVT_imm_2:
      Inst.addOperand(MCOperand::CreateImm(2));
      break;
    case CVT_imm_3:
      Inst.addOperand(MCOperand::CreateImm(3));
      break;
    case CVT_imm_1:
      Inst.addOperand(MCOperand::CreateImm(1));
      break;
    }
  }
}

void ARM64AsmParser::
convertToMapAndConstraints(unsigned Kind,
                           const SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
  assert(Kind < CVT_NUM_SIGNATURES && "Invalid signature!");
  unsigned NumMCOperands = 0;
  const uint8_t *Converter = ConversionTable[Kind];
  for (const uint8_t *p = Converter; *p; p+= 2) {
    switch (*p) {
    default: llvm_unreachable("invalid conversion entry!");
    case CVT_Reg:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("r");
      ++NumMCOperands;
      break;
    case CVT_Tied:
      ++NumMCOperands;
      break;
    case CVT_95_Reg:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("r");
      NumMCOperands += 1;
      break;
    case CVT_95_addVectorRegOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_imm_0:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    case CVT_imm_16:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    case CVT_imm_24:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    case CVT_95_addArithmeticShifterOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addExtendOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImmOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addAddSubShifterOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addExtend64Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addExtendLSL64Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addAdrLabelOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addAdrpLabelOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addLogicalImm32Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addLogicalImm64Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addShifterOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImm0_95_31Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_imm_31:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    case CVT_95_addImm0_95_63Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_imm_63:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    case CVT_95_addBranchTarget26Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addBranchTarget19Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImm0_95_255Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addLogicalVecShifterOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addLogicalVecHalfWordShifterOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImm0_95_65535Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImm0_95_15Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_imm_15:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    case CVT_regWZR:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      ++NumMCOperands;
      break;
    case CVT_regXZR:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      ++NumMCOperands;
      break;
    case CVT_95_addBarrierOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addVectorIndexBOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addVectorIndexHOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addVectorIndexSOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addVectorIndexDOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImm1_95_32Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImm1_95_64Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addFPImmOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImm0_95_127Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addVectorList128Operands_LT_4_GT_:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addMemorySIMDNoIndexOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addVectorList64Operands_LT_4_GT_:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addVectorList128Operands_LT_1_GT_:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addVectorList64Operands_LT_1_GT_:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addVectorList128Operands_LT_3_GT_:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addVectorList64Operands_LT_3_GT_:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addVectorList128Operands_LT_2_GT_:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addVectorList64Operands_LT_2_GT_:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addMemoryNoIndexOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addMemoryIndexed32SImm7Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 2;
      break;
    case CVT_95_addMemoryIndexed64SImm7Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 2;
      break;
    case CVT_95_addMemoryIndexed128SImm7Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 2;
      break;
    case CVT_95_addSImm7s4Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addSImm7s8Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addSImm7s16Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addMemoryRegisterOffset32Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 3;
      break;
    case CVT_95_addMemoryIndexed32Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 2;
      break;
    case CVT_95_addMemoryUnscaledOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 2;
      break;
    case CVT_95_addMemoryRegisterOffset64Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 3;
      break;
    case CVT_95_addMemoryIndexed64Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 2;
      break;
    case CVT_95_addMemoryRegisterOffset8Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 3;
      break;
    case CVT_95_addMemoryIndexed8Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 2;
      break;
    case CVT_95_addMemoryRegisterOffset16Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 3;
      break;
    case CVT_95_addMemoryIndexed16Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 2;
      break;
    case CVT_95_addMemoryRegisterOffset128Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 3;
      break;
    case CVT_95_addMemoryIndexed128Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 2;
      break;
    case CVT_95_addSImm9Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addSIMDImmType10Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addMoveVecShifterOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addMovImm32ShifterOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addMovImm64ShifterOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_imm_32:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    case CVT_95_addSystemRegisterOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addSystemCPSRFieldOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addPrefetchOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_regLR:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      ++NumMCOperands;
      break;
    case CVT_95_addImm1_95_16Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImm1_95_8Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_imm_4:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    case CVT_imm_5:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    case CVT_95_addImm0_95_7Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_imm_7:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    case CVT_95_addSysCROperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addBranchTarget14Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_imm_2:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    case CVT_imm_3:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    case CVT_imm_1:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    }
  }
}

namespace {

/// MatchClassKind - The kinds of classes which participate in
/// instruction matching.
enum MatchClassKind {
  InvalidMatchClass = 0,
  MCK__EXCLAIM_, // '!'
  MCK__35_0, // '#0'
  MCK__35_1, // '#1'
  MCK__35_12, // '#12'
  MCK__35_16, // '#16'
  MCK__35_2, // '#2'
  MCK__35_24, // '#24'
  MCK__35_3, // '#3'
  MCK__35_32, // '#32'
  MCK__35_4, // '#4'
  MCK__35_48, // '#48'
  MCK__35_6, // '#6'
  MCK__35_64, // '#64'
  MCK__35_8, // '#8'
  MCK__DOT_0, // '.0'
  MCK__DOT_16B, // '.16B'
  MCK__DOT_16b, // '.16b'
  MCK__DOT_1D, // '.1D'
  MCK__DOT_1d, // '.1d'
  MCK__DOT_1q, // '.1q'
  MCK__DOT_2D, // '.2D'
  MCK__DOT_2S, // '.2S'
  MCK__DOT_2d, // '.2d'
  MCK__DOT_2s, // '.2s'
  MCK__DOT_4H, // '.4H'
  MCK__DOT_4S, // '.4S'
  MCK__DOT_4h, // '.4h'
  MCK__DOT_4s, // '.4s'
  MCK__DOT_8B, // '.8B'
  MCK__DOT_8H, // '.8H'
  MCK__DOT_8b, // '.8b'
  MCK__DOT_8h, // '.8h'
  MCK__DOT_B, // '.B'
  MCK__DOT_D, // '.D'
  MCK__DOT_H, // '.H'
  MCK__DOT_S, // '.S'
  MCK__DOT_b, // '.b'
  MCK__DOT_d, // '.d'
  MCK__DOT_h, // '.h'
  MCK__DOT_s, // '.s'
  MCK_1, // '1'
  MCK__91_, // '['
  MCK__93_, // ']'
  MCK_GPR32common, // register class 'GPR32common'
  MCK_GPR32, // register class 'GPR32'
  MCK_GPR32sp, // register class 'GPR32sp'
  MCK_GPR32all, // register class 'GPR32all'
  MCK_tcGPR64, // register class 'tcGPR64'
  MCK_GPR64common, // register class 'GPR64common'
  MCK_GPR64, // register class 'GPR64'
  MCK_GPR64sp, // register class 'GPR64sp'
  MCK_GPR64all, // register class 'GPR64all'
  MCK_CCR, // register class 'CCR'
  MCK_FPR8, // register class 'FPR8'
  MCK_FPR16, // register class 'FPR16'
  MCK_FPR32, // register class 'FPR32'
  MCK_FPR64, // register class 'FPR64'
  MCK_FPR128_lo, // register class 'FPR128_lo'
  MCK_FPR128, // register class 'FPR128'
  MCK_DD, // register class 'DD'
  MCK_DDDD, // register class 'DDDD'
  MCK_DDD, // register class 'DDD'
  MCK_Reg19, // derived register class
  MCK_Reg22, // derived register class
  MCK_Reg20, // derived register class
  MCK_QQ, // register class 'QQ'
  MCK_Reg23, // derived register class
  MCK_Reg24, // derived register class
  MCK_Reg25, // derived register class
  MCK_Reg26, // derived register class
  MCK_Reg33, // derived register class
  MCK_Reg30, // derived register class
  MCK_Reg28, // derived register class
  MCK_Reg32, // derived register class
  MCK_Reg29, // derived register class
  MCK_Reg31, // derived register class
  MCK_QQQQ, // register class 'QQQQ'
  MCK_Reg34, // derived register class
  MCK_Reg35, // derived register class
  MCK_Reg36, // derived register class
  MCK_Reg40, // derived register class
  MCK_Reg38, // derived register class
  MCK_Reg39, // derived register class
  MCK_QQQ, // register class 'QQQ'
  MCK_AddSubShifter, // user defined class 'AddSubShifterOperand'
  MCK_AdrLabel, // user defined class 'AdrOperand'
  MCK_AdrpLabel, // user defined class 'AdrpOperand'
  MCK_ArithmeticShifter, // user defined class 'ArithmeticShifterOperand'
  MCK_Barrier, // user defined class 'BarrierAsmOperand'
  MCK_BranchTarget14, // user defined class 'BranchTarget14Operand'
  MCK_BranchTarget19, // user defined class 'BranchTarget19Operand'
  MCK_BranchTarget26, // user defined class 'BranchTarget26Operand'
  MCK_Extend64, // user defined class 'ExtendOperand64'
  MCK_ExtendLSL64, // user defined class 'ExtendOperandLSL64'
  MCK_Extend, // user defined class 'ExtendOperand'
  MCK_FPImm, // user defined class 'FPImmOperand'
  MCK_Imm0_127, // user defined class 'Imm0_127Operand'
  MCK_Imm0_15, // user defined class 'Imm0_15Operand'
  MCK_Imm0_255, // user defined class 'Imm0_255Operand'
  MCK_Imm0_31, // user defined class 'Imm0_31Operand'
  MCK_Imm0_63, // user defined class 'Imm0_63Operand'
  MCK_Imm0_65535, // user defined class 'Imm0_65535Operand'
  MCK_Imm0_7, // user defined class 'Imm0_7Operand'
  MCK_Imm1_16, // user defined class 'Imm1_16Operand'
  MCK_Imm1_32, // user defined class 'Imm1_32Operand'
  MCK_Imm1_64, // user defined class 'Imm1_64Operand'
  MCK_Imm1_8, // user defined class 'Imm1_8Operand'
  MCK_Imm, // user defined class 'ImmAsmOperand'
  MCK_LogicalImm32, // user defined class 'LogicalImm32Operand'
  MCK_LogicalImm64, // user defined class 'LogicalImm64Operand'
  MCK_LogicalVecHalfWordShifter, // user defined class 'LogicalVecHalfWordShifterOperand'
  MCK_LogicalVecShifter, // user defined class 'LogicalVecShifterOperand'
  MCK_MemoryRegisterOffset128, // user defined class 'MemROAsmOperand128'
  MCK_MemoryRegisterOffset16, // user defined class 'MemROAsmOperand16'
  MCK_MemoryRegisterOffset32, // user defined class 'MemROAsmOperand32'
  MCK_MemoryRegisterOffset64, // user defined class 'MemROAsmOperand64'
  MCK_MemoryRegisterOffset8, // user defined class 'MemROAsmOperand8'
  MCK_MemoryIndexed128, // user defined class 'MemoryIndexed128Operand'
  MCK_MemoryIndexed128SImm7, // user defined class 'MemoryIndexed128SImm7'
  MCK_MemoryIndexed16, // user defined class 'MemoryIndexed16Operand'
  MCK_MemoryIndexed32, // user defined class 'MemoryIndexed32Operand'
  MCK_MemoryIndexed32SImm7, // user defined class 'MemoryIndexed32SImm7'
  MCK_MemoryIndexed64, // user defined class 'MemoryIndexed64Operand'
  MCK_MemoryIndexed64SImm7, // user defined class 'MemoryIndexed64SImm7'
  MCK_MemoryIndexed8, // user defined class 'MemoryIndexed8Operand'
  MCK_MemoryNoIndex, // user defined class 'MemoryNoIndexOperand'
  MCK_MemorySIMDNoIndex, // user defined class 'MemorySIMDNoIndexOperand'
  MCK_MemoryUnscaledFB128, // user defined class 'MemoryUnscaledFB128Operand'
  MCK_MemoryUnscaledFB16, // user defined class 'MemoryUnscaledFB16Operand'
  MCK_MemoryUnscaledFB32, // user defined class 'MemoryUnscaledFB32Operand'
  MCK_MemoryUnscaledFB64, // user defined class 'MemoryUnscaledFB64Operand'
  MCK_MemoryUnscaledFB8, // user defined class 'MemoryUnscaledFB8Operand'
  MCK_MemoryUnscaled, // user defined class 'MemoryUnscaledOperand'
  MCK_MovImm32Shifter, // user defined class 'MovImm32ShifterOperand'
  MCK_MovImm64Shifter, // user defined class 'MovImm64ShifterOperand'
  MCK_MovKSymbolG0, // user defined class 'MovKSymbolG0AsmOperand'
  MCK_MovKSymbolG1, // user defined class 'MovKSymbolG1AsmOperand'
  MCK_MovZSymbolG0, // user defined class 'MovZSymbolG0AsmOperand'
  MCK_MovZSymbolG1, // user defined class 'MovZSymbolG1AsmOperand'
  MCK_MovZSymbolG2, // user defined class 'MovZSymbolG2AsmOperand'
  MCK_MoveVecShifter, // user defined class 'MoveVecShifterOperand'
  MCK_Prefetch, // user defined class 'PrefetchOperand'
  MCK_SIMDImmType10, // user defined class 'SIMDImmType10Operand'
  MCK_SImm7s16, // user defined class 'SImm7s16Operand'
  MCK_SImm7s4, // user defined class 'SImm7s4Operand'
  MCK_SImm7s8, // user defined class 'SImm7s8Operand'
  MCK_SImm9, // user defined class 'SImm9Operand'
  MCK_Shifter, // user defined class 'ShifterOperand'
  MCK_SysCR, // user defined class 'SysCRAsmOperand'
  MCK_SystemCPSRField, // user defined class 'SystemCPSRFieldOperand'
  MCK_SystemRegister, // user defined class 'SystemRegisterOperand'
  MCK_VecListFour128, // user defined class 'VecListFour_128AsmOperand'
  MCK_TypedVectorList4_16b, // user defined class 'VecListFour_16bAsmOperand'
  MCK_TypedVectorList4_1d, // user defined class 'VecListFour_1dAsmOperand'
  MCK_TypedVectorList4_2d, // user defined class 'VecListFour_2dAsmOperand'
  MCK_TypedVectorList4_2s, // user defined class 'VecListFour_2sAsmOperand'
  MCK_TypedVectorList4_4h, // user defined class 'VecListFour_4hAsmOperand'
  MCK_TypedVectorList4_4s, // user defined class 'VecListFour_4sAsmOperand'
  MCK_VecListFour64, // user defined class 'VecListFour_64AsmOperand'
  MCK_TypedVectorList4_8b, // user defined class 'VecListFour_8bAsmOperand'
  MCK_TypedVectorList4_8h, // user defined class 'VecListFour_8hAsmOperand'
  MCK_TypedVectorList4_0b, // user defined class 'VecListFour_bAsmOperand'
  MCK_TypedVectorList4_0d, // user defined class 'VecListFour_dAsmOperand'
  MCK_TypedVectorList4_0h, // user defined class 'VecListFour_hAsmOperand'
  MCK_TypedVectorList4_0s, // user defined class 'VecListFour_sAsmOperand'
  MCK_VecListOne128, // user defined class 'VecListOne_128AsmOperand'
  MCK_TypedVectorList1_16b, // user defined class 'VecListOne_16bAsmOperand'
  MCK_TypedVectorList1_1d, // user defined class 'VecListOne_1dAsmOperand'
  MCK_TypedVectorList1_2d, // user defined class 'VecListOne_2dAsmOperand'
  MCK_TypedVectorList1_2s, // user defined class 'VecListOne_2sAsmOperand'
  MCK_TypedVectorList1_4h, // user defined class 'VecListOne_4hAsmOperand'
  MCK_TypedVectorList1_4s, // user defined class 'VecListOne_4sAsmOperand'
  MCK_VecListOne64, // user defined class 'VecListOne_64AsmOperand'
  MCK_TypedVectorList1_8b, // user defined class 'VecListOne_8bAsmOperand'
  MCK_TypedVectorList1_8h, // user defined class 'VecListOne_8hAsmOperand'
  MCK_TypedVectorList1_0b, // user defined class 'VecListOne_bAsmOperand'
  MCK_TypedVectorList1_0d, // user defined class 'VecListOne_dAsmOperand'
  MCK_TypedVectorList1_0h, // user defined class 'VecListOne_hAsmOperand'
  MCK_TypedVectorList1_0s, // user defined class 'VecListOne_sAsmOperand'
  MCK_VecListThree128, // user defined class 'VecListThree_128AsmOperand'
  MCK_TypedVectorList3_16b, // user defined class 'VecListThree_16bAsmOperand'
  MCK_TypedVectorList3_1d, // user defined class 'VecListThree_1dAsmOperand'
  MCK_TypedVectorList3_2d, // user defined class 'VecListThree_2dAsmOperand'
  MCK_TypedVectorList3_2s, // user defined class 'VecListThree_2sAsmOperand'
  MCK_TypedVectorList3_4h, // user defined class 'VecListThree_4hAsmOperand'
  MCK_TypedVectorList3_4s, // user defined class 'VecListThree_4sAsmOperand'
  MCK_VecListThree64, // user defined class 'VecListThree_64AsmOperand'
  MCK_TypedVectorList3_8b, // user defined class 'VecListThree_8bAsmOperand'
  MCK_TypedVectorList3_8h, // user defined class 'VecListThree_8hAsmOperand'
  MCK_TypedVectorList3_0b, // user defined class 'VecListThree_bAsmOperand'
  MCK_TypedVectorList3_0d, // user defined class 'VecListThree_dAsmOperand'
  MCK_TypedVectorList3_0h, // user defined class 'VecListThree_hAsmOperand'
  MCK_TypedVectorList3_0s, // user defined class 'VecListThree_sAsmOperand'
  MCK_VecListTwo128, // user defined class 'VecListTwo_128AsmOperand'
  MCK_TypedVectorList2_16b, // user defined class 'VecListTwo_16bAsmOperand'
  MCK_TypedVectorList2_1d, // user defined class 'VecListTwo_1dAsmOperand'
  MCK_TypedVectorList2_2d, // user defined class 'VecListTwo_2dAsmOperand'
  MCK_TypedVectorList2_2s, // user defined class 'VecListTwo_2sAsmOperand'
  MCK_TypedVectorList2_4h, // user defined class 'VecListTwo_4hAsmOperand'
  MCK_TypedVectorList2_4s, // user defined class 'VecListTwo_4sAsmOperand'
  MCK_VecListTwo64, // user defined class 'VecListTwo_64AsmOperand'
  MCK_TypedVectorList2_8b, // user defined class 'VecListTwo_8bAsmOperand'
  MCK_TypedVectorList2_8h, // user defined class 'VecListTwo_8hAsmOperand'
  MCK_TypedVectorList2_0b, // user defined class 'VecListTwo_bAsmOperand'
  MCK_TypedVectorList2_0d, // user defined class 'VecListTwo_dAsmOperand'
  MCK_TypedVectorList2_0h, // user defined class 'VecListTwo_hAsmOperand'
  MCK_TypedVectorList2_0s, // user defined class 'VecListTwo_sAsmOperand'
  MCK_VectorIndexB, // user defined class 'VectorIndexBOperand'
  MCK_VectorIndexD, // user defined class 'VectorIndexDOperand'
  MCK_VectorIndexH, // user defined class 'VectorIndexHOperand'
  MCK_VectorIndexS, // user defined class 'VectorIndexSOperand'
  MCK_VectorReg, // user defined class 'VectorRegAsmOperand'
  NumMatchClassKinds
};

}

static MatchClassKind matchTokenString(StringRef Name) {
  switch (Name.size()) {
  default: break;
  case 1:	 // 4 strings to match.
    switch (Name[0]) {
    default: break;
    case '!':	 // 1 string to match.
      return MCK__EXCLAIM_;	 // "!"
    case '1':	 // 1 string to match.
      return MCK_1;	 // "1"
    case '[':	 // 1 string to match.
      return MCK__91_;	 // "["
    case ']':	 // 1 string to match.
      return MCK__93_;	 // "]"
    }
    break;
  case 2:	 // 16 strings to match.
    switch (Name[0]) {
    default: break;
    case '#':	 // 7 strings to match.
      switch (Name[1]) {
      default: break;
      case '0':	 // 1 string to match.
        return MCK__35_0;	 // "#0"
      case '1':	 // 1 string to match.
        return MCK__35_1;	 // "#1"
      case '2':	 // 1 string to match.
        return MCK__35_2;	 // "#2"
      case '3':	 // 1 string to match.
        return MCK__35_3;	 // "#3"
      case '4':	 // 1 string to match.
        return MCK__35_4;	 // "#4"
      case '6':	 // 1 string to match.
        return MCK__35_6;	 // "#6"
      case '8':	 // 1 string to match.
        return MCK__35_8;	 // "#8"
      }
      break;
    case '.':	 // 9 strings to match.
      switch (Name[1]) {
      default: break;
      case '0':	 // 1 string to match.
        return MCK__DOT_0;	 // ".0"
      case 'B':	 // 1 string to match.
        return MCK__DOT_B;	 // ".B"
      case 'D':	 // 1 string to match.
        return MCK__DOT_D;	 // ".D"
      case 'H':	 // 1 string to match.
        return MCK__DOT_H;	 // ".H"
      case 'S':	 // 1 string to match.
        return MCK__DOT_S;	 // ".S"
      case 'b':	 // 1 string to match.
        return MCK__DOT_b;	 // ".b"
      case 'd':	 // 1 string to match.
        return MCK__DOT_d;	 // ".d"
      case 'h':	 // 1 string to match.
        return MCK__DOT_h;	 // ".h"
      case 's':	 // 1 string to match.
        return MCK__DOT_s;	 // ".s"
      }
      break;
    }
    break;
  case 3:	 // 21 strings to match.
    switch (Name[0]) {
    default: break;
    case '#':	 // 6 strings to match.
      switch (Name[1]) {
      default: break;
      case '1':	 // 2 strings to match.
        switch (Name[2]) {
        default: break;
        case '2':	 // 1 string to match.
          return MCK__35_12;	 // "#12"
        case '6':	 // 1 string to match.
          return MCK__35_16;	 // "#16"
        }
        break;
      case '2':	 // 1 string to match.
        if (Name[2] != '4')
          break;
        return MCK__35_24;	 // "#24"
      case '3':	 // 1 string to match.
        if (Name[2] != '2')
          break;
        return MCK__35_32;	 // "#32"
      case '4':	 // 1 string to match.
        if (Name[2] != '8')
          break;
        return MCK__35_48;	 // "#48"
      case '6':	 // 1 string to match.
        if (Name[2] != '4')
          break;
        return MCK__35_64;	 // "#64"
      }
      break;
    case '.':	 // 15 strings to match.
      switch (Name[1]) {
      default: break;
      case '1':	 // 3 strings to match.
        switch (Name[2]) {
        default: break;
        case 'D':	 // 1 string to match.
          return MCK__DOT_1D;	 // ".1D"
        case 'd':	 // 1 string to match.
          return MCK__DOT_1d;	 // ".1d"
        case 'q':	 // 1 string to match.
          return MCK__DOT_1q;	 // ".1q"
        }
        break;
      case '2':	 // 4 strings to match.
        switch (Name[2]) {
        default: break;
        case 'D':	 // 1 string to match.
          return MCK__DOT_2D;	 // ".2D"
        case 'S':	 // 1 string to match.
          return MCK__DOT_2S;	 // ".2S"
        case 'd':	 // 1 string to match.
          return MCK__DOT_2d;	 // ".2d"
        case 's':	 // 1 string to match.
          return MCK__DOT_2s;	 // ".2s"
        }
        break;
      case '4':	 // 4 strings to match.
        switch (Name[2]) {
        default: break;
        case 'H':	 // 1 string to match.
          return MCK__DOT_4H;	 // ".4H"
        case 'S':	 // 1 string to match.
          return MCK__DOT_4S;	 // ".4S"
        case 'h':	 // 1 string to match.
          return MCK__DOT_4h;	 // ".4h"
        case 's':	 // 1 string to match.
          return MCK__DOT_4s;	 // ".4s"
        }
        break;
      case '8':	 // 4 strings to match.
        switch (Name[2]) {
        default: break;
        case 'B':	 // 1 string to match.
          return MCK__DOT_8B;	 // ".8B"
        case 'H':	 // 1 string to match.
          return MCK__DOT_8H;	 // ".8H"
        case 'b':	 // 1 string to match.
          return MCK__DOT_8b;	 // ".8b"
        case 'h':	 // 1 string to match.
          return MCK__DOT_8h;	 // ".8h"
        }
        break;
      }
      break;
    }
    break;
  case 4:	 // 2 strings to match.
    if (memcmp(Name.data()+0, ".16", 3))
      break;
    switch (Name[3]) {
    default: break;
    case 'B':	 // 1 string to match.
      return MCK__DOT_16B;	 // ".16B"
    case 'b':	 // 1 string to match.
      return MCK__DOT_16b;	 // ".16b"
    }
    break;
  }
  return InvalidMatchClass;
}

/// isSubclass - Compute whether \p A is a subclass of \p B.
static bool isSubclass(MatchClassKind A, MatchClassKind B) {
  if (A == B)
    return true;

  switch (A) {
  default:
    return false;

  case MCK__DOT_16B:
    return B == MCK__DOT_16b;

  case MCK__DOT_1D:
    return B == MCK__DOT_1d;

  case MCK__DOT_2D:
    return B == MCK__DOT_2d;

  case MCK__DOT_2S:
    return B == MCK__DOT_2s;

  case MCK__DOT_4H:
    return B == MCK__DOT_4h;

  case MCK__DOT_4S:
    return B == MCK__DOT_4s;

  case MCK__DOT_8B:
    return B == MCK__DOT_8b;

  case MCK__DOT_8H:
    return B == MCK__DOT_8h;

  case MCK__DOT_B:
    return B == MCK__DOT_b;

  case MCK__DOT_D:
    return B == MCK__DOT_d;

  case MCK__DOT_H:
    return B == MCK__DOT_h;

  case MCK__DOT_S:
    return B == MCK__DOT_s;

  case MCK_GPR32common:
    switch (B) {
    default: return false;
    case MCK_GPR32: return true;
    case MCK_GPR32sp: return true;
    case MCK_GPR32all: return true;
    }

  case MCK_GPR32:
    return B == MCK_GPR32all;

  case MCK_GPR32sp:
    return B == MCK_GPR32all;

  case MCK_tcGPR64:
    switch (B) {
    default: return false;
    case MCK_GPR64common: return true;
    case MCK_GPR64: return true;
    case MCK_GPR64sp: return true;
    case MCK_GPR64all: return true;
    }

  case MCK_GPR64common:
    switch (B) {
    default: return false;
    case MCK_GPR64: return true;
    case MCK_GPR64sp: return true;
    case MCK_GPR64all: return true;
    }

  case MCK_GPR64:
    return B == MCK_GPR64all;

  case MCK_GPR64sp:
    return B == MCK_GPR64all;

  case MCK_FPR128_lo:
    return B == MCK_FPR128;

  case MCK_Reg19:
    switch (B) {
    default: return false;
    case MCK_Reg22: return true;
    case MCK_Reg20: return true;
    case MCK_QQ: return true;
    }

  case MCK_Reg22:
    return B == MCK_QQ;

  case MCK_Reg20:
    return B == MCK_QQ;

  case MCK_Reg23:
    switch (B) {
    default: return false;
    case MCK_Reg24: return true;
    case MCK_Reg25: return true;
    case MCK_Reg26: return true;
    case MCK_Reg33: return true;
    case MCK_Reg30: return true;
    case MCK_Reg28: return true;
    case MCK_Reg32: return true;
    case MCK_Reg29: return true;
    case MCK_Reg31: return true;
    case MCK_QQQQ: return true;
    }

  case MCK_Reg24:
    switch (B) {
    default: return false;
    case MCK_Reg25: return true;
    case MCK_Reg26: return true;
    case MCK_Reg30: return true;
    case MCK_Reg28: return true;
    case MCK_Reg29: return true;
    case MCK_QQQQ: return true;
    }

  case MCK_Reg25:
    switch (B) {
    default: return false;
    case MCK_Reg26: return true;
    case MCK_Reg28: return true;
    case MCK_QQQQ: return true;
    }

  case MCK_Reg26:
    return B == MCK_QQQQ;

  case MCK_Reg33:
    switch (B) {
    default: return false;
    case MCK_Reg30: return true;
    case MCK_Reg28: return true;
    case MCK_Reg32: return true;
    case MCK_Reg29: return true;
    case MCK_Reg31: return true;
    case MCK_QQQQ: return true;
    }

  case MCK_Reg30:
    switch (B) {
    default: return false;
    case MCK_Reg28: return true;
    case MCK_Reg29: return true;
    case MCK_QQQQ: return true;
    }

  case MCK_Reg28:
    return B == MCK_QQQQ;

  case MCK_Reg32:
    switch (B) {
    default: return false;
    case MCK_Reg29: return true;
    case MCK_Reg31: return true;
    case MCK_QQQQ: return true;
    }

  case MCK_Reg29:
    return B == MCK_QQQQ;

  case MCK_Reg31:
    return B == MCK_QQQQ;

  case MCK_Reg34:
    switch (B) {
    default: return false;
    case MCK_Reg35: return true;
    case MCK_Reg36: return true;
    case MCK_Reg40: return true;
    case MCK_Reg38: return true;
    case MCK_Reg39: return true;
    case MCK_QQQ: return true;
    }

  case MCK_Reg35:
    switch (B) {
    default: return false;
    case MCK_Reg36: return true;
    case MCK_Reg38: return true;
    case MCK_QQQ: return true;
    }

  case MCK_Reg36:
    return B == MCK_QQQ;

  case MCK_Reg40:
    switch (B) {
    default: return false;
    case MCK_Reg38: return true;
    case MCK_Reg39: return true;
    case MCK_QQQ: return true;
    }

  case MCK_Reg38:
    return B == MCK_QQQ;

  case MCK_Reg39:
    return B == MCK_QQQ;

  case MCK_AddSubShifter:
    switch (B) {
    default: return false;
    case MCK_ArithmeticShifter: return true;
    case MCK_Shifter: return true;
    }

  case MCK_ArithmeticShifter:
    return B == MCK_Shifter;

  case MCK_Extend64:
    return B == MCK_Extend;

  case MCK_ExtendLSL64:
    return B == MCK_Extend;

  case MCK_LogicalVecHalfWordShifter:
    switch (B) {
    default: return false;
    case MCK_LogicalVecShifter: return true;
    case MCK_Shifter: return true;
    }

  case MCK_LogicalVecShifter:
    return B == MCK_Shifter;

  case MCK_MovImm32Shifter:
    return B == MCK_Shifter;

  case MCK_MovImm64Shifter:
    return B == MCK_Shifter;

  case MCK_MoveVecShifter:
    return B == MCK_Shifter;
  }
}

static unsigned validateOperandClass(MCParsedAsmOperand *GOp, MatchClassKind Kind) {
  ARM64Operand &Operand = *(ARM64Operand*)GOp;
  if (Kind == InvalidMatchClass)
    return MCTargetAsmParser::Match_InvalidOperand;

  if (Operand.isToken())
    return isSubclass(matchTokenString(Operand.getToken()), Kind) ?
             MCTargetAsmParser::Match_Success :
             MCTargetAsmParser::Match_InvalidOperand;

  // 'AddSubShifter' class
  if (Kind == MCK_AddSubShifter) {
    if (Operand.isAddSubShifter())
      return MCTargetAsmParser::Match_Success;
  }

  // 'AdrLabel' class
  if (Kind == MCK_AdrLabel) {
    if (Operand.isAdrLabel())
      return MCTargetAsmParser::Match_Success;
  }

  // 'AdrpLabel' class
  if (Kind == MCK_AdrpLabel) {
    if (Operand.isAdrpLabel())
      return MCTargetAsmParser::Match_Success;
  }

  // 'ArithmeticShifter' class
  if (Kind == MCK_ArithmeticShifter) {
    if (Operand.isArithmeticShifter())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Barrier' class
  if (Kind == MCK_Barrier) {
    if (Operand.isBarrier())
      return MCTargetAsmParser::Match_Success;
  }

  // 'BranchTarget14' class
  if (Kind == MCK_BranchTarget14) {
    if (Operand.isBranchTarget14())
      return MCTargetAsmParser::Match_Success;
  }

  // 'BranchTarget19' class
  if (Kind == MCK_BranchTarget19) {
    if (Operand.isBranchTarget19())
      return MCTargetAsmParser::Match_Success;
  }

  // 'BranchTarget26' class
  if (Kind == MCK_BranchTarget26) {
    if (Operand.isBranchTarget26())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Extend64' class
  if (Kind == MCK_Extend64) {
    if (Operand.isExtend64())
      return MCTargetAsmParser::Match_Success;
  }

  // 'ExtendLSL64' class
  if (Kind == MCK_ExtendLSL64) {
    if (Operand.isExtendLSL64())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Extend' class
  if (Kind == MCK_Extend) {
    if (Operand.isExtend())
      return MCTargetAsmParser::Match_Success;
  }

  // 'FPImm' class
  if (Kind == MCK_FPImm) {
    if (Operand.isFPImm())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Imm0_127' class
  if (Kind == MCK_Imm0_127) {
    if (Operand.isImm0_127())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Imm0_15' class
  if (Kind == MCK_Imm0_15) {
    if (Operand.isImm0_15())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Imm0_255' class
  if (Kind == MCK_Imm0_255) {
    if (Operand.isImm0_255())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Imm0_31' class
  if (Kind == MCK_Imm0_31) {
    if (Operand.isImm0_31())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Imm0_63' class
  if (Kind == MCK_Imm0_63) {
    if (Operand.isImm0_63())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Imm0_65535' class
  if (Kind == MCK_Imm0_65535) {
    if (Operand.isImm0_65535())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Imm0_7' class
  if (Kind == MCK_Imm0_7) {
    if (Operand.isImm0_7())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Imm1_16' class
  if (Kind == MCK_Imm1_16) {
    if (Operand.isImm1_16())
      return MCTargetAsmParser::Match_Success;
    return ARM64AsmParser::Match_InvalidImm1_16;
  }

  // 'Imm1_32' class
  if (Kind == MCK_Imm1_32) {
    if (Operand.isImm1_32())
      return MCTargetAsmParser::Match_Success;
    return ARM64AsmParser::Match_InvalidImm1_32;
  }

  // 'Imm1_64' class
  if (Kind == MCK_Imm1_64) {
    if (Operand.isImm1_64())
      return MCTargetAsmParser::Match_Success;
    return ARM64AsmParser::Match_InvalidImm1_64;
  }

  // 'Imm1_8' class
  if (Kind == MCK_Imm1_8) {
    if (Operand.isImm1_8())
      return MCTargetAsmParser::Match_Success;
    return ARM64AsmParser::Match_InvalidImm1_8;
  }

  // 'Imm' class
  if (Kind == MCK_Imm) {
    if (Operand.isImm())
      return MCTargetAsmParser::Match_Success;
  }

  // 'LogicalImm32' class
  if (Kind == MCK_LogicalImm32) {
    if (Operand.isLogicalImm32())
      return MCTargetAsmParser::Match_Success;
  }

  // 'LogicalImm64' class
  if (Kind == MCK_LogicalImm64) {
    if (Operand.isLogicalImm64())
      return MCTargetAsmParser::Match_Success;
  }

  // 'LogicalVecHalfWordShifter' class
  if (Kind == MCK_LogicalVecHalfWordShifter) {
    if (Operand.isLogicalVecHalfWordShifter())
      return MCTargetAsmParser::Match_Success;
  }

  // 'LogicalVecShifter' class
  if (Kind == MCK_LogicalVecShifter) {
    if (Operand.isLogicalVecShifter())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemoryRegisterOffset128' class
  if (Kind == MCK_MemoryRegisterOffset128) {
    if (Operand.isMemoryRegisterOffset128())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemoryRegisterOffset16' class
  if (Kind == MCK_MemoryRegisterOffset16) {
    if (Operand.isMemoryRegisterOffset16())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemoryRegisterOffset32' class
  if (Kind == MCK_MemoryRegisterOffset32) {
    if (Operand.isMemoryRegisterOffset32())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemoryRegisterOffset64' class
  if (Kind == MCK_MemoryRegisterOffset64) {
    if (Operand.isMemoryRegisterOffset64())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemoryRegisterOffset8' class
  if (Kind == MCK_MemoryRegisterOffset8) {
    if (Operand.isMemoryRegisterOffset8())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemoryIndexed128' class
  if (Kind == MCK_MemoryIndexed128) {
    if (Operand.isMemoryIndexed128())
      return MCTargetAsmParser::Match_Success;
    return ARM64AsmParser::Match_InvalidMemoryIndexed128;
  }

  // 'MemoryIndexed128SImm7' class
  if (Kind == MCK_MemoryIndexed128SImm7) {
    if (Operand.isMemoryIndexed128SImm7())
      return MCTargetAsmParser::Match_Success;
    return ARM64AsmParser::Match_InvalidMemoryIndexed128SImm7;
  }

  // 'MemoryIndexed16' class
  if (Kind == MCK_MemoryIndexed16) {
    if (Operand.isMemoryIndexed16())
      return MCTargetAsmParser::Match_Success;
    return ARM64AsmParser::Match_InvalidMemoryIndexed16;
  }

  // 'MemoryIndexed32' class
  if (Kind == MCK_MemoryIndexed32) {
    if (Operand.isMemoryIndexed32())
      return MCTargetAsmParser::Match_Success;
    return ARM64AsmParser::Match_InvalidMemoryIndexed32;
  }

  // 'MemoryIndexed32SImm7' class
  if (Kind == MCK_MemoryIndexed32SImm7) {
    if (Operand.isMemoryIndexed32SImm7())
      return MCTargetAsmParser::Match_Success;
    return ARM64AsmParser::Match_InvalidMemoryIndexed32SImm7;
  }

  // 'MemoryIndexed64' class
  if (Kind == MCK_MemoryIndexed64) {
    if (Operand.isMemoryIndexed64())
      return MCTargetAsmParser::Match_Success;
    return ARM64AsmParser::Match_InvalidMemoryIndexed64;
  }

  // 'MemoryIndexed64SImm7' class
  if (Kind == MCK_MemoryIndexed64SImm7) {
    if (Operand.isMemoryIndexed64SImm7())
      return MCTargetAsmParser::Match_Success;
    return ARM64AsmParser::Match_InvalidMemoryIndexed64SImm7;
  }

  // 'MemoryIndexed8' class
  if (Kind == MCK_MemoryIndexed8) {
    if (Operand.isMemoryIndexed8())
      return MCTargetAsmParser::Match_Success;
    return ARM64AsmParser::Match_InvalidMemoryIndexed8;
  }

  // 'MemoryNoIndex' class
  if (Kind == MCK_MemoryNoIndex) {
    if (Operand.isMemoryNoIndex())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemorySIMDNoIndex' class
  if (Kind == MCK_MemorySIMDNoIndex) {
    if (Operand.isMemorySIMDNoIndex())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemoryUnscaledFB128' class
  if (Kind == MCK_MemoryUnscaledFB128) {
    if (Operand.isMemoryUnscaledFB128())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemoryUnscaledFB16' class
  if (Kind == MCK_MemoryUnscaledFB16) {
    if (Operand.isMemoryUnscaledFB16())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemoryUnscaledFB32' class
  if (Kind == MCK_MemoryUnscaledFB32) {
    if (Operand.isMemoryUnscaledFB32())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemoryUnscaledFB64' class
  if (Kind == MCK_MemoryUnscaledFB64) {
    if (Operand.isMemoryUnscaledFB64())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemoryUnscaledFB8' class
  if (Kind == MCK_MemoryUnscaledFB8) {
    if (Operand.isMemoryUnscaledFB8())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemoryUnscaled' class
  if (Kind == MCK_MemoryUnscaled) {
    if (Operand.isMemoryUnscaled())
      return MCTargetAsmParser::Match_Success;
    return ARM64AsmParser::Match_InvalidMemoryIndexedSImm9;
  }

  // 'MovImm32Shifter' class
  if (Kind == MCK_MovImm32Shifter) {
    if (Operand.isMovImm32Shifter())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MovImm64Shifter' class
  if (Kind == MCK_MovImm64Shifter) {
    if (Operand.isMovImm64Shifter())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MovKSymbolG0' class
  if (Kind == MCK_MovKSymbolG0) {
    if (Operand.isMovKSymbolG0())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MovKSymbolG1' class
  if (Kind == MCK_MovKSymbolG1) {
    if (Operand.isMovKSymbolG1())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MovZSymbolG0' class
  if (Kind == MCK_MovZSymbolG0) {
    if (Operand.isMovZSymbolG0())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MovZSymbolG1' class
  if (Kind == MCK_MovZSymbolG1) {
    if (Operand.isMovZSymbolG1())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MovZSymbolG2' class
  if (Kind == MCK_MovZSymbolG2) {
    if (Operand.isMovZSymbolG2())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MoveVecShifter' class
  if (Kind == MCK_MoveVecShifter) {
    if (Operand.isMoveVecShifter())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Prefetch' class
  if (Kind == MCK_Prefetch) {
    if (Operand.isPrefetch())
      return MCTargetAsmParser::Match_Success;
  }

  // 'SIMDImmType10' class
  if (Kind == MCK_SIMDImmType10) {
    if (Operand.isSIMDImmType10())
      return MCTargetAsmParser::Match_Success;
  }

  // 'SImm7s16' class
  if (Kind == MCK_SImm7s16) {
    if (Operand.isSImm7s16())
      return MCTargetAsmParser::Match_Success;
    return ARM64AsmParser::Match_InvalidMemoryIndexed64SImm7;
  }

  // 'SImm7s4' class
  if (Kind == MCK_SImm7s4) {
    if (Operand.isSImm7s4())
      return MCTargetAsmParser::Match_Success;
    return ARM64AsmParser::Match_InvalidMemoryIndexed32SImm7;
  }

  // 'SImm7s8' class
  if (Kind == MCK_SImm7s8) {
    if (Operand.isSImm7s8())
      return MCTargetAsmParser::Match_Success;
    return ARM64AsmParser::Match_InvalidMemoryIndexed64SImm7;
  }

  // 'SImm9' class
  if (Kind == MCK_SImm9) {
    if (Operand.isSImm9())
      return MCTargetAsmParser::Match_Success;
    return ARM64AsmParser::Match_InvalidMemoryIndexedSImm9;
  }

  // 'Shifter' class
  if (Kind == MCK_Shifter) {
    if (Operand.isShifter())
      return MCTargetAsmParser::Match_Success;
  }

  // 'SysCR' class
  if (Kind == MCK_SysCR) {
    if (Operand.isSysCR())
      return MCTargetAsmParser::Match_Success;
  }

  // 'SystemCPSRField' class
  if (Kind == MCK_SystemCPSRField) {
    if (Operand.isSystemCPSRField())
      return MCTargetAsmParser::Match_Success;
  }

  // 'SystemRegister' class
  if (Kind == MCK_SystemRegister) {
    if (Operand.isSystemRegister())
      return MCTargetAsmParser::Match_Success;
  }

  // 'VecListFour128' class
  if (Kind == MCK_VecListFour128) {
    if (Operand.isImplicitlyTypedVectorList<4>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList4_16b' class
  if (Kind == MCK_TypedVectorList4_16b) {
    if (Operand.isTypedVectorList<4, 16, 'b'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList4_1d' class
  if (Kind == MCK_TypedVectorList4_1d) {
    if (Operand.isTypedVectorList<4, 1, 'd'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList4_2d' class
  if (Kind == MCK_TypedVectorList4_2d) {
    if (Operand.isTypedVectorList<4, 2, 'd'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList4_2s' class
  if (Kind == MCK_TypedVectorList4_2s) {
    if (Operand.isTypedVectorList<4, 2, 's'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList4_4h' class
  if (Kind == MCK_TypedVectorList4_4h) {
    if (Operand.isTypedVectorList<4, 4, 'h'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList4_4s' class
  if (Kind == MCK_TypedVectorList4_4s) {
    if (Operand.isTypedVectorList<4, 4, 's'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'VecListFour64' class
  if (Kind == MCK_VecListFour64) {
    if (Operand.isImplicitlyTypedVectorList<4>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList4_8b' class
  if (Kind == MCK_TypedVectorList4_8b) {
    if (Operand.isTypedVectorList<4, 8, 'b'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList4_8h' class
  if (Kind == MCK_TypedVectorList4_8h) {
    if (Operand.isTypedVectorList<4, 8, 'h'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList4_0b' class
  if (Kind == MCK_TypedVectorList4_0b) {
    if (Operand.isTypedVectorList<4, 0, 'b'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList4_0d' class
  if (Kind == MCK_TypedVectorList4_0d) {
    if (Operand.isTypedVectorList<4, 0, 'd'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList4_0h' class
  if (Kind == MCK_TypedVectorList4_0h) {
    if (Operand.isTypedVectorList<4, 0, 'h'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList4_0s' class
  if (Kind == MCK_TypedVectorList4_0s) {
    if (Operand.isTypedVectorList<4, 0, 's'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'VecListOne128' class
  if (Kind == MCK_VecListOne128) {
    if (Operand.isImplicitlyTypedVectorList<1>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList1_16b' class
  if (Kind == MCK_TypedVectorList1_16b) {
    if (Operand.isTypedVectorList<1, 16, 'b'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList1_1d' class
  if (Kind == MCK_TypedVectorList1_1d) {
    if (Operand.isTypedVectorList<1, 1, 'd'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList1_2d' class
  if (Kind == MCK_TypedVectorList1_2d) {
    if (Operand.isTypedVectorList<1, 2, 'd'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList1_2s' class
  if (Kind == MCK_TypedVectorList1_2s) {
    if (Operand.isTypedVectorList<1, 2, 's'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList1_4h' class
  if (Kind == MCK_TypedVectorList1_4h) {
    if (Operand.isTypedVectorList<1, 4, 'h'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList1_4s' class
  if (Kind == MCK_TypedVectorList1_4s) {
    if (Operand.isTypedVectorList<1, 4, 's'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'VecListOne64' class
  if (Kind == MCK_VecListOne64) {
    if (Operand.isImplicitlyTypedVectorList<1>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList1_8b' class
  if (Kind == MCK_TypedVectorList1_8b) {
    if (Operand.isTypedVectorList<1, 8, 'b'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList1_8h' class
  if (Kind == MCK_TypedVectorList1_8h) {
    if (Operand.isTypedVectorList<1, 8, 'h'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList1_0b' class
  if (Kind == MCK_TypedVectorList1_0b) {
    if (Operand.isTypedVectorList<1, 0, 'b'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList1_0d' class
  if (Kind == MCK_TypedVectorList1_0d) {
    if (Operand.isTypedVectorList<1, 0, 'd'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList1_0h' class
  if (Kind == MCK_TypedVectorList1_0h) {
    if (Operand.isTypedVectorList<1, 0, 'h'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList1_0s' class
  if (Kind == MCK_TypedVectorList1_0s) {
    if (Operand.isTypedVectorList<1, 0, 's'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'VecListThree128' class
  if (Kind == MCK_VecListThree128) {
    if (Operand.isImplicitlyTypedVectorList<3>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList3_16b' class
  if (Kind == MCK_TypedVectorList3_16b) {
    if (Operand.isTypedVectorList<3, 16, 'b'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList3_1d' class
  if (Kind == MCK_TypedVectorList3_1d) {
    if (Operand.isTypedVectorList<3, 1, 'd'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList3_2d' class
  if (Kind == MCK_TypedVectorList3_2d) {
    if (Operand.isTypedVectorList<3, 2, 'd'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList3_2s' class
  if (Kind == MCK_TypedVectorList3_2s) {
    if (Operand.isTypedVectorList<3, 2, 's'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList3_4h' class
  if (Kind == MCK_TypedVectorList3_4h) {
    if (Operand.isTypedVectorList<3, 4, 'h'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList3_4s' class
  if (Kind == MCK_TypedVectorList3_4s) {
    if (Operand.isTypedVectorList<3, 4, 's'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'VecListThree64' class
  if (Kind == MCK_VecListThree64) {
    if (Operand.isImplicitlyTypedVectorList<3>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList3_8b' class
  if (Kind == MCK_TypedVectorList3_8b) {
    if (Operand.isTypedVectorList<3, 8, 'b'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList3_8h' class
  if (Kind == MCK_TypedVectorList3_8h) {
    if (Operand.isTypedVectorList<3, 8, 'h'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList3_0b' class
  if (Kind == MCK_TypedVectorList3_0b) {
    if (Operand.isTypedVectorList<3, 0, 'b'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList3_0d' class
  if (Kind == MCK_TypedVectorList3_0d) {
    if (Operand.isTypedVectorList<3, 0, 'd'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList3_0h' class
  if (Kind == MCK_TypedVectorList3_0h) {
    if (Operand.isTypedVectorList<3, 0, 'h'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList3_0s' class
  if (Kind == MCK_TypedVectorList3_0s) {
    if (Operand.isTypedVectorList<3, 0, 's'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'VecListTwo128' class
  if (Kind == MCK_VecListTwo128) {
    if (Operand.isImplicitlyTypedVectorList<2>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList2_16b' class
  if (Kind == MCK_TypedVectorList2_16b) {
    if (Operand.isTypedVectorList<2, 16, 'b'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList2_1d' class
  if (Kind == MCK_TypedVectorList2_1d) {
    if (Operand.isTypedVectorList<2, 1, 'd'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList2_2d' class
  if (Kind == MCK_TypedVectorList2_2d) {
    if (Operand.isTypedVectorList<2, 2, 'd'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList2_2s' class
  if (Kind == MCK_TypedVectorList2_2s) {
    if (Operand.isTypedVectorList<2, 2, 's'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList2_4h' class
  if (Kind == MCK_TypedVectorList2_4h) {
    if (Operand.isTypedVectorList<2, 4, 'h'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList2_4s' class
  if (Kind == MCK_TypedVectorList2_4s) {
    if (Operand.isTypedVectorList<2, 4, 's'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'VecListTwo64' class
  if (Kind == MCK_VecListTwo64) {
    if (Operand.isImplicitlyTypedVectorList<2>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList2_8b' class
  if (Kind == MCK_TypedVectorList2_8b) {
    if (Operand.isTypedVectorList<2, 8, 'b'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList2_8h' class
  if (Kind == MCK_TypedVectorList2_8h) {
    if (Operand.isTypedVectorList<2, 8, 'h'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList2_0b' class
  if (Kind == MCK_TypedVectorList2_0b) {
    if (Operand.isTypedVectorList<2, 0, 'b'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList2_0d' class
  if (Kind == MCK_TypedVectorList2_0d) {
    if (Operand.isTypedVectorList<2, 0, 'd'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList2_0h' class
  if (Kind == MCK_TypedVectorList2_0h) {
    if (Operand.isTypedVectorList<2, 0, 'h'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'TypedVectorList2_0s' class
  if (Kind == MCK_TypedVectorList2_0s) {
    if (Operand.isTypedVectorList<2, 0, 's'>())
      return MCTargetAsmParser::Match_Success;
  }

  // 'VectorIndexB' class
  if (Kind == MCK_VectorIndexB) {
    if (Operand.isVectorIndexB())
      return MCTargetAsmParser::Match_Success;
  }

  // 'VectorIndexD' class
  if (Kind == MCK_VectorIndexD) {
    if (Operand.isVectorIndexD())
      return MCTargetAsmParser::Match_Success;
  }

  // 'VectorIndexH' class
  if (Kind == MCK_VectorIndexH) {
    if (Operand.isVectorIndexH())
      return MCTargetAsmParser::Match_Success;
  }

  // 'VectorIndexS' class
  if (Kind == MCK_VectorIndexS) {
    if (Operand.isVectorIndexS())
      return MCTargetAsmParser::Match_Success;
  }

  // 'VectorReg' class
  if (Kind == MCK_VectorReg) {
    if (Operand.isVectorReg())
      return MCTargetAsmParser::Match_Success;
  }

  if (Operand.isReg()) {
    MatchClassKind OpKind;
    switch (Operand.getReg()) {
    default: OpKind = InvalidMatchClass; break;
    case ARM64::W0: OpKind = MCK_GPR32common; break;
    case ARM64::W1: OpKind = MCK_GPR32common; break;
    case ARM64::W2: OpKind = MCK_GPR32common; break;
    case ARM64::W3: OpKind = MCK_GPR32common; break;
    case ARM64::W4: OpKind = MCK_GPR32common; break;
    case ARM64::W5: OpKind = MCK_GPR32common; break;
    case ARM64::W6: OpKind = MCK_GPR32common; break;
    case ARM64::W7: OpKind = MCK_GPR32common; break;
    case ARM64::W8: OpKind = MCK_GPR32common; break;
    case ARM64::W9: OpKind = MCK_GPR32common; break;
    case ARM64::W10: OpKind = MCK_GPR32common; break;
    case ARM64::W11: OpKind = MCK_GPR32common; break;
    case ARM64::W12: OpKind = MCK_GPR32common; break;
    case ARM64::W13: OpKind = MCK_GPR32common; break;
    case ARM64::W14: OpKind = MCK_GPR32common; break;
    case ARM64::W15: OpKind = MCK_GPR32common; break;
    case ARM64::W16: OpKind = MCK_GPR32common; break;
    case ARM64::W17: OpKind = MCK_GPR32common; break;
    case ARM64::W18: OpKind = MCK_GPR32common; break;
    case ARM64::W19: OpKind = MCK_GPR32common; break;
    case ARM64::W20: OpKind = MCK_GPR32common; break;
    case ARM64::W21: OpKind = MCK_GPR32common; break;
    case ARM64::W22: OpKind = MCK_GPR32common; break;
    case ARM64::W23: OpKind = MCK_GPR32common; break;
    case ARM64::W24: OpKind = MCK_GPR32common; break;
    case ARM64::W25: OpKind = MCK_GPR32common; break;
    case ARM64::W26: OpKind = MCK_GPR32common; break;
    case ARM64::W27: OpKind = MCK_GPR32common; break;
    case ARM64::W28: OpKind = MCK_GPR32common; break;
    case ARM64::W29: OpKind = MCK_GPR32common; break;
    case ARM64::W30: OpKind = MCK_GPR32common; break;
    case ARM64::WSP: OpKind = MCK_GPR32sp; break;
    case ARM64::WZR: OpKind = MCK_GPR32; break;
    case ARM64::X0: OpKind = MCK_tcGPR64; break;
    case ARM64::X1: OpKind = MCK_tcGPR64; break;
    case ARM64::X2: OpKind = MCK_tcGPR64; break;
    case ARM64::X3: OpKind = MCK_tcGPR64; break;
    case ARM64::X4: OpKind = MCK_tcGPR64; break;
    case ARM64::X5: OpKind = MCK_tcGPR64; break;
    case ARM64::X6: OpKind = MCK_tcGPR64; break;
    case ARM64::X7: OpKind = MCK_tcGPR64; break;
    case ARM64::X8: OpKind = MCK_tcGPR64; break;
    case ARM64::X9: OpKind = MCK_tcGPR64; break;
    case ARM64::X10: OpKind = MCK_tcGPR64; break;
    case ARM64::X11: OpKind = MCK_tcGPR64; break;
    case ARM64::X12: OpKind = MCK_tcGPR64; break;
    case ARM64::X13: OpKind = MCK_tcGPR64; break;
    case ARM64::X14: OpKind = MCK_tcGPR64; break;
    case ARM64::X15: OpKind = MCK_tcGPR64; break;
    case ARM64::X16: OpKind = MCK_tcGPR64; break;
    case ARM64::X17: OpKind = MCK_tcGPR64; break;
    case ARM64::X18: OpKind = MCK_tcGPR64; break;
    case ARM64::X19: OpKind = MCK_GPR64common; break;
    case ARM64::X20: OpKind = MCK_GPR64common; break;
    case ARM64::X21: OpKind = MCK_GPR64common; break;
    case ARM64::X22: OpKind = MCK_GPR64common; break;
    case ARM64::X23: OpKind = MCK_GPR64common; break;
    case ARM64::X24: OpKind = MCK_GPR64common; break;
    case ARM64::X25: OpKind = MCK_GPR64common; break;
    case ARM64::X26: OpKind = MCK_GPR64common; break;
    case ARM64::X27: OpKind = MCK_GPR64common; break;
    case ARM64::X28: OpKind = MCK_GPR64common; break;
    case ARM64::FP: OpKind = MCK_tcGPR64; break;
    case ARM64::LR: OpKind = MCK_tcGPR64; break;
    case ARM64::SP: OpKind = MCK_GPR64sp; break;
    case ARM64::XZR: OpKind = MCK_GPR64; break;
    case ARM64::CPSR: OpKind = MCK_CCR; break;
    case ARM64::B0: OpKind = MCK_FPR8; break;
    case ARM64::B1: OpKind = MCK_FPR8; break;
    case ARM64::B2: OpKind = MCK_FPR8; break;
    case ARM64::B3: OpKind = MCK_FPR8; break;
    case ARM64::B4: OpKind = MCK_FPR8; break;
    case ARM64::B5: OpKind = MCK_FPR8; break;
    case ARM64::B6: OpKind = MCK_FPR8; break;
    case ARM64::B7: OpKind = MCK_FPR8; break;
    case ARM64::B8: OpKind = MCK_FPR8; break;
    case ARM64::B9: OpKind = MCK_FPR8; break;
    case ARM64::B10: OpKind = MCK_FPR8; break;
    case ARM64::B11: OpKind = MCK_FPR8; break;
    case ARM64::B12: OpKind = MCK_FPR8; break;
    case ARM64::B13: OpKind = MCK_FPR8; break;
    case ARM64::B14: OpKind = MCK_FPR8; break;
    case ARM64::B15: OpKind = MCK_FPR8; break;
    case ARM64::B16: OpKind = MCK_FPR8; break;
    case ARM64::B17: OpKind = MCK_FPR8; break;
    case ARM64::B18: OpKind = MCK_FPR8; break;
    case ARM64::B19: OpKind = MCK_FPR8; break;
    case ARM64::B20: OpKind = MCK_FPR8; break;
    case ARM64::B21: OpKind = MCK_FPR8; break;
    case ARM64::B22: OpKind = MCK_FPR8; break;
    case ARM64::B23: OpKind = MCK_FPR8; break;
    case ARM64::B24: OpKind = MCK_FPR8; break;
    case ARM64::B25: OpKind = MCK_FPR8; break;
    case ARM64::B26: OpKind = MCK_FPR8; break;
    case ARM64::B27: OpKind = MCK_FPR8; break;
    case ARM64::B28: OpKind = MCK_FPR8; break;
    case ARM64::B29: OpKind = MCK_FPR8; break;
    case ARM64::B30: OpKind = MCK_FPR8; break;
    case ARM64::B31: OpKind = MCK_FPR8; break;
    case ARM64::H0: OpKind = MCK_FPR16; break;
    case ARM64::H1: OpKind = MCK_FPR16; break;
    case ARM64::H2: OpKind = MCK_FPR16; break;
    case ARM64::H3: OpKind = MCK_FPR16; break;
    case ARM64::H4: OpKind = MCK_FPR16; break;
    case ARM64::H5: OpKind = MCK_FPR16; break;
    case ARM64::H6: OpKind = MCK_FPR16; break;
    case ARM64::H7: OpKind = MCK_FPR16; break;
    case ARM64::H8: OpKind = MCK_FPR16; break;
    case ARM64::H9: OpKind = MCK_FPR16; break;
    case ARM64::H10: OpKind = MCK_FPR16; break;
    case ARM64::H11: OpKind = MCK_FPR16; break;
    case ARM64::H12: OpKind = MCK_FPR16; break;
    case ARM64::H13: OpKind = MCK_FPR16; break;
    case ARM64::H14: OpKind = MCK_FPR16; break;
    case ARM64::H15: OpKind = MCK_FPR16; break;
    case ARM64::H16: OpKind = MCK_FPR16; break;
    case ARM64::H17: OpKind = MCK_FPR16; break;
    case ARM64::H18: OpKind = MCK_FPR16; break;
    case ARM64::H19: OpKind = MCK_FPR16; break;
    case ARM64::H20: OpKind = MCK_FPR16; break;
    case ARM64::H21: OpKind = MCK_FPR16; break;
    case ARM64::H22: OpKind = MCK_FPR16; break;
    case ARM64::H23: OpKind = MCK_FPR16; break;
    case ARM64::H24: OpKind = MCK_FPR16; break;
    case ARM64::H25: OpKind = MCK_FPR16; break;
    case ARM64::H26: OpKind = MCK_FPR16; break;
    case ARM64::H27: OpKind = MCK_FPR16; break;
    case ARM64::H28: OpKind = MCK_FPR16; break;
    case ARM64::H29: OpKind = MCK_FPR16; break;
    case ARM64::H30: OpKind = MCK_FPR16; break;
    case ARM64::H31: OpKind = MCK_FPR16; break;
    case ARM64::S0: OpKind = MCK_FPR32; break;
    case ARM64::S1: OpKind = MCK_FPR32; break;
    case ARM64::S2: OpKind = MCK_FPR32; break;
    case ARM64::S3: OpKind = MCK_FPR32; break;
    case ARM64::S4: OpKind = MCK_FPR32; break;
    case ARM64::S5: OpKind = MCK_FPR32; break;
    case ARM64::S6: OpKind = MCK_FPR32; break;
    case ARM64::S7: OpKind = MCK_FPR32; break;
    case ARM64::S8: OpKind = MCK_FPR32; break;
    case ARM64::S9: OpKind = MCK_FPR32; break;
    case ARM64::S10: OpKind = MCK_FPR32; break;
    case ARM64::S11: OpKind = MCK_FPR32; break;
    case ARM64::S12: OpKind = MCK_FPR32; break;
    case ARM64::S13: OpKind = MCK_FPR32; break;
    case ARM64::S14: OpKind = MCK_FPR32; break;
    case ARM64::S15: OpKind = MCK_FPR32; break;
    case ARM64::S16: OpKind = MCK_FPR32; break;
    case ARM64::S17: OpKind = MCK_FPR32; break;
    case ARM64::S18: OpKind = MCK_FPR32; break;
    case ARM64::S19: OpKind = MCK_FPR32; break;
    case ARM64::S20: OpKind = MCK_FPR32; break;
    case ARM64::S21: OpKind = MCK_FPR32; break;
    case ARM64::S22: OpKind = MCK_FPR32; break;
    case ARM64::S23: OpKind = MCK_FPR32; break;
    case ARM64::S24: OpKind = MCK_FPR32; break;
    case ARM64::S25: OpKind = MCK_FPR32; break;
    case ARM64::S26: OpKind = MCK_FPR32; break;
    case ARM64::S27: OpKind = MCK_FPR32; break;
    case ARM64::S28: OpKind = MCK_FPR32; break;
    case ARM64::S29: OpKind = MCK_FPR32; break;
    case ARM64::S30: OpKind = MCK_FPR32; break;
    case ARM64::S31: OpKind = MCK_FPR32; break;
    case ARM64::D0: OpKind = MCK_FPR64; break;
    case ARM64::D1: OpKind = MCK_FPR64; break;
    case ARM64::D2: OpKind = MCK_FPR64; break;
    case ARM64::D3: OpKind = MCK_FPR64; break;
    case ARM64::D4: OpKind = MCK_FPR64; break;
    case ARM64::D5: OpKind = MCK_FPR64; break;
    case ARM64::D6: OpKind = MCK_FPR64; break;
    case ARM64::D7: OpKind = MCK_FPR64; break;
    case ARM64::D8: OpKind = MCK_FPR64; break;
    case ARM64::D9: OpKind = MCK_FPR64; break;
    case ARM64::D10: OpKind = MCK_FPR64; break;
    case ARM64::D11: OpKind = MCK_FPR64; break;
    case ARM64::D12: OpKind = MCK_FPR64; break;
    case ARM64::D13: OpKind = MCK_FPR64; break;
    case ARM64::D14: OpKind = MCK_FPR64; break;
    case ARM64::D15: OpKind = MCK_FPR64; break;
    case ARM64::D16: OpKind = MCK_FPR64; break;
    case ARM64::D17: OpKind = MCK_FPR64; break;
    case ARM64::D18: OpKind = MCK_FPR64; break;
    case ARM64::D19: OpKind = MCK_FPR64; break;
    case ARM64::D20: OpKind = MCK_FPR64; break;
    case ARM64::D21: OpKind = MCK_FPR64; break;
    case ARM64::D22: OpKind = MCK_FPR64; break;
    case ARM64::D23: OpKind = MCK_FPR64; break;
    case ARM64::D24: OpKind = MCK_FPR64; break;
    case ARM64::D25: OpKind = MCK_FPR64; break;
    case ARM64::D26: OpKind = MCK_FPR64; break;
    case ARM64::D27: OpKind = MCK_FPR64; break;
    case ARM64::D28: OpKind = MCK_FPR64; break;
    case ARM64::D29: OpKind = MCK_FPR64; break;
    case ARM64::D30: OpKind = MCK_FPR64; break;
    case ARM64::D31: OpKind = MCK_FPR64; break;
    case ARM64::Q0: OpKind = MCK_FPR128_lo; break;
    case ARM64::Q1: OpKind = MCK_FPR128_lo; break;
    case ARM64::Q2: OpKind = MCK_FPR128_lo; break;
    case ARM64::Q3: OpKind = MCK_FPR128_lo; break;
    case ARM64::Q4: OpKind = MCK_FPR128_lo; break;
    case ARM64::Q5: OpKind = MCK_FPR128_lo; break;
    case ARM64::Q6: OpKind = MCK_FPR128_lo; break;
    case ARM64::Q7: OpKind = MCK_FPR128_lo; break;
    case ARM64::Q8: OpKind = MCK_FPR128_lo; break;
    case ARM64::Q9: OpKind = MCK_FPR128_lo; break;
    case ARM64::Q10: OpKind = MCK_FPR128_lo; break;
    case ARM64::Q11: OpKind = MCK_FPR128_lo; break;
    case ARM64::Q12: OpKind = MCK_FPR128_lo; break;
    case ARM64::Q13: OpKind = MCK_FPR128_lo; break;
    case ARM64::Q14: OpKind = MCK_FPR128_lo; break;
    case ARM64::Q15: OpKind = MCK_FPR128_lo; break;
    case ARM64::Q16: OpKind = MCK_FPR128; break;
    case ARM64::Q17: OpKind = MCK_FPR128; break;
    case ARM64::Q18: OpKind = MCK_FPR128; break;
    case ARM64::Q19: OpKind = MCK_FPR128; break;
    case ARM64::Q20: OpKind = MCK_FPR128; break;
    case ARM64::Q21: OpKind = MCK_FPR128; break;
    case ARM64::Q22: OpKind = MCK_FPR128; break;
    case ARM64::Q23: OpKind = MCK_FPR128; break;
    case ARM64::Q24: OpKind = MCK_FPR128; break;
    case ARM64::Q25: OpKind = MCK_FPR128; break;
    case ARM64::Q26: OpKind = MCK_FPR128; break;
    case ARM64::Q27: OpKind = MCK_FPR128; break;
    case ARM64::Q28: OpKind = MCK_FPR128; break;
    case ARM64::Q29: OpKind = MCK_FPR128; break;
    case ARM64::Q30: OpKind = MCK_FPR128; break;
    case ARM64::Q31: OpKind = MCK_FPR128; break;
    case ARM64::D0_D1: OpKind = MCK_DD; break;
    case ARM64::D1_D2: OpKind = MCK_DD; break;
    case ARM64::D2_D3: OpKind = MCK_DD; break;
    case ARM64::D3_D4: OpKind = MCK_DD; break;
    case ARM64::D4_D5: OpKind = MCK_DD; break;
    case ARM64::D5_D6: OpKind = MCK_DD; break;
    case ARM64::D6_D7: OpKind = MCK_DD; break;
    case ARM64::D7_D8: OpKind = MCK_DD; break;
    case ARM64::D8_D9: OpKind = MCK_DD; break;
    case ARM64::D9_D10: OpKind = MCK_DD; break;
    case ARM64::D10_D11: OpKind = MCK_DD; break;
    case ARM64::D11_D12: OpKind = MCK_DD; break;
    case ARM64::D12_D13: OpKind = MCK_DD; break;
    case ARM64::D13_D14: OpKind = MCK_DD; break;
    case ARM64::D14_D15: OpKind = MCK_DD; break;
    case ARM64::D15_D16: OpKind = MCK_DD; break;
    case ARM64::D16_D17: OpKind = MCK_DD; break;
    case ARM64::D17_D18: OpKind = MCK_DD; break;
    case ARM64::D18_D19: OpKind = MCK_DD; break;
    case ARM64::D19_D20: OpKind = MCK_DD; break;
    case ARM64::D20_D21: OpKind = MCK_DD; break;
    case ARM64::D21_D22: OpKind = MCK_DD; break;
    case ARM64::D22_D23: OpKind = MCK_DD; break;
    case ARM64::D23_D24: OpKind = MCK_DD; break;
    case ARM64::D24_D25: OpKind = MCK_DD; break;
    case ARM64::D25_D26: OpKind = MCK_DD; break;
    case ARM64::D26_D27: OpKind = MCK_DD; break;
    case ARM64::D27_D28: OpKind = MCK_DD; break;
    case ARM64::D28_D29: OpKind = MCK_DD; break;
    case ARM64::D29_D30: OpKind = MCK_DD; break;
    case ARM64::D30_D31: OpKind = MCK_DD; break;
    case ARM64::D31_D0: OpKind = MCK_DD; break;
    case ARM64::D0_D1_D2_D3: OpKind = MCK_DDDD; break;
    case ARM64::D1_D2_D3_D4: OpKind = MCK_DDDD; break;
    case ARM64::D2_D3_D4_D5: OpKind = MCK_DDDD; break;
    case ARM64::D3_D4_D5_D6: OpKind = MCK_DDDD; break;
    case ARM64::D4_D5_D6_D7: OpKind = MCK_DDDD; break;
    case ARM64::D5_D6_D7_D8: OpKind = MCK_DDDD; break;
    case ARM64::D6_D7_D8_D9: OpKind = MCK_DDDD; break;
    case ARM64::D7_D8_D9_D10: OpKind = MCK_DDDD; break;
    case ARM64::D8_D9_D10_D11: OpKind = MCK_DDDD; break;
    case ARM64::D9_D10_D11_D12: OpKind = MCK_DDDD; break;
    case ARM64::D10_D11_D12_D13: OpKind = MCK_DDDD; break;
    case ARM64::D11_D12_D13_D14: OpKind = MCK_DDDD; break;
    case ARM64::D12_D13_D14_D15: OpKind = MCK_DDDD; break;
    case ARM64::D13_D14_D15_D16: OpKind = MCK_DDDD; break;
    case ARM64::D14_D15_D16_D17: OpKind = MCK_DDDD; break;
    case ARM64::D15_D16_D17_D18: OpKind = MCK_DDDD; break;
    case ARM64::D16_D17_D18_D19: OpKind = MCK_DDDD; break;
    case ARM64::D17_D18_D19_D20: OpKind = MCK_DDDD; break;
    case ARM64::D18_D19_D20_D21: OpKind = MCK_DDDD; break;
    case ARM64::D19_D20_D21_D22: OpKind = MCK_DDDD; break;
    case ARM64::D20_D21_D22_D23: OpKind = MCK_DDDD; break;
    case ARM64::D21_D22_D23_D24: OpKind = MCK_DDDD; break;
    case ARM64::D22_D23_D24_D25: OpKind = MCK_DDDD; break;
    case ARM64::D23_D24_D25_D26: OpKind = MCK_DDDD; break;
    case ARM64::D24_D25_D26_D27: OpKind = MCK_DDDD; break;
    case ARM64::D25_D26_D27_D28: OpKind = MCK_DDDD; break;
    case ARM64::D26_D27_D28_D29: OpKind = MCK_DDDD; break;
    case ARM64::D27_D28_D29_D30: OpKind = MCK_DDDD; break;
    case ARM64::D28_D29_D30_D31: OpKind = MCK_DDDD; break;
    case ARM64::D29_D30_D31_D0: OpKind = MCK_DDDD; break;
    case ARM64::D30_D31_D0_D1: OpKind = MCK_DDDD; break;
    case ARM64::D31_D0_D1_D2: OpKind = MCK_DDDD; break;
    case ARM64::D0_D1_D2: OpKind = MCK_DDD; break;
    case ARM64::D1_D2_D3: OpKind = MCK_DDD; break;
    case ARM64::D2_D3_D4: OpKind = MCK_DDD; break;
    case ARM64::D3_D4_D5: OpKind = MCK_DDD; break;
    case ARM64::D4_D5_D6: OpKind = MCK_DDD; break;
    case ARM64::D5_D6_D7: OpKind = MCK_DDD; break;
    case ARM64::D6_D7_D8: OpKind = MCK_DDD; break;
    case ARM64::D7_D8_D9: OpKind = MCK_DDD; break;
    case ARM64::D8_D9_D10: OpKind = MCK_DDD; break;
    case ARM64::D9_D10_D11: OpKind = MCK_DDD; break;
    case ARM64::D10_D11_D12: OpKind = MCK_DDD; break;
    case ARM64::D11_D12_D13: OpKind = MCK_DDD; break;
    case ARM64::D12_D13_D14: OpKind = MCK_DDD; break;
    case ARM64::D13_D14_D15: OpKind = MCK_DDD; break;
    case ARM64::D14_D15_D16: OpKind = MCK_DDD; break;
    case ARM64::D15_D16_D17: OpKind = MCK_DDD; break;
    case ARM64::D16_D17_D18: OpKind = MCK_DDD; break;
    case ARM64::D17_D18_D19: OpKind = MCK_DDD; break;
    case ARM64::D18_D19_D20: OpKind = MCK_DDD; break;
    case ARM64::D19_D20_D21: OpKind = MCK_DDD; break;
    case ARM64::D20_D21_D22: OpKind = MCK_DDD; break;
    case ARM64::D21_D22_D23: OpKind = MCK_DDD; break;
    case ARM64::D22_D23_D24: OpKind = MCK_DDD; break;
    case ARM64::D23_D24_D25: OpKind = MCK_DDD; break;
    case ARM64::D24_D25_D26: OpKind = MCK_DDD; break;
    case ARM64::D25_D26_D27: OpKind = MCK_DDD; break;
    case ARM64::D26_D27_D28: OpKind = MCK_DDD; break;
    case ARM64::D27_D28_D29: OpKind = MCK_DDD; break;
    case ARM64::D28_D29_D30: OpKind = MCK_DDD; break;
    case ARM64::D29_D30_D31: OpKind = MCK_DDD; break;
    case ARM64::D30_D31_D0: OpKind = MCK_DDD; break;
    case ARM64::D31_D0_D1: OpKind = MCK_DDD; break;
    case ARM64::Q0_Q1: OpKind = MCK_Reg19; break;
    case ARM64::Q1_Q2: OpKind = MCK_Reg19; break;
    case ARM64::Q2_Q3: OpKind = MCK_Reg19; break;
    case ARM64::Q3_Q4: OpKind = MCK_Reg19; break;
    case ARM64::Q4_Q5: OpKind = MCK_Reg19; break;
    case ARM64::Q5_Q6: OpKind = MCK_Reg19; break;
    case ARM64::Q6_Q7: OpKind = MCK_Reg19; break;
    case ARM64::Q7_Q8: OpKind = MCK_Reg19; break;
    case ARM64::Q8_Q9: OpKind = MCK_Reg19; break;
    case ARM64::Q9_Q10: OpKind = MCK_Reg19; break;
    case ARM64::Q10_Q11: OpKind = MCK_Reg19; break;
    case ARM64::Q11_Q12: OpKind = MCK_Reg19; break;
    case ARM64::Q12_Q13: OpKind = MCK_Reg19; break;
    case ARM64::Q13_Q14: OpKind = MCK_Reg19; break;
    case ARM64::Q14_Q15: OpKind = MCK_Reg19; break;
    case ARM64::Q15_Q16: OpKind = MCK_Reg20; break;
    case ARM64::Q16_Q17: OpKind = MCK_QQ; break;
    case ARM64::Q17_Q18: OpKind = MCK_QQ; break;
    case ARM64::Q18_Q19: OpKind = MCK_QQ; break;
    case ARM64::Q19_Q20: OpKind = MCK_QQ; break;
    case ARM64::Q20_Q21: OpKind = MCK_QQ; break;
    case ARM64::Q21_Q22: OpKind = MCK_QQ; break;
    case ARM64::Q22_Q23: OpKind = MCK_QQ; break;
    case ARM64::Q23_Q24: OpKind = MCK_QQ; break;
    case ARM64::Q24_Q25: OpKind = MCK_QQ; break;
    case ARM64::Q25_Q26: OpKind = MCK_QQ; break;
    case ARM64::Q26_Q27: OpKind = MCK_QQ; break;
    case ARM64::Q27_Q28: OpKind = MCK_QQ; break;
    case ARM64::Q28_Q29: OpKind = MCK_QQ; break;
    case ARM64::Q29_Q30: OpKind = MCK_QQ; break;
    case ARM64::Q30_Q31: OpKind = MCK_QQ; break;
    case ARM64::Q31_Q0: OpKind = MCK_Reg22; break;
    case ARM64::Q0_Q1_Q2_Q3: OpKind = MCK_Reg23; break;
    case ARM64::Q1_Q2_Q3_Q4: OpKind = MCK_Reg23; break;
    case ARM64::Q2_Q3_Q4_Q5: OpKind = MCK_Reg23; break;
    case ARM64::Q3_Q4_Q5_Q6: OpKind = MCK_Reg23; break;
    case ARM64::Q4_Q5_Q6_Q7: OpKind = MCK_Reg23; break;
    case ARM64::Q5_Q6_Q7_Q8: OpKind = MCK_Reg23; break;
    case ARM64::Q6_Q7_Q8_Q9: OpKind = MCK_Reg23; break;
    case ARM64::Q7_Q8_Q9_Q10: OpKind = MCK_Reg23; break;
    case ARM64::Q8_Q9_Q10_Q11: OpKind = MCK_Reg23; break;
    case ARM64::Q9_Q10_Q11_Q12: OpKind = MCK_Reg23; break;
    case ARM64::Q10_Q11_Q12_Q13: OpKind = MCK_Reg23; break;
    case ARM64::Q11_Q12_Q13_Q14: OpKind = MCK_Reg23; break;
    case ARM64::Q12_Q13_Q14_Q15: OpKind = MCK_Reg23; break;
    case ARM64::Q13_Q14_Q15_Q16: OpKind = MCK_Reg24; break;
    case ARM64::Q14_Q15_Q16_Q17: OpKind = MCK_Reg25; break;
    case ARM64::Q15_Q16_Q17_Q18: OpKind = MCK_Reg26; break;
    case ARM64::Q16_Q17_Q18_Q19: OpKind = MCK_QQQQ; break;
    case ARM64::Q17_Q18_Q19_Q20: OpKind = MCK_QQQQ; break;
    case ARM64::Q18_Q19_Q20_Q21: OpKind = MCK_QQQQ; break;
    case ARM64::Q19_Q20_Q21_Q22: OpKind = MCK_QQQQ; break;
    case ARM64::Q20_Q21_Q22_Q23: OpKind = MCK_QQQQ; break;
    case ARM64::Q21_Q22_Q23_Q24: OpKind = MCK_QQQQ; break;
    case ARM64::Q22_Q23_Q24_Q25: OpKind = MCK_QQQQ; break;
    case ARM64::Q23_Q24_Q25_Q26: OpKind = MCK_QQQQ; break;
    case ARM64::Q24_Q25_Q26_Q27: OpKind = MCK_QQQQ; break;
    case ARM64::Q25_Q26_Q27_Q28: OpKind = MCK_QQQQ; break;
    case ARM64::Q26_Q27_Q28_Q29: OpKind = MCK_QQQQ; break;
    case ARM64::Q27_Q28_Q29_Q30: OpKind = MCK_QQQQ; break;
    case ARM64::Q28_Q29_Q30_Q31: OpKind = MCK_QQQQ; break;
    case ARM64::Q29_Q30_Q31_Q0: OpKind = MCK_Reg31; break;
    case ARM64::Q30_Q31_Q0_Q1: OpKind = MCK_Reg32; break;
    case ARM64::Q31_Q0_Q1_Q2: OpKind = MCK_Reg33; break;
    case ARM64::Q0_Q1_Q2: OpKind = MCK_Reg34; break;
    case ARM64::Q1_Q2_Q3: OpKind = MCK_Reg34; break;
    case ARM64::Q2_Q3_Q4: OpKind = MCK_Reg34; break;
    case ARM64::Q3_Q4_Q5: OpKind = MCK_Reg34; break;
    case ARM64::Q4_Q5_Q6: OpKind = MCK_Reg34; break;
    case ARM64::Q5_Q6_Q7: OpKind = MCK_Reg34; break;
    case ARM64::Q6_Q7_Q8: OpKind = MCK_Reg34; break;
    case ARM64::Q7_Q8_Q9: OpKind = MCK_Reg34; break;
    case ARM64::Q8_Q9_Q10: OpKind = MCK_Reg34; break;
    case ARM64::Q9_Q10_Q11: OpKind = MCK_Reg34; break;
    case ARM64::Q10_Q11_Q12: OpKind = MCK_Reg34; break;
    case ARM64::Q11_Q12_Q13: OpKind = MCK_Reg34; break;
    case ARM64::Q12_Q13_Q14: OpKind = MCK_Reg34; break;
    case ARM64::Q13_Q14_Q15: OpKind = MCK_Reg34; break;
    case ARM64::Q14_Q15_Q16: OpKind = MCK_Reg35; break;
    case ARM64::Q15_Q16_Q17: OpKind = MCK_Reg36; break;
    case ARM64::Q16_Q17_Q18: OpKind = MCK_QQQ; break;
    case ARM64::Q17_Q18_Q19: OpKind = MCK_QQQ; break;
    case ARM64::Q18_Q19_Q20: OpKind = MCK_QQQ; break;
    case ARM64::Q19_Q20_Q21: OpKind = MCK_QQQ; break;
    case ARM64::Q20_Q21_Q22: OpKind = MCK_QQQ; break;
    case ARM64::Q21_Q22_Q23: OpKind = MCK_QQQ; break;
    case ARM64::Q22_Q23_Q24: OpKind = MCK_QQQ; break;
    case ARM64::Q23_Q24_Q25: OpKind = MCK_QQQ; break;
    case ARM64::Q24_Q25_Q26: OpKind = MCK_QQQ; break;
    case ARM64::Q25_Q26_Q27: OpKind = MCK_QQQ; break;
    case ARM64::Q26_Q27_Q28: OpKind = MCK_QQQ; break;
    case ARM64::Q27_Q28_Q29: OpKind = MCK_QQQ; break;
    case ARM64::Q28_Q29_Q30: OpKind = MCK_QQQ; break;
    case ARM64::Q29_Q30_Q31: OpKind = MCK_QQQ; break;
    case ARM64::Q30_Q31_Q0: OpKind = MCK_Reg39; break;
    case ARM64::Q31_Q0_Q1: OpKind = MCK_Reg40; break;
    }
    return isSubclass(OpKind, Kind) ? MCTargetAsmParser::Match_Success :
                                      MCTargetAsmParser::Match_InvalidOperand;
  }

  return MCTargetAsmParser::Match_InvalidOperand;
}

unsigned ARM64AsmParser::
ComputeAvailableFeatures(uint64_t FB) const {
  unsigned Features = 0;
  return Features;
}

static const char *const MnemonicTable =
    "\003abs\003adc\004adcs\003add\005addhn\006addhn2\004addp\004adds\004add"
    "v\003adr\004adrp\004aesd\004aese\006aesimc\005aesmc\003and\004ands\003a"
    "sr\004asrv\001b\003bfm\003bic\004bics\003bif\003bit\002bl\003blr\002br\003"
    "brk\003bsl\004cbnz\003cbz\004ccmn\004ccmp\004cinc\004cinv\005clrex\003c"
    "ls\003clz\004cmeq\004cmge\004cmgt\004cmhi\004cmhs\004cmle\004cmlo\004cm"
    "ls\004cmlt\005cmtst\004cneg\003cnt\004csel\004cset\005csetm\005csinc\005"
    "csinv\005csneg\005dcps1\005dcps2\005dcps3\003dmb\004drps\003dsb\003dup\003"
    "eon\003eor\004eret\003ext\004extr\004fabd\004fabs\005facge\005facgt\005"
    "facle\005faclt\004fadd\005faddp\005fccmp\006fccmpe\005fcmeq\005fcmge\005"
    "fcmgt\005fcmle\005fcmlt\004fcmp\005fcmpe\005fcsel\004fcvt\006fcvtas\006"
    "fcvtau\005fcvtl\006fcvtl2\006fcvtms\006fcvtmu\005fcvtn\006fcvtn2\006fcv"
    "tns\006fcvtnu\006fcvtps\006fcvtpu\006fcvtxn\007fcvtxn2\006fcvtzs\006fcv"
    "tzu\004fdiv\005fmadd\004fmax\006fmaxnm\007fmaxnmp\007fmaxnmv\005fmaxp\005"
    "fmaxv\004fmin\006fminnm\007fminnmp\007fminnmv\005fminp\005fminv\004fmla"
    "\004fmls\004fmov\005fmsub\004fmul\005fmulx\004fneg\006fnmadd\006fnmsub\005"
    "fnmul\006frecpe\006frecps\006frecpx\006frinta\006frinti\006frintm\006fr"
    "intn\006frintp\006frintx\006frintz\007frsqrte\007frsqrts\005fsqrt\004fs"
    "ub\004hint\003hlt\003hvc\003ins\003isb\003ld1\004ld1r\003ld2\004ld2r\003"
    "ld3\004ld3r\003ld4\004ld4r\004ldar\005ldarb\005ldarh\005ldaxp\005ldaxr\006"
    "ldaxrb\006ldaxrh\004ldnp\003ldp\005ldpsw\003ldr\004ldrb\004ldrh\005ldrs"
    "b\005ldrsh\005ldrsw\004ldtr\005ldtrb\005ldtrh\006ldtrsb\006ldtrsh\006ld"
    "trsw\004ldur\005ldurb\005ldurh\006ldursb\006ldursh\006ldursw\004ldxp\004"
    "ldxr\005ldxrb\005ldxrh\003lsl\004lslv\003lsr\004lsrv\004madd\003mla\003"
    "mls\004mneg\003mov\004movi\004movk\004movn\004movz\003mrs\003msr\004msu"
    "b\003mul\003mvn\004mvni\003neg\004negs\003ngc\004ngcs\003nop\003not\003"
    "orn\003orr\004pmul\005pmull\006pmull2\004prfm\005prfum\006raddhn\007rad"
    "dhn2\004rbit\003ret\003rev\005rev16\005rev32\005rev64\003ror\004rorv\005"
    "rshrn\006rshrn2\006rsubhn\007rsubhn2\004saba\005sabal\006sabal2\004sabd"
    "\005sabdl\006sabdl2\006sadalp\005saddl\006saddl2\006saddlp\006saddlv\005"
    "saddw\006saddw2\003sbc\004sbcs\004sbfm\005scvtf\004sdiv\003sev\004sevl\005"
    "sha1c\005sha1h\005sha1m\005sha1p\007sha1su0\007sha1su1\007sha256h\010sh"
    "a256h2\tsha256su0\tsha256su1\005shadd\003shl\004shll\005shll2\004shrn\005"
    "shrn2\005shsub\003sli\006smaddl\004smax\005smaxp\005smaxv\003smc\004smi"
    "n\005sminp\005sminv\005smlal\006smlal2\005smlsl\006smlsl2\006smnegl\004"
    "smov\006smsubl\005smulh\005smull\006smull2\005sqabs\005sqadd\007sqdmlal"
    "\010sqdmlal2\007sqdmlsl\010sqdmlsl2\007sqdmulh\007sqdmull\010sqdmull2\005"
    "sqneg\010sqrdmulh\006sqrshl\007sqrshrn\010sqrshrn2\010sqrshrun\tsqrshru"
    "n2\005sqshl\006sqshlu\006sqshrn\007sqshrn2\007sqshrun\010sqshrun2\005sq"
    "sub\005sqxtn\006sqxtn2\006sqxtun\007sqxtun2\006srhadd\003sri\005srshl\005"
    "srshr\005srsra\004sshl\005sshll\006sshll2\004sshr\004ssra\005ssubl\006s"
    "subl2\005ssubw\006ssubw2\003st1\003st2\003st3\003st4\004stlr\005stlrb\005"
    "stlrh\005stlxp\005stlxr\006stlxrb\006stlxrh\004stnp\003stp\003str\004st"
    "rb\004strh\004sttr\005sttrb\005sttrh\004stur\005sturb\005sturh\004stxp\004"
    "stxr\005stxrb\005stxrh\003sub\005subhn\006subhn2\004subs\006suqadd\003s"
    "vc\004sxtb\004sxth\004sxtl\005sxtl2\004sxtw\003sys\004sysl\003tbl\004tb"
    "nz\003tbx\003tbz\004trn1\004trn2\003tst\004uaba\005uabal\006uabal2\004u"
    "abd\005uabdl\006uabdl2\006uadalp\005uaddl\006uaddl2\006uaddlp\006uaddlv"
    "\005uaddw\006uaddw2\004ubfm\005ucvtf\004udiv\005uhadd\005uhsub\006umadd"
    "l\004umax\005umaxp\005umaxv\004umin\005uminp\005uminv\005umlal\006umlal"
    "2\005umlsl\006umlsl2\006umnegl\004umov\006umsubl\005umulh\005umull\006u"
    "mull2\005uqadd\006uqrshl\007uqrshrn\010uqrshrn2\005uqshl\006uqshrn\007u"
    "qshrn2\005uqsub\005uqxtn\006uqxtn2\006urecpe\006urhadd\005urshl\005ursh"
    "r\007ursqrte\005ursra\004ushl\005ushll\006ushll2\004ushr\006usqadd\004u"
    "sra\005usubl\006usubl2\005usubw\006usubw2\004uxtb\004uxth\004uxtl\005ux"
    "tl2\004uxtw\004uzp1\004uzp2\003wfe\003wfi\003xtn\004xtn2\005yield\004zi"
    "p1\004zip2";

namespace {
  struct MatchEntry {
    uint16_t Mnemonic;
    uint16_t Opcode;
    uint16_t ConvertFn;
    uint8_t RequiredFeatures;
    uint8_t Classes[7];
    StringRef getMnemonic() const {
      return StringRef(MnemonicTable + Mnemonic + 1,
                       MnemonicTable[Mnemonic]);
    }
  };

  // Predicate for searching for an opcode.
  struct LessOpcode {
    bool operator()(const MatchEntry &LHS, StringRef RHS) {
      return LHS.getMnemonic() < RHS;
    }
    bool operator()(StringRef LHS, const MatchEntry &RHS) {
      return LHS < RHS.getMnemonic();
    }
    bool operator()(const MatchEntry &LHS, const MatchEntry &RHS) {
      return LHS.getMnemonic() < RHS.getMnemonic();
    }
  };
} // end anonymous namespace.

static const MatchEntry MatchTable0[] = {
  { 0 /* abs */, ARM64::ABSv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 0 /* abs */, ARM64::ABSv16i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 0 /* abs */, ARM64::ABSv2i64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 0 /* abs */, ARM64::ABSv2i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 0 /* abs */, ARM64::ABSv4i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 0 /* abs */, ARM64::ABSv4i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 0 /* abs */, ARM64::ABSv8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 0 /* abs */, ARM64::ABSv8i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 0 /* abs */, ARM64::ABSv16i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 0 /* abs */, ARM64::ABSv2i64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 0 /* abs */, ARM64::ABSv2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 0 /* abs */, ARM64::ABSv4i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 0 /* abs */, ARM64::ABSv4i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 0 /* abs */, ARM64::ABSv8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 0 /* abs */, ARM64::ABSv8i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 4 /* adc */, ARM64::ADCWr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 4 /* adc */, ARM64::ADCXr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 8 /* adcs */, ARM64::ADCSWr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 8 /* adcs */, ARM64::ADCSXr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 13 /* add */, ARM64::ADDWrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 13 /* add */, ARM64::ADDWrx, Convert__Reg1_0__Reg1_1__Reg1_2__imm_16, 0, { MCK_GPR32sp, MCK_GPR32sp, MCK_GPR32 }, },
  { 13 /* add */, ARM64::ADDXrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 13 /* add */, ARM64::ADDXrx64, Convert__Reg1_0__Reg1_1__Reg1_2__imm_24, 0, { MCK_GPR64sp, MCK_GPR64sp, MCK_GPR64 }, },
  { 13 /* add */, ARM64::ADDv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 13 /* add */, ARM64::ADDv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 13 /* add */, ARM64::ADDv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 13 /* add */, ARM64::ADDv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 13 /* add */, ARM64::ADDv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 13 /* add */, ARM64::ADDv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 13 /* add */, ARM64::ADDv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 13 /* add */, ARM64::ADDv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 13 /* add */, ARM64::ADDWrs, Convert__Reg1_0__Reg1_1__Reg1_2__ArithmeticShifter1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_ArithmeticShifter }, },
  { 13 /* add */, ARM64::ADDWrx, Convert__Reg1_0__Reg1_1__Reg1_2__Extend1_3, 0, { MCK_GPR32sp, MCK_GPR32sp, MCK_GPR32, MCK_Extend }, },
  { 13 /* add */, ARM64::ADDWri, Convert__Reg1_0__Reg1_1__Imm1_2__AddSubShifter1_3, 0, { MCK_GPR32sp, MCK_GPR32sp, MCK_Imm, MCK_AddSubShifter }, },
  { 13 /* add */, ARM64::ADDXrs, Convert__Reg1_0__Reg1_1__Reg1_2__ArithmeticShifter1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_ArithmeticShifter }, },
  { 13 /* add */, ARM64::ADDXrx, Convert__Reg1_0__Reg1_1__Reg1_2__Extend641_3, 0, { MCK_GPR64sp, MCK_GPR64sp, MCK_GPR32, MCK_Extend64 }, },
  { 13 /* add */, ARM64::ADDXrx64, Convert__Reg1_0__Reg1_1__Reg1_2__ExtendLSL641_3, 0, { MCK_GPR64sp, MCK_GPR64sp, MCK_GPR64, MCK_ExtendLSL64 }, },
  { 13 /* add */, ARM64::ADDXri, Convert__Reg1_0__Reg1_1__Imm1_2__AddSubShifter1_3, 0, { MCK_GPR64sp, MCK_GPR64sp, MCK_Imm, MCK_AddSubShifter }, },
  { 13 /* add */, ARM64::ADDv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 13 /* add */, ARM64::ADDv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 13 /* add */, ARM64::ADDv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 13 /* add */, ARM64::ADDv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 13 /* add */, ARM64::ADDv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 13 /* add */, ARM64::ADDv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 13 /* add */, ARM64::ADDv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 17 /* addhn */, ARM64::ADDHNv2i64_v2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 17 /* addhn */, ARM64::ADDHNv4i32_v4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 17 /* addhn */, ARM64::ADDHNv8i16_v8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 17 /* addhn */, ARM64::ADDHNv2i64_v2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 17 /* addhn */, ARM64::ADDHNv4i32_v4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 17 /* addhn */, ARM64::ADDHNv8i16_v8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 23 /* addhn2 */, ARM64::ADDHNv8i16_v16i8, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 23 /* addhn2 */, ARM64::ADDHNv2i64_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 23 /* addhn2 */, ARM64::ADDHNv4i32_v8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 23 /* addhn2 */, ARM64::ADDHNv8i16_v16i8, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 23 /* addhn2 */, ARM64::ADDHNv2i64_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 23 /* addhn2 */, ARM64::ADDHNv4i32_v8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 30 /* addp */, ARM64::ADDPv2i64p, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_FPR64, MCK_VectorReg }, },
  { 30 /* addp */, ARM64::ADDPv2i64p, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR64, MCK_VectorReg, MCK__DOT_2d }, },
  { 30 /* addp */, ARM64::ADDPv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 30 /* addp */, ARM64::ADDPv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 30 /* addp */, ARM64::ADDPv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 30 /* addp */, ARM64::ADDPv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 30 /* addp */, ARM64::ADDPv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 30 /* addp */, ARM64::ADDPv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 30 /* addp */, ARM64::ADDPv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 30 /* addp */, ARM64::ADDPv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 30 /* addp */, ARM64::ADDPv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 30 /* addp */, ARM64::ADDPv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 30 /* addp */, ARM64::ADDPv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 30 /* addp */, ARM64::ADDPv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 30 /* addp */, ARM64::ADDPv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 30 /* addp */, ARM64::ADDPv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 35 /* adds */, ARM64::ADDSWrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 35 /* adds */, ARM64::ADDSWrx, Convert__Reg1_0__Reg1_1__Reg1_2__imm_16, 0, { MCK_GPR32, MCK_GPR32sp, MCK_GPR32 }, },
  { 35 /* adds */, ARM64::ADDSXrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 35 /* adds */, ARM64::ADDSXrx64, Convert__Reg1_0__Reg1_1__Reg1_2__imm_24, 0, { MCK_GPR64, MCK_GPR64sp, MCK_GPR64 }, },
  { 35 /* adds */, ARM64::ADDSWrs, Convert__Reg1_0__Reg1_1__Reg1_2__ArithmeticShifter1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_ArithmeticShifter }, },
  { 35 /* adds */, ARM64::ADDSWrx, Convert__Reg1_0__Reg1_1__Reg1_2__Extend1_3, 0, { MCK_GPR32, MCK_GPR32sp, MCK_GPR32, MCK_Extend }, },
  { 35 /* adds */, ARM64::ADDSWri, Convert__Reg1_0__Reg1_1__Imm1_2__AddSubShifter1_3, 0, { MCK_GPR32, MCK_GPR32sp, MCK_Imm, MCK_AddSubShifter }, },
  { 35 /* adds */, ARM64::ADDSXrs, Convert__Reg1_0__Reg1_1__Reg1_2__ArithmeticShifter1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_ArithmeticShifter }, },
  { 35 /* adds */, ARM64::ADDSXrx, Convert__Reg1_0__Reg1_1__Reg1_2__Extend1_3, 0, { MCK_GPR64, MCK_GPR64sp, MCK_GPR32, MCK_Extend }, },
  { 35 /* adds */, ARM64::ADDSXrx64, Convert__Reg1_0__Reg1_1__Reg1_2__ExtendLSL641_3, 0, { MCK_GPR64, MCK_GPR64sp, MCK_GPR64, MCK_ExtendLSL64 }, },
  { 35 /* adds */, ARM64::ADDSXri, Convert__Reg1_0__Reg1_1__Imm1_2__AddSubShifter1_3, 0, { MCK_GPR64, MCK_GPR64sp, MCK_Imm, MCK_AddSubShifter }, },
  { 40 /* addv */, ARM64::ADDVv16i8v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_FPR8, MCK_VectorReg }, },
  { 40 /* addv */, ARM64::ADDVv4i16v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_FPR16, MCK_VectorReg }, },
  { 40 /* addv */, ARM64::ADDVv4i32v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_FPR32, MCK_VectorReg }, },
  { 40 /* addv */, ARM64::ADDVv8i8v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_FPR8, MCK_VectorReg }, },
  { 40 /* addv */, ARM64::ADDVv8i16v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_FPR16, MCK_VectorReg }, },
  { 40 /* addv */, ARM64::ADDVv16i8v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR8, MCK_VectorReg, MCK__DOT_16b }, },
  { 40 /* addv */, ARM64::ADDVv8i8v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR8, MCK_VectorReg, MCK__DOT_8b }, },
  { 40 /* addv */, ARM64::ADDVv4i16v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR16, MCK_VectorReg, MCK__DOT_4h }, },
  { 40 /* addv */, ARM64::ADDVv8i16v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR16, MCK_VectorReg, MCK__DOT_8h }, },
  { 40 /* addv */, ARM64::ADDVv4i32v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_4s }, },
  { 45 /* adr */, ARM64::ADR, Convert__Reg1_0__AdrLabel1_1, 0, { MCK_GPR64, MCK_AdrLabel }, },
  { 49 /* adrp */, ARM64::ADRP, Convert__Reg1_0__AdrpLabel1_1, 0, { MCK_GPR64, MCK_AdrpLabel }, },
  { 54 /* aesd */, ARM64::AESDrr, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 54 /* aesd */, ARM64::AESDrr, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 59 /* aese */, ARM64::AESErr, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 59 /* aese */, ARM64::AESErr, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 64 /* aesimc */, ARM64::AESIMCrr, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 64 /* aesimc */, ARM64::AESIMCrr, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 71 /* aesmc */, ARM64::AESMCrr, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 71 /* aesmc */, ARM64::AESMCrr, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 77 /* and */, ARM64::ANDWrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 77 /* and */, ARM64::ANDWri, Convert__Reg1_0__Reg1_1__LogicalImm321_2, 0, { MCK_GPR32sp, MCK_GPR32, MCK_LogicalImm32 }, },
  { 77 /* and */, ARM64::ANDXrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 77 /* and */, ARM64::ANDXri, Convert__Reg1_0__Reg1_1__LogicalImm641_2, 0, { MCK_GPR64sp, MCK_GPR64, MCK_LogicalImm64 }, },
  { 77 /* and */, ARM64::ANDv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 77 /* and */, ARM64::ANDv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 77 /* and */, ARM64::ANDWrs, Convert__Reg1_0__Reg1_1__Reg1_2__Shifter1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_Shifter }, },
  { 77 /* and */, ARM64::ANDXrs, Convert__Reg1_0__Reg1_1__Reg1_2__Shifter1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_Shifter }, },
  { 77 /* and */, ARM64::ANDv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 77 /* and */, ARM64::ANDv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 81 /* ands */, ARM64::ANDSWrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 81 /* ands */, ARM64::ANDSWri, Convert__Reg1_0__Reg1_1__LogicalImm321_2, 0, { MCK_GPR32, MCK_GPR32, MCK_LogicalImm32 }, },
  { 81 /* ands */, ARM64::ANDSXrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 81 /* ands */, ARM64::ANDSXri, Convert__Reg1_0__Reg1_1__LogicalImm641_2, 0, { MCK_GPR64, MCK_GPR64, MCK_LogicalImm64 }, },
  { 81 /* ands */, ARM64::ANDSWrs, Convert__Reg1_0__Reg1_1__Reg1_2__Shifter1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_Shifter }, },
  { 81 /* ands */, ARM64::ANDSXrs, Convert__Reg1_0__Reg1_1__Reg1_2__Shifter1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_Shifter }, },
  { 86 /* asr */, ARM64::ASRVWr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 86 /* asr */, ARM64::SBFMWri, Convert__Reg1_0__Reg1_1__Imm0_311_2__imm_31, 0, { MCK_GPR32, MCK_GPR32, MCK_Imm0_31 }, },
  { 86 /* asr */, ARM64::ASRVXr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 86 /* asr */, ARM64::SBFMXri, Convert__Reg1_0__Reg1_1__Imm0_631_2__imm_63, 0, { MCK_GPR64, MCK_GPR64, MCK_Imm0_63 }, },
  { 90 /* asrv */, ARM64::ASRVWr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 90 /* asrv */, ARM64::ASRVXr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 95 /* b */, ARM64::B, Convert__BranchTarget261_0, 0, { MCK_BranchTarget26 }, },
  { 95 /* b */, ARM64::Bcc, Convert__Imm1_0__BranchTarget191_1, 0, { MCK_Imm, MCK_BranchTarget19 }, },
  { 97 /* bfm */, ARM64::BFMWri, Convert__Reg1_0__Tie0__Reg1_1__Imm0_311_2__Imm0_311_3, 0, { MCK_GPR32, MCK_GPR32, MCK_Imm0_31, MCK_Imm0_31 }, },
  { 97 /* bfm */, ARM64::BFMXri, Convert__Reg1_0__Tie0__Reg1_1__Imm0_631_2__Imm0_631_3, 0, { MCK_GPR64, MCK_GPR64, MCK_Imm0_63, MCK_Imm0_63 }, },
  { 101 /* bic */, ARM64::BICWrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 101 /* bic */, ARM64::BICXrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 101 /* bic */, ARM64::BICv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 101 /* bic */, ARM64::BICv2i32, Convert__VectorReg1_1__Tie0__Imm0_2551_2__LogicalVecShifter1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_Imm0_255, MCK_LogicalVecShifter }, },
  { 101 /* bic */, ARM64::BICv4i16, Convert__VectorReg1_1__Tie0__Imm0_2551_2__LogicalVecHalfWordShifter1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_Imm0_255, MCK_LogicalVecHalfWordShifter }, },
  { 101 /* bic */, ARM64::BICv4i32, Convert__VectorReg1_1__Tie0__Imm0_2551_2__LogicalVecShifter1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_Imm0_255, MCK_LogicalVecShifter }, },
  { 101 /* bic */, ARM64::BICv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 101 /* bic */, ARM64::BICv8i16, Convert__VectorReg1_1__Tie0__Imm0_2551_2__LogicalVecHalfWordShifter1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_Imm0_255, MCK_LogicalVecHalfWordShifter }, },
  { 101 /* bic */, ARM64::BICWrs, Convert__Reg1_0__Reg1_1__Reg1_2__Shifter1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_Shifter }, },
  { 101 /* bic */, ARM64::BICXrs, Convert__Reg1_0__Reg1_1__Reg1_2__Shifter1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_Shifter }, },
  { 101 /* bic */, ARM64::BICv2i32, Convert__VectorReg1_0__Tie0__Imm0_2551_2__LogicalVecShifter1_3, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_Imm0_255, MCK_LogicalVecShifter }, },
  { 101 /* bic */, ARM64::BICv4i16, Convert__VectorReg1_0__Tie0__Imm0_2551_2__LogicalVecHalfWordShifter1_3, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_Imm0_255, MCK_LogicalVecHalfWordShifter }, },
  { 101 /* bic */, ARM64::BICv4i32, Convert__VectorReg1_0__Tie0__Imm0_2551_2__LogicalVecShifter1_3, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_Imm0_255, MCK_LogicalVecShifter }, },
  { 101 /* bic */, ARM64::BICv8i16, Convert__VectorReg1_0__Tie0__Imm0_2551_2__LogicalVecHalfWordShifter1_3, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_Imm0_255, MCK_LogicalVecHalfWordShifter }, },
  { 101 /* bic */, ARM64::BICv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 101 /* bic */, ARM64::BICv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 105 /* bics */, ARM64::BICSWrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 105 /* bics */, ARM64::BICSXrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 105 /* bics */, ARM64::BICSWrs, Convert__Reg1_0__Reg1_1__Reg1_2__Shifter1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_Shifter }, },
  { 105 /* bics */, ARM64::BICSXrs, Convert__Reg1_0__Reg1_1__Reg1_2__Shifter1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_Shifter }, },
  { 110 /* bif */, ARM64::BIFv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 110 /* bif */, ARM64::BIFv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 110 /* bif */, ARM64::BIFv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 110 /* bif */, ARM64::BIFv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 114 /* bit */, ARM64::BITv16i8, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 114 /* bit */, ARM64::BITv8i8, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 114 /* bit */, ARM64::BITv16i8, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 114 /* bit */, ARM64::BITv8i8, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 118 /* bl */, ARM64::BL, Convert__BranchTarget261_0, 0, { MCK_BranchTarget26 }, },
  { 121 /* blr */, ARM64::BLR, Convert__Reg1_0, 0, { MCK_GPR64 }, },
  { 125 /* br */, ARM64::BR, Convert__Reg1_0, 0, { MCK_GPR64 }, },
  { 128 /* brk */, ARM64::BRK, Convert__Imm0_655351_0, 0, { MCK_Imm0_65535 }, },
  { 132 /* bsl */, ARM64::BSLv16i8, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 132 /* bsl */, ARM64::BSLv8i8, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 132 /* bsl */, ARM64::BSLv16i8, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 132 /* bsl */, ARM64::BSLv8i8, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 136 /* cbnz */, ARM64::CBNZW, Convert__Reg1_0__BranchTarget191_1, 0, { MCK_GPR32, MCK_BranchTarget19 }, },
  { 136 /* cbnz */, ARM64::CBNZX, Convert__Reg1_0__BranchTarget191_1, 0, { MCK_GPR64, MCK_BranchTarget19 }, },
  { 141 /* cbz */, ARM64::CBZW, Convert__Reg1_0__BranchTarget191_1, 0, { MCK_GPR32, MCK_BranchTarget19 }, },
  { 141 /* cbz */, ARM64::CBZX, Convert__Reg1_0__BranchTarget191_1, 0, { MCK_GPR64, MCK_BranchTarget19 }, },
  { 145 /* ccmn */, ARM64::CCMNWr, Convert__Reg1_0__Reg1_1__Imm0_151_2__Imm1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_Imm0_15, MCK_Imm }, },
  { 145 /* ccmn */, ARM64::CCMNWi, Convert__Reg1_0__Imm0_311_1__Imm0_151_2__Imm1_3, 0, { MCK_GPR32, MCK_Imm0_31, MCK_Imm0_15, MCK_Imm }, },
  { 145 /* ccmn */, ARM64::CCMNXr, Convert__Reg1_0__Reg1_1__Imm0_151_2__Imm1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_Imm0_15, MCK_Imm }, },
  { 145 /* ccmn */, ARM64::CCMNXi, Convert__Reg1_0__Imm0_311_1__Imm0_151_2__Imm1_3, 0, { MCK_GPR64, MCK_Imm0_31, MCK_Imm0_15, MCK_Imm }, },
  { 150 /* ccmp */, ARM64::CCMPWr, Convert__Reg1_0__Reg1_1__Imm0_151_2__Imm1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_Imm0_15, MCK_Imm }, },
  { 150 /* ccmp */, ARM64::CCMPWi, Convert__Reg1_0__Imm0_311_1__Imm0_151_2__Imm1_3, 0, { MCK_GPR32, MCK_Imm0_31, MCK_Imm0_15, MCK_Imm }, },
  { 150 /* ccmp */, ARM64::CCMPXr, Convert__Reg1_0__Reg1_1__Imm0_151_2__Imm1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_Imm0_15, MCK_Imm }, },
  { 150 /* ccmp */, ARM64::CCMPXi, Convert__Reg1_0__Imm0_311_1__Imm0_151_2__Imm1_3, 0, { MCK_GPR64, MCK_Imm0_31, MCK_Imm0_15, MCK_Imm }, },
  { 155 /* cinc */, ARM64::CSINCWr, Convert__Reg1_0__Reg1_1__Reg1_1__Imm1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_Imm }, },
  { 155 /* cinc */, ARM64::CSINCXr, Convert__Reg1_0__Reg1_1__Reg1_1__Imm1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_Imm }, },
  { 160 /* cinv */, ARM64::CSINVWr, Convert__Reg1_0__Reg1_1__Reg1_1__Imm1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_Imm }, },
  { 160 /* cinv */, ARM64::CSINVXr, Convert__Reg1_0__Reg1_1__Reg1_1__Imm1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_Imm }, },
  { 165 /* clrex */, ARM64::CLREX, Convert__imm_15, 0, {  }, },
  { 165 /* clrex */, ARM64::CLREX, Convert__Imm0_151_0, 0, { MCK_Imm0_15 }, },
  { 171 /* cls */, ARM64::CLSWr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_GPR32 }, },
  { 171 /* cls */, ARM64::CLSXr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 171 /* cls */, ARM64::CLSv16i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 171 /* cls */, ARM64::CLSv2i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 171 /* cls */, ARM64::CLSv4i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 171 /* cls */, ARM64::CLSv4i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 171 /* cls */, ARM64::CLSv8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 171 /* cls */, ARM64::CLSv8i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 171 /* cls */, ARM64::CLSv16i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 171 /* cls */, ARM64::CLSv2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 171 /* cls */, ARM64::CLSv4i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 171 /* cls */, ARM64::CLSv4i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 171 /* cls */, ARM64::CLSv8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 171 /* cls */, ARM64::CLSv8i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 175 /* clz */, ARM64::CLZWr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_GPR32 }, },
  { 175 /* clz */, ARM64::CLZXr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 175 /* clz */, ARM64::CLZv16i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 175 /* clz */, ARM64::CLZv2i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 175 /* clz */, ARM64::CLZv4i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 175 /* clz */, ARM64::CLZv4i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 175 /* clz */, ARM64::CLZv8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 175 /* clz */, ARM64::CLZv8i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 175 /* clz */, ARM64::CLZv16i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 175 /* clz */, ARM64::CLZv2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 175 /* clz */, ARM64::CLZv4i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 175 /* clz */, ARM64::CLZv4i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 175 /* clz */, ARM64::CLZv8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 175 /* clz */, ARM64::CLZv8i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 179 /* cmeq */, ARM64::CMEQv1i64rz, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64, MCK__35_0 }, },
  { 179 /* cmeq */, ARM64::CMEQv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 179 /* cmeq */, ARM64::CMEQv16i8rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 179 /* cmeq */, ARM64::CMEQv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 179 /* cmeq */, ARM64::CMEQv2i64rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 179 /* cmeq */, ARM64::CMEQv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 179 /* cmeq */, ARM64::CMEQv2i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 179 /* cmeq */, ARM64::CMEQv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 179 /* cmeq */, ARM64::CMEQv4i16rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 179 /* cmeq */, ARM64::CMEQv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 179 /* cmeq */, ARM64::CMEQv4i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 179 /* cmeq */, ARM64::CMEQv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 179 /* cmeq */, ARM64::CMEQv8i8rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 179 /* cmeq */, ARM64::CMEQv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 179 /* cmeq */, ARM64::CMEQv8i16rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 179 /* cmeq */, ARM64::CMEQv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 179 /* cmeq */, ARM64::CMEQv16i8rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK__35_0 }, },
  { 179 /* cmeq */, ARM64::CMEQv2i64rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK__35_0 }, },
  { 179 /* cmeq */, ARM64::CMEQv2i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK__35_0 }, },
  { 179 /* cmeq */, ARM64::CMEQv4i16rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK__35_0 }, },
  { 179 /* cmeq */, ARM64::CMEQv4i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK__35_0 }, },
  { 179 /* cmeq */, ARM64::CMEQv8i8rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK__35_0 }, },
  { 179 /* cmeq */, ARM64::CMEQv8i16rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK__35_0 }, },
  { 179 /* cmeq */, ARM64::CMEQv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 179 /* cmeq */, ARM64::CMEQv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 179 /* cmeq */, ARM64::CMEQv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 179 /* cmeq */, ARM64::CMEQv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 179 /* cmeq */, ARM64::CMEQv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 179 /* cmeq */, ARM64::CMEQv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 179 /* cmeq */, ARM64::CMEQv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 184 /* cmge */, ARM64::CMGEv1i64rz, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64, MCK__35_0 }, },
  { 184 /* cmge */, ARM64::CMGEv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 184 /* cmge */, ARM64::CMGEv16i8rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 184 /* cmge */, ARM64::CMGEv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 184 /* cmge */, ARM64::CMGEv2i64rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 184 /* cmge */, ARM64::CMGEv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 184 /* cmge */, ARM64::CMGEv2i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 184 /* cmge */, ARM64::CMGEv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 184 /* cmge */, ARM64::CMGEv4i16rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 184 /* cmge */, ARM64::CMGEv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 184 /* cmge */, ARM64::CMGEv4i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 184 /* cmge */, ARM64::CMGEv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 184 /* cmge */, ARM64::CMGEv8i8rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 184 /* cmge */, ARM64::CMGEv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 184 /* cmge */, ARM64::CMGEv8i16rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 184 /* cmge */, ARM64::CMGEv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 184 /* cmge */, ARM64::CMGEv16i8rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK__35_0 }, },
  { 184 /* cmge */, ARM64::CMGEv2i64rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK__35_0 }, },
  { 184 /* cmge */, ARM64::CMGEv2i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK__35_0 }, },
  { 184 /* cmge */, ARM64::CMGEv4i16rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK__35_0 }, },
  { 184 /* cmge */, ARM64::CMGEv4i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK__35_0 }, },
  { 184 /* cmge */, ARM64::CMGEv8i8rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK__35_0 }, },
  { 184 /* cmge */, ARM64::CMGEv8i16rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK__35_0 }, },
  { 184 /* cmge */, ARM64::CMGEv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 184 /* cmge */, ARM64::CMGEv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 184 /* cmge */, ARM64::CMGEv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 184 /* cmge */, ARM64::CMGEv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 184 /* cmge */, ARM64::CMGEv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 184 /* cmge */, ARM64::CMGEv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 184 /* cmge */, ARM64::CMGEv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 189 /* cmgt */, ARM64::CMGTv1i64rz, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64, MCK__35_0 }, },
  { 189 /* cmgt */, ARM64::CMGTv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 189 /* cmgt */, ARM64::CMGTv16i8rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 189 /* cmgt */, ARM64::CMGTv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 189 /* cmgt */, ARM64::CMGTv2i64rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 189 /* cmgt */, ARM64::CMGTv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 189 /* cmgt */, ARM64::CMGTv2i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 189 /* cmgt */, ARM64::CMGTv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 189 /* cmgt */, ARM64::CMGTv4i16rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 189 /* cmgt */, ARM64::CMGTv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 189 /* cmgt */, ARM64::CMGTv4i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 189 /* cmgt */, ARM64::CMGTv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 189 /* cmgt */, ARM64::CMGTv8i8rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 189 /* cmgt */, ARM64::CMGTv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 189 /* cmgt */, ARM64::CMGTv8i16rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 189 /* cmgt */, ARM64::CMGTv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 189 /* cmgt */, ARM64::CMGTv16i8rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK__35_0 }, },
  { 189 /* cmgt */, ARM64::CMGTv2i64rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK__35_0 }, },
  { 189 /* cmgt */, ARM64::CMGTv2i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK__35_0 }, },
  { 189 /* cmgt */, ARM64::CMGTv4i16rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK__35_0 }, },
  { 189 /* cmgt */, ARM64::CMGTv4i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK__35_0 }, },
  { 189 /* cmgt */, ARM64::CMGTv8i8rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK__35_0 }, },
  { 189 /* cmgt */, ARM64::CMGTv8i16rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK__35_0 }, },
  { 189 /* cmgt */, ARM64::CMGTv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 189 /* cmgt */, ARM64::CMGTv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 189 /* cmgt */, ARM64::CMGTv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 189 /* cmgt */, ARM64::CMGTv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 189 /* cmgt */, ARM64::CMGTv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 189 /* cmgt */, ARM64::CMGTv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 189 /* cmgt */, ARM64::CMGTv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 194 /* cmhi */, ARM64::CMHIv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 194 /* cmhi */, ARM64::CMHIv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 194 /* cmhi */, ARM64::CMHIv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 194 /* cmhi */, ARM64::CMHIv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 194 /* cmhi */, ARM64::CMHIv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 194 /* cmhi */, ARM64::CMHIv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 194 /* cmhi */, ARM64::CMHIv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 194 /* cmhi */, ARM64::CMHIv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 194 /* cmhi */, ARM64::CMHIv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 194 /* cmhi */, ARM64::CMHIv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 194 /* cmhi */, ARM64::CMHIv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 194 /* cmhi */, ARM64::CMHIv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 194 /* cmhi */, ARM64::CMHIv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 194 /* cmhi */, ARM64::CMHIv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 194 /* cmhi */, ARM64::CMHIv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 199 /* cmhs */, ARM64::CMHSv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 199 /* cmhs */, ARM64::CMHSv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 199 /* cmhs */, ARM64::CMHSv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 199 /* cmhs */, ARM64::CMHSv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 199 /* cmhs */, ARM64::CMHSv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 199 /* cmhs */, ARM64::CMHSv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 199 /* cmhs */, ARM64::CMHSv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 199 /* cmhs */, ARM64::CMHSv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 199 /* cmhs */, ARM64::CMHSv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 199 /* cmhs */, ARM64::CMHSv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 199 /* cmhs */, ARM64::CMHSv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 199 /* cmhs */, ARM64::CMHSv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 199 /* cmhs */, ARM64::CMHSv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 199 /* cmhs */, ARM64::CMHSv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 199 /* cmhs */, ARM64::CMHSv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 204 /* cmle */, ARM64::CMLEv1i64rz, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64, MCK__35_0 }, },
  { 204 /* cmle */, ARM64::CMGEv1i64, Convert__Reg1_0__Reg1_2__Reg1_1, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 204 /* cmle */, ARM64::CMLEv16i8rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 204 /* cmle */, ARM64::CMGEv16i8, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 204 /* cmle */, ARM64::CMLEv2i64rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 204 /* cmle */, ARM64::CMGEv2i64, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 204 /* cmle */, ARM64::CMLEv2i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 204 /* cmle */, ARM64::CMGEv2i32, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 204 /* cmle */, ARM64::CMLEv4i16rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 204 /* cmle */, ARM64::CMGEv4i16, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 204 /* cmle */, ARM64::CMLEv4i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 204 /* cmle */, ARM64::CMGEv4i32, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 204 /* cmle */, ARM64::CMLEv8i8rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 204 /* cmle */, ARM64::CMGEv8i8, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 204 /* cmle */, ARM64::CMLEv8i16rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 204 /* cmle */, ARM64::CMGEv8i16, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 204 /* cmle */, ARM64::CMLEv16i8rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK__35_0 }, },
  { 204 /* cmle */, ARM64::CMLEv2i64rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK__35_0 }, },
  { 204 /* cmle */, ARM64::CMLEv2i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK__35_0 }, },
  { 204 /* cmle */, ARM64::CMLEv4i16rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK__35_0 }, },
  { 204 /* cmle */, ARM64::CMLEv4i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK__35_0 }, },
  { 204 /* cmle */, ARM64::CMLEv8i8rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK__35_0 }, },
  { 204 /* cmle */, ARM64::CMLEv8i16rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK__35_0 }, },
  { 209 /* cmlo */, ARM64::CMHIv1i64, Convert__Reg1_0__Reg1_2__Reg1_1, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 214 /* cmls */, ARM64::CMHSv1i64, Convert__Reg1_0__Reg1_2__Reg1_1, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 214 /* cmls */, ARM64::CMHSv16i8, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 214 /* cmls */, ARM64::CMHSv2i64, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 214 /* cmls */, ARM64::CMHSv2i32, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 214 /* cmls */, ARM64::CMHSv4i16, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 214 /* cmls */, ARM64::CMHSv4i32, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 214 /* cmls */, ARM64::CMHSv8i8, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 214 /* cmls */, ARM64::CMHSv8i16, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 219 /* cmlt */, ARM64::CMLTv1i64rz, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64, MCK__35_0 }, },
  { 219 /* cmlt */, ARM64::CMGTv1i64, Convert__Reg1_0__Reg1_2__Reg1_1, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 219 /* cmlt */, ARM64::CMLTv16i8rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 219 /* cmlt */, ARM64::CMGTv16i8, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 219 /* cmlt */, ARM64::CMLTv2i64rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 219 /* cmlt */, ARM64::CMGTv2i64, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 219 /* cmlt */, ARM64::CMLTv2i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 219 /* cmlt */, ARM64::CMGTv2i32, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 219 /* cmlt */, ARM64::CMLTv4i16rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 219 /* cmlt */, ARM64::CMGTv4i16, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 219 /* cmlt */, ARM64::CMLTv4i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 219 /* cmlt */, ARM64::CMGTv4i32, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 219 /* cmlt */, ARM64::CMLTv8i8rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 219 /* cmlt */, ARM64::CMGTv8i8, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 219 /* cmlt */, ARM64::CMLTv8i16rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 219 /* cmlt */, ARM64::CMGTv8i16, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 219 /* cmlt */, ARM64::CMLTv16i8rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK__35_0 }, },
  { 219 /* cmlt */, ARM64::CMLTv2i64rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK__35_0 }, },
  { 219 /* cmlt */, ARM64::CMLTv2i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK__35_0 }, },
  { 219 /* cmlt */, ARM64::CMLTv4i16rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK__35_0 }, },
  { 219 /* cmlt */, ARM64::CMLTv4i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK__35_0 }, },
  { 219 /* cmlt */, ARM64::CMLTv8i8rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK__35_0 }, },
  { 219 /* cmlt */, ARM64::CMLTv8i16rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK__35_0 }, },
  { 224 /* cmtst */, ARM64::CMTSTv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 224 /* cmtst */, ARM64::CMTSTv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 224 /* cmtst */, ARM64::CMTSTv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 224 /* cmtst */, ARM64::CMTSTv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 224 /* cmtst */, ARM64::CMTSTv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 224 /* cmtst */, ARM64::CMTSTv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 224 /* cmtst */, ARM64::CMTSTv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 224 /* cmtst */, ARM64::CMTSTv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 224 /* cmtst */, ARM64::CMTSTv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 224 /* cmtst */, ARM64::CMTSTv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 224 /* cmtst */, ARM64::CMTSTv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 224 /* cmtst */, ARM64::CMTSTv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 224 /* cmtst */, ARM64::CMTSTv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 224 /* cmtst */, ARM64::CMTSTv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 224 /* cmtst */, ARM64::CMTSTv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 230 /* cneg */, ARM64::CSNEGWr, Convert__Reg1_0__Reg1_1__Reg1_1__Imm1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_Imm }, },
  { 230 /* cneg */, ARM64::CSNEGXr, Convert__Reg1_0__Reg1_1__Reg1_1__Imm1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_Imm }, },
  { 235 /* cnt */, ARM64::CNTv16i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 235 /* cnt */, ARM64::CNTv8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 235 /* cnt */, ARM64::CNTv16i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 235 /* cnt */, ARM64::CNTv8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 239 /* csel */, ARM64::CSELWr, Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_Imm }, },
  { 239 /* csel */, ARM64::CSELXr, Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_Imm }, },
  { 244 /* cset */, ARM64::CSINCWr, Convert__Reg1_0__regWZR__regWZR__Imm1_1, 0, { MCK_GPR32, MCK_Imm }, },
  { 244 /* cset */, ARM64::CSINCXr, Convert__Reg1_0__regXZR__regXZR__Imm1_1, 0, { MCK_GPR64, MCK_Imm }, },
  { 249 /* csetm */, ARM64::CSINVWr, Convert__Reg1_0__regWZR__regWZR__Imm1_1, 0, { MCK_GPR32, MCK_Imm }, },
  { 249 /* csetm */, ARM64::CSINVXr, Convert__Reg1_0__regXZR__regXZR__Imm1_1, 0, { MCK_GPR64, MCK_Imm }, },
  { 255 /* csinc */, ARM64::CSINCWr, Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_Imm }, },
  { 255 /* csinc */, ARM64::CSINCXr, Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_Imm }, },
  { 261 /* csinv */, ARM64::CSINVWr, Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_Imm }, },
  { 261 /* csinv */, ARM64::CSINVXr, Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_Imm }, },
  { 267 /* csneg */, ARM64::CSNEGWr, Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_Imm }, },
  { 267 /* csneg */, ARM64::CSNEGXr, Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_Imm }, },
  { 273 /* dcps1 */, ARM64::DCPS1, Convert__imm_0, 0, {  }, },
  { 273 /* dcps1 */, ARM64::DCPS1, Convert__Imm0_655351_0, 0, { MCK_Imm0_65535 }, },
  { 279 /* dcps2 */, ARM64::DCPS2, Convert__imm_0, 0, {  }, },
  { 279 /* dcps2 */, ARM64::DCPS2, Convert__Imm0_655351_0, 0, { MCK_Imm0_65535 }, },
  { 285 /* dcps3 */, ARM64::DCPS3, Convert__imm_0, 0, {  }, },
  { 285 /* dcps3 */, ARM64::DCPS3, Convert__Imm0_655351_0, 0, { MCK_Imm0_65535 }, },
  { 291 /* dmb */, ARM64::DMB, Convert__Barrier1_0, 0, { MCK_Barrier }, },
  { 295 /* drps */, ARM64::DRPS, Convert_NoOperands, 0, {  }, },
  { 300 /* dsb */, ARM64::DSB, Convert__Barrier1_0, 0, { MCK_Barrier }, },
  { 304 /* dup */, ARM64::DUPv16i8gpr, Convert__VectorReg1_1__Reg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_GPR32 }, },
  { 304 /* dup */, ARM64::DUPv2i64gpr, Convert__VectorReg1_1__Reg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_GPR64 }, },
  { 304 /* dup */, ARM64::DUPv2i32gpr, Convert__VectorReg1_1__Reg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_GPR32 }, },
  { 304 /* dup */, ARM64::DUPv4i16gpr, Convert__VectorReg1_1__Reg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_GPR32 }, },
  { 304 /* dup */, ARM64::DUPv4i32gpr, Convert__VectorReg1_1__Reg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_GPR32 }, },
  { 304 /* dup */, ARM64::DUPv8i8gpr, Convert__VectorReg1_1__Reg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_GPR32 }, },
  { 304 /* dup */, ARM64::DUPv8i16gpr, Convert__VectorReg1_1__Reg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_GPR32 }, },
  { 304 /* dup */, ARM64::CPYi8, Convert__Reg1_0__VectorReg1_1__VectorIndexB1_2, 0, { MCK_FPR8, MCK_VectorReg, MCK_VectorIndexB }, },
  { 304 /* dup */, ARM64::CPYi16, Convert__Reg1_0__VectorReg1_1__VectorIndexH1_2, 0, { MCK_FPR16, MCK_VectorReg, MCK_VectorIndexH }, },
  { 304 /* dup */, ARM64::CPYi32, Convert__Reg1_0__VectorReg1_1__VectorIndexS1_2, 0, { MCK_FPR32, MCK_VectorReg, MCK_VectorIndexS }, },
  { 304 /* dup */, ARM64::CPYi64, Convert__Reg1_0__VectorReg1_1__VectorIndexD1_2, 0, { MCK_FPR64, MCK_VectorReg, MCK_VectorIndexD }, },
  { 304 /* dup */, ARM64::DUPv16i8gpr, Convert__VectorReg1_0__Reg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_GPR32 }, },
  { 304 /* dup */, ARM64::DUPv2i64gpr, Convert__VectorReg1_0__Reg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_GPR64 }, },
  { 304 /* dup */, ARM64::DUPv2i32gpr, Convert__VectorReg1_0__Reg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_GPR32 }, },
  { 304 /* dup */, ARM64::DUPv4i16gpr, Convert__VectorReg1_0__Reg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_GPR32 }, },
  { 304 /* dup */, ARM64::DUPv4i32gpr, Convert__VectorReg1_0__Reg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_GPR32 }, },
  { 304 /* dup */, ARM64::DUPv8i8gpr, Convert__VectorReg1_0__Reg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_GPR32 }, },
  { 304 /* dup */, ARM64::DUPv8i16gpr, Convert__VectorReg1_0__Reg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_GPR32 }, },
  { 304 /* dup */, ARM64::DUPv16i8lane, Convert__VectorReg1_1__VectorReg1_2__VectorIndexB1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexB }, },
  { 304 /* dup */, ARM64::DUPv2i64lane, Convert__VectorReg1_1__VectorReg1_2__VectorIndexD1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexD }, },
  { 304 /* dup */, ARM64::DUPv2i32lane, Convert__VectorReg1_1__VectorReg1_2__VectorIndexS1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 304 /* dup */, ARM64::DUPv4i16lane, Convert__VectorReg1_1__VectorReg1_2__VectorIndexH1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 304 /* dup */, ARM64::DUPv4i32lane, Convert__VectorReg1_1__VectorReg1_2__VectorIndexS1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 304 /* dup */, ARM64::DUPv8i8lane, Convert__VectorReg1_1__VectorReg1_2__VectorIndexB1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexB }, },
  { 304 /* dup */, ARM64::DUPv8i16lane, Convert__VectorReg1_1__VectorReg1_2__VectorIndexH1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 304 /* dup */, ARM64::CPYi8, Convert__Reg1_0__VectorReg1_1__VectorIndexB1_3, 0, { MCK_FPR8, MCK_VectorReg, MCK__DOT_b, MCK_VectorIndexB }, },
  { 304 /* dup */, ARM64::CPYi16, Convert__Reg1_0__VectorReg1_1__VectorIndexH1_3, 0, { MCK_FPR16, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 304 /* dup */, ARM64::CPYi32, Convert__Reg1_0__VectorReg1_1__VectorIndexS1_3, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 304 /* dup */, ARM64::CPYi64, Convert__Reg1_0__VectorReg1_1__VectorIndexD1_3, 0, { MCK_FPR64, MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD }, },
  { 304 /* dup */, ARM64::DUPv16i8lane, Convert__VectorReg1_0__VectorReg1_2__VectorIndexB1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_b, MCK_VectorIndexB }, },
  { 304 /* dup */, ARM64::DUPv2i64lane, Convert__VectorReg1_0__VectorReg1_2__VectorIndexD1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD }, },
  { 304 /* dup */, ARM64::DUPv2i32lane, Convert__VectorReg1_0__VectorReg1_2__VectorIndexS1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 304 /* dup */, ARM64::DUPv4i16lane, Convert__VectorReg1_0__VectorReg1_2__VectorIndexH1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 304 /* dup */, ARM64::DUPv4i32lane, Convert__VectorReg1_0__VectorReg1_2__VectorIndexS1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 304 /* dup */, ARM64::DUPv8i8lane, Convert__VectorReg1_0__VectorReg1_2__VectorIndexB1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_b, MCK_VectorIndexB }, },
  { 304 /* dup */, ARM64::DUPv8i16lane, Convert__VectorReg1_0__VectorReg1_2__VectorIndexH1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 308 /* eon */, ARM64::EONWrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 308 /* eon */, ARM64::EONXrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 308 /* eon */, ARM64::EONWrs, Convert__Reg1_0__Reg1_1__Reg1_2__Shifter1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_Shifter }, },
  { 308 /* eon */, ARM64::EONXrs, Convert__Reg1_0__Reg1_1__Reg1_2__Shifter1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_Shifter }, },
  { 312 /* eor */, ARM64::EORWrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 312 /* eor */, ARM64::EORWri, Convert__Reg1_0__Reg1_1__LogicalImm321_2, 0, { MCK_GPR32sp, MCK_GPR32, MCK_LogicalImm32 }, },
  { 312 /* eor */, ARM64::EORXrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 312 /* eor */, ARM64::EORXri, Convert__Reg1_0__Reg1_1__LogicalImm641_2, 0, { MCK_GPR64sp, MCK_GPR64, MCK_LogicalImm64 }, },
  { 312 /* eor */, ARM64::EORv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 312 /* eor */, ARM64::EORv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 312 /* eor */, ARM64::EORWrs, Convert__Reg1_0__Reg1_1__Reg1_2__Shifter1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_Shifter }, },
  { 312 /* eor */, ARM64::EORXrs, Convert__Reg1_0__Reg1_1__Reg1_2__Shifter1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_Shifter }, },
  { 312 /* eor */, ARM64::EORv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 312 /* eor */, ARM64::EORv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 316 /* eret */, ARM64::ERET, Convert_NoOperands, 0, {  }, },
  { 321 /* ext */, ARM64::EXTv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__Imm1_4, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_Imm }, },
  { 321 /* ext */, ARM64::EXTv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__Imm1_4, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_Imm }, },
  { 321 /* ext */, ARM64::EXTv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__Imm1_6, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_Imm }, },
  { 321 /* ext */, ARM64::EXTv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__Imm1_6, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_Imm }, },
  { 325 /* extr */, ARM64::EXTRWrri, Convert__Reg1_0__Reg1_1__Reg1_2__Imm0_311_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_Imm0_31 }, },
  { 325 /* extr */, ARM64::EXTRXrri, Convert__Reg1_0__Reg1_1__Reg1_2__Imm0_631_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_Imm0_63 }, },
  { 330 /* fabd */, ARM64::FABD32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 330 /* fabd */, ARM64::FABD64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 330 /* fabd */, ARM64::FABDv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 330 /* fabd */, ARM64::FABDv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 330 /* fabd */, ARM64::FABDv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 330 /* fabd */, ARM64::FABDv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 330 /* fabd */, ARM64::FABDv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 330 /* fabd */, ARM64::FABDv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 335 /* fabs */, ARM64::FABSSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 335 /* fabs */, ARM64::FABSDr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 335 /* fabs */, ARM64::FABSv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 335 /* fabs */, ARM64::FABSv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 335 /* fabs */, ARM64::FABSv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 335 /* fabs */, ARM64::FABSv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 335 /* fabs */, ARM64::FABSv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 335 /* fabs */, ARM64::FABSv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 340 /* facge */, ARM64::FACGE32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 340 /* facge */, ARM64::FACGE64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 340 /* facge */, ARM64::FACGEv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 340 /* facge */, ARM64::FACGEv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 340 /* facge */, ARM64::FACGEv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 340 /* facge */, ARM64::FACGEv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 340 /* facge */, ARM64::FACGEv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 340 /* facge */, ARM64::FACGEv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 346 /* facgt */, ARM64::FACGT32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 346 /* facgt */, ARM64::FACGT64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 346 /* facgt */, ARM64::FACGTv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 346 /* facgt */, ARM64::FACGTv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 346 /* facgt */, ARM64::FACGTv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 346 /* facgt */, ARM64::FACGTv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 346 /* facgt */, ARM64::FACGTv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 346 /* facgt */, ARM64::FACGTv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 352 /* facle */, ARM64::FACGE32, Convert__Reg1_0__Reg1_2__Reg1_1, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 352 /* facle */, ARM64::FACGE64, Convert__Reg1_0__Reg1_2__Reg1_1, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 352 /* facle */, ARM64::FACGEv2f64, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 352 /* facle */, ARM64::FACGEv2f32, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 352 /* facle */, ARM64::FACGEv4f32, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 358 /* faclt */, ARM64::FACGT32, Convert__Reg1_0__Reg1_2__Reg1_1, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 358 /* faclt */, ARM64::FACGT64, Convert__Reg1_0__Reg1_2__Reg1_1, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 358 /* faclt */, ARM64::FACGTv2f64, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 358 /* faclt */, ARM64::FACGTv2f32, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 358 /* faclt */, ARM64::FACGTv4f32, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 364 /* fadd */, ARM64::FADDSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 364 /* fadd */, ARM64::FADDDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 364 /* fadd */, ARM64::FADDv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 364 /* fadd */, ARM64::FADDv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 364 /* fadd */, ARM64::FADDv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 364 /* fadd */, ARM64::FADDv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 364 /* fadd */, ARM64::FADDv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 364 /* fadd */, ARM64::FADDv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 369 /* faddp */, ARM64::FADDPv2i64p, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_FPR64, MCK_VectorReg }, },
  { 369 /* faddp */, ARM64::FADDPv2i32p, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_FPR32, MCK_VectorReg }, },
  { 369 /* faddp */, ARM64::FADDPv2i32p, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_2s }, },
  { 369 /* faddp */, ARM64::FADDPv2i64p, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR64, MCK_VectorReg, MCK__DOT_2d }, },
  { 369 /* faddp */, ARM64::FADDPv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 369 /* faddp */, ARM64::FADDPv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 369 /* faddp */, ARM64::FADDPv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 369 /* faddp */, ARM64::FADDPv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 369 /* faddp */, ARM64::FADDPv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 369 /* faddp */, ARM64::FADDPv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 375 /* fccmp */, ARM64::FCCMPSrr, Convert__Reg1_0__Reg1_1__Imm0_151_2__Imm1_3, 0, { MCK_FPR32, MCK_FPR32, MCK_Imm0_15, MCK_Imm }, },
  { 375 /* fccmp */, ARM64::FCCMPDrr, Convert__Reg1_0__Reg1_1__Imm0_151_2__Imm1_3, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm0_15, MCK_Imm }, },
  { 381 /* fccmpe */, ARM64::FCCMPESrr, Convert__Reg1_0__Reg1_1__Imm0_151_2__Imm1_3, 0, { MCK_FPR32, MCK_FPR32, MCK_Imm0_15, MCK_Imm }, },
  { 381 /* fccmpe */, ARM64::FCCMPEDrr, Convert__Reg1_0__Reg1_1__Imm0_151_2__Imm1_3, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm0_15, MCK_Imm }, },
  { 388 /* fcmeq */, ARM64::FCMEQv1i32rz, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32, MCK__35_0 }, },
  { 388 /* fcmeq */, ARM64::FCMEQ32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 388 /* fcmeq */, ARM64::FCMEQv1i64rz, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64, MCK__35_0 }, },
  { 388 /* fcmeq */, ARM64::FCMEQ64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 388 /* fcmeq */, ARM64::FCMEQv2i64rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 388 /* fcmeq */, ARM64::FCMEQv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 388 /* fcmeq */, ARM64::FCMEQv2i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 388 /* fcmeq */, ARM64::FCMEQv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 388 /* fcmeq */, ARM64::FCMEQv4i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 388 /* fcmeq */, ARM64::FCMEQv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 388 /* fcmeq */, ARM64::FCMEQv2i64rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK__35_0 }, },
  { 388 /* fcmeq */, ARM64::FCMEQv2i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK__35_0 }, },
  { 388 /* fcmeq */, ARM64::FCMEQv4i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK__35_0 }, },
  { 388 /* fcmeq */, ARM64::FCMEQv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 388 /* fcmeq */, ARM64::FCMEQv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 388 /* fcmeq */, ARM64::FCMEQv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 394 /* fcmge */, ARM64::FCMGEv1i32rz, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32, MCK__35_0 }, },
  { 394 /* fcmge */, ARM64::FCMGE32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 394 /* fcmge */, ARM64::FCMGEv1i64rz, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64, MCK__35_0 }, },
  { 394 /* fcmge */, ARM64::FCMGE64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 394 /* fcmge */, ARM64::FCMGEv2i64rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 394 /* fcmge */, ARM64::FCMGEv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 394 /* fcmge */, ARM64::FCMGEv2i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 394 /* fcmge */, ARM64::FCMGEv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 394 /* fcmge */, ARM64::FCMGEv4i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 394 /* fcmge */, ARM64::FCMGEv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 394 /* fcmge */, ARM64::FCMGEv2i64rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK__35_0 }, },
  { 394 /* fcmge */, ARM64::FCMGEv2i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK__35_0 }, },
  { 394 /* fcmge */, ARM64::FCMGEv4i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK__35_0 }, },
  { 394 /* fcmge */, ARM64::FCMGEv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 394 /* fcmge */, ARM64::FCMGEv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 394 /* fcmge */, ARM64::FCMGEv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 400 /* fcmgt */, ARM64::FCMGTv1i32rz, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32, MCK__35_0 }, },
  { 400 /* fcmgt */, ARM64::FCMGT32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 400 /* fcmgt */, ARM64::FCMGTv1i64rz, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64, MCK__35_0 }, },
  { 400 /* fcmgt */, ARM64::FCMGT64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 400 /* fcmgt */, ARM64::FCMGTv2i64rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 400 /* fcmgt */, ARM64::FCMGTv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 400 /* fcmgt */, ARM64::FCMGTv2i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 400 /* fcmgt */, ARM64::FCMGTv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 400 /* fcmgt */, ARM64::FCMGTv4i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 400 /* fcmgt */, ARM64::FCMGTv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 400 /* fcmgt */, ARM64::FCMGTv2i64rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK__35_0 }, },
  { 400 /* fcmgt */, ARM64::FCMGTv2i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK__35_0 }, },
  { 400 /* fcmgt */, ARM64::FCMGTv4i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK__35_0 }, },
  { 400 /* fcmgt */, ARM64::FCMGTv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 400 /* fcmgt */, ARM64::FCMGTv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 400 /* fcmgt */, ARM64::FCMGTv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 406 /* fcmle */, ARM64::FCMLEv1i32rz, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32, MCK__35_0 }, },
  { 406 /* fcmle */, ARM64::FCMGE32, Convert__Reg1_0__Reg1_2__Reg1_1, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 406 /* fcmle */, ARM64::FCMLEv1i64rz, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64, MCK__35_0 }, },
  { 406 /* fcmle */, ARM64::FCMGE64, Convert__Reg1_0__Reg1_2__Reg1_1, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 406 /* fcmle */, ARM64::FCMLEv2i64rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 406 /* fcmle */, ARM64::FCMGEv2f64, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 406 /* fcmle */, ARM64::FCMLEv2i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 406 /* fcmle */, ARM64::FCMGEv2f32, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 406 /* fcmle */, ARM64::FCMLEv4i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 406 /* fcmle */, ARM64::FCMGEv4f32, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 406 /* fcmle */, ARM64::FCMLEv2i64rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK__35_0 }, },
  { 406 /* fcmle */, ARM64::FCMLEv2i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK__35_0 }, },
  { 406 /* fcmle */, ARM64::FCMLEv4i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK__35_0 }, },
  { 412 /* fcmlt */, ARM64::FCMLTv1i32rz, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32, MCK__35_0 }, },
  { 412 /* fcmlt */, ARM64::FCMGT32, Convert__Reg1_0__Reg1_2__Reg1_1, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 412 /* fcmlt */, ARM64::FCMLTv1i64rz, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64, MCK__35_0 }, },
  { 412 /* fcmlt */, ARM64::FCMGT64, Convert__Reg1_0__Reg1_2__Reg1_1, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 412 /* fcmlt */, ARM64::FCMLTv2i64rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 412 /* fcmlt */, ARM64::FCMGTv2f64, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 412 /* fcmlt */, ARM64::FCMLTv2i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 412 /* fcmlt */, ARM64::FCMGTv2f32, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 412 /* fcmlt */, ARM64::FCMLTv4i32rz, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK__35_0 }, },
  { 412 /* fcmlt */, ARM64::FCMGTv4f32, Convert__VectorReg1_1__VectorReg1_3__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 412 /* fcmlt */, ARM64::FCMLTv2i64rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK__35_0 }, },
  { 412 /* fcmlt */, ARM64::FCMLTv2i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK__35_0 }, },
  { 412 /* fcmlt */, ARM64::FCMLTv4i32rz, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK__35_0 }, },
  { 418 /* fcmp */, ARM64::FCMPSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 418 /* fcmp */, ARM64::FCMPDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 418 /* fcmp */, ARM64::FCMPSri, Convert__Reg1_0, 0, { MCK_FPR32, MCK__35_0, MCK__DOT_0 }, },
  { 418 /* fcmp */, ARM64::FCMPDri, Convert__Reg1_0, 0, { MCK_FPR64, MCK__35_0, MCK__DOT_0 }, },
  { 423 /* fcmpe */, ARM64::FCMPESrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 423 /* fcmpe */, ARM64::FCMPEDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 423 /* fcmpe */, ARM64::FCMPESri, Convert__Reg1_0, 0, { MCK_FPR32, MCK__35_0, MCK__DOT_0 }, },
  { 423 /* fcmpe */, ARM64::FCMPEDri, Convert__Reg1_0, 0, { MCK_FPR64, MCK__35_0, MCK__DOT_0 }, },
  { 429 /* fcsel */, ARM64::FCSELSrrr, Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_Imm }, },
  { 429 /* fcsel */, ARM64::FCSELDrrr, Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_Imm }, },
  { 435 /* fcvt */, ARM64::FCVTHSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR16, MCK_FPR32 }, },
  { 435 /* fcvt */, ARM64::FCVTHDr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR16, MCK_FPR64 }, },
  { 435 /* fcvt */, ARM64::FCVTSHr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR16 }, },
  { 435 /* fcvt */, ARM64::FCVTSDr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR64 }, },
  { 435 /* fcvt */, ARM64::FCVTDHr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR16 }, },
  { 435 /* fcvt */, ARM64::FCVTDSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR32 }, },
  { 440 /* fcvtas */, ARM64::FCVTASUWSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR32 }, },
  { 440 /* fcvtas */, ARM64::FCVTASUWDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR64 }, },
  { 440 /* fcvtas */, ARM64::FCVTASUXSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR32 }, },
  { 440 /* fcvtas */, ARM64::FCVTASUXDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR64 }, },
  { 440 /* fcvtas */, ARM64::FCVTASv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 440 /* fcvtas */, ARM64::FCVTASv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 440 /* fcvtas */, ARM64::FCVTASv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 440 /* fcvtas */, ARM64::FCVTASv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 440 /* fcvtas */, ARM64::FCVTASv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 440 /* fcvtas */, ARM64::FCVTASSWSri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR32, MCK_Imm1_32 }, },
  { 440 /* fcvtas */, ARM64::FCVTASSWDri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR64, MCK_Imm1_32 }, },
  { 440 /* fcvtas */, ARM64::FCVTASSXSri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR32, MCK_Imm1_64 }, },
  { 440 /* fcvtas */, ARM64::FCVTASSXDri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 440 /* fcvtas */, ARM64::FCVTASv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 440 /* fcvtas */, ARM64::FCVTASv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 440 /* fcvtas */, ARM64::FCVTASv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 447 /* fcvtau */, ARM64::FCVTAUUWSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR32 }, },
  { 447 /* fcvtau */, ARM64::FCVTAUUWDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR64 }, },
  { 447 /* fcvtau */, ARM64::FCVTAUUXSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR32 }, },
  { 447 /* fcvtau */, ARM64::FCVTAUUXDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR64 }, },
  { 447 /* fcvtau */, ARM64::FCVTAUv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 447 /* fcvtau */, ARM64::FCVTAUv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 447 /* fcvtau */, ARM64::FCVTAUv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 447 /* fcvtau */, ARM64::FCVTAUv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 447 /* fcvtau */, ARM64::FCVTAUv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 447 /* fcvtau */, ARM64::FCVTAUSWSri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR32, MCK_Imm1_32 }, },
  { 447 /* fcvtau */, ARM64::FCVTAUSWDri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR64, MCK_Imm1_32 }, },
  { 447 /* fcvtau */, ARM64::FCVTAUSXSri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR32, MCK_Imm1_64 }, },
  { 447 /* fcvtau */, ARM64::FCVTAUSXDri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 447 /* fcvtau */, ARM64::FCVTAUv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 447 /* fcvtau */, ARM64::FCVTAUv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 447 /* fcvtau */, ARM64::FCVTAUv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 454 /* fcvtl */, ARM64::FCVTLv2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s }, },
  { 454 /* fcvtl */, ARM64::FCVTLv4i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h }, },
  { 460 /* fcvtl2 */, ARM64::FCVTLv4i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s }, },
  { 460 /* fcvtl2 */, ARM64::FCVTLv8i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h }, },
  { 467 /* fcvtms */, ARM64::FCVTMSUWSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR32 }, },
  { 467 /* fcvtms */, ARM64::FCVTMSUWDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR64 }, },
  { 467 /* fcvtms */, ARM64::FCVTMSUXSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR32 }, },
  { 467 /* fcvtms */, ARM64::FCVTMSUXDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR64 }, },
  { 467 /* fcvtms */, ARM64::FCVTMSv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 467 /* fcvtms */, ARM64::FCVTMSv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 467 /* fcvtms */, ARM64::FCVTMSv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 467 /* fcvtms */, ARM64::FCVTMSv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 467 /* fcvtms */, ARM64::FCVTMSv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 467 /* fcvtms */, ARM64::FCVTMSSWSri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR32, MCK_Imm1_32 }, },
  { 467 /* fcvtms */, ARM64::FCVTMSSWDri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR64, MCK_Imm1_32 }, },
  { 467 /* fcvtms */, ARM64::FCVTMSSXSri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR32, MCK_Imm1_64 }, },
  { 467 /* fcvtms */, ARM64::FCVTMSSXDri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 467 /* fcvtms */, ARM64::FCVTMSv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 467 /* fcvtms */, ARM64::FCVTMSv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 467 /* fcvtms */, ARM64::FCVTMSv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 474 /* fcvtmu */, ARM64::FCVTMUUWSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR32 }, },
  { 474 /* fcvtmu */, ARM64::FCVTMUUWDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR64 }, },
  { 474 /* fcvtmu */, ARM64::FCVTMUUXSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR32 }, },
  { 474 /* fcvtmu */, ARM64::FCVTMUUXDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR64 }, },
  { 474 /* fcvtmu */, ARM64::FCVTMUv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 474 /* fcvtmu */, ARM64::FCVTMUv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 474 /* fcvtmu */, ARM64::FCVTMUv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 474 /* fcvtmu */, ARM64::FCVTMUv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 474 /* fcvtmu */, ARM64::FCVTMUv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 474 /* fcvtmu */, ARM64::FCVTMUSWSri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR32, MCK_Imm1_32 }, },
  { 474 /* fcvtmu */, ARM64::FCVTMUSWDri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR64, MCK_Imm1_32 }, },
  { 474 /* fcvtmu */, ARM64::FCVTMUSXSri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR32, MCK_Imm1_64 }, },
  { 474 /* fcvtmu */, ARM64::FCVTMUSXDri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 474 /* fcvtmu */, ARM64::FCVTMUv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 474 /* fcvtmu */, ARM64::FCVTMUv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 474 /* fcvtmu */, ARM64::FCVTMUv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 481 /* fcvtn */, ARM64::FCVTNv2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2d }, },
  { 481 /* fcvtn */, ARM64::FCVTNv4i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4s }, },
  { 487 /* fcvtn2 */, ARM64::FCVTNv4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_2d }, },
  { 487 /* fcvtn2 */, ARM64::FCVTNv8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_4s }, },
  { 494 /* fcvtns */, ARM64::FCVTNSUWSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR32 }, },
  { 494 /* fcvtns */, ARM64::FCVTNSUWDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR64 }, },
  { 494 /* fcvtns */, ARM64::FCVTNSUXSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR32 }, },
  { 494 /* fcvtns */, ARM64::FCVTNSUXDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR64 }, },
  { 494 /* fcvtns */, ARM64::FCVTNSv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 494 /* fcvtns */, ARM64::FCVTNSv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 494 /* fcvtns */, ARM64::FCVTNSv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 494 /* fcvtns */, ARM64::FCVTNSv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 494 /* fcvtns */, ARM64::FCVTNSv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 494 /* fcvtns */, ARM64::FCVTNSSWSri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR32, MCK_Imm1_32 }, },
  { 494 /* fcvtns */, ARM64::FCVTNSSWDri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR64, MCK_Imm1_32 }, },
  { 494 /* fcvtns */, ARM64::FCVTNSSXSri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR32, MCK_Imm1_64 }, },
  { 494 /* fcvtns */, ARM64::FCVTNSSXDri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 494 /* fcvtns */, ARM64::FCVTNSv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 494 /* fcvtns */, ARM64::FCVTNSv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 494 /* fcvtns */, ARM64::FCVTNSv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 501 /* fcvtnu */, ARM64::FCVTNUUWSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR32 }, },
  { 501 /* fcvtnu */, ARM64::FCVTNUUWDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR64 }, },
  { 501 /* fcvtnu */, ARM64::FCVTNUUXSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR32 }, },
  { 501 /* fcvtnu */, ARM64::FCVTNUUXDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR64 }, },
  { 501 /* fcvtnu */, ARM64::FCVTNUv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 501 /* fcvtnu */, ARM64::FCVTNUv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 501 /* fcvtnu */, ARM64::FCVTNUv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 501 /* fcvtnu */, ARM64::FCVTNUv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 501 /* fcvtnu */, ARM64::FCVTNUv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 501 /* fcvtnu */, ARM64::FCVTNUSWSri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR32, MCK_Imm1_32 }, },
  { 501 /* fcvtnu */, ARM64::FCVTNUSWDri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR64, MCK_Imm1_32 }, },
  { 501 /* fcvtnu */, ARM64::FCVTNUSXSri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR32, MCK_Imm1_64 }, },
  { 501 /* fcvtnu */, ARM64::FCVTNUSXDri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 501 /* fcvtnu */, ARM64::FCVTNUv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 501 /* fcvtnu */, ARM64::FCVTNUv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 501 /* fcvtnu */, ARM64::FCVTNUv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 508 /* fcvtps */, ARM64::FCVTPSUWSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR32 }, },
  { 508 /* fcvtps */, ARM64::FCVTPSUWDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR64 }, },
  { 508 /* fcvtps */, ARM64::FCVTPSUXSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR32 }, },
  { 508 /* fcvtps */, ARM64::FCVTPSUXDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR64 }, },
  { 508 /* fcvtps */, ARM64::FCVTPSv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 508 /* fcvtps */, ARM64::FCVTPSv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 508 /* fcvtps */, ARM64::FCVTPSv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 508 /* fcvtps */, ARM64::FCVTPSv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 508 /* fcvtps */, ARM64::FCVTPSv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 508 /* fcvtps */, ARM64::FCVTPSSWSri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR32, MCK_Imm1_32 }, },
  { 508 /* fcvtps */, ARM64::FCVTPSSWDri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR64, MCK_Imm1_32 }, },
  { 508 /* fcvtps */, ARM64::FCVTPSSXSri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR32, MCK_Imm1_64 }, },
  { 508 /* fcvtps */, ARM64::FCVTPSSXDri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 508 /* fcvtps */, ARM64::FCVTPSv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 508 /* fcvtps */, ARM64::FCVTPSv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 508 /* fcvtps */, ARM64::FCVTPSv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 515 /* fcvtpu */, ARM64::FCVTPUUWSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR32 }, },
  { 515 /* fcvtpu */, ARM64::FCVTPUUWDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR64 }, },
  { 515 /* fcvtpu */, ARM64::FCVTPUUXSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR32 }, },
  { 515 /* fcvtpu */, ARM64::FCVTPUUXDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR64 }, },
  { 515 /* fcvtpu */, ARM64::FCVTPUv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 515 /* fcvtpu */, ARM64::FCVTPUv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 515 /* fcvtpu */, ARM64::FCVTPUv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 515 /* fcvtpu */, ARM64::FCVTPUv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 515 /* fcvtpu */, ARM64::FCVTPUv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 515 /* fcvtpu */, ARM64::FCVTPUSWSri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR32, MCK_Imm1_32 }, },
  { 515 /* fcvtpu */, ARM64::FCVTPUSWDri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR64, MCK_Imm1_32 }, },
  { 515 /* fcvtpu */, ARM64::FCVTPUSXSri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR32, MCK_Imm1_64 }, },
  { 515 /* fcvtpu */, ARM64::FCVTPUSXDri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 515 /* fcvtpu */, ARM64::FCVTPUv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 515 /* fcvtpu */, ARM64::FCVTPUv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 515 /* fcvtpu */, ARM64::FCVTPUv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 522 /* fcvtxn */, ARM64::FCVTXNv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR64 }, },
  { 522 /* fcvtxn */, ARM64::FCVTXNv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2d }, },
  { 529 /* fcvtxn2 */, ARM64::FCVTXNv4f32, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_2d }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSUWSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR32 }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSUWDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR64 }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSUXSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR32 }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSUXDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR64 }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSSWSri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR32, MCK_Imm1_32 }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSSWDri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR64, MCK_Imm1_32 }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSSXSri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR32, MCK_Imm1_64 }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSSXDri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSs, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_FPR32, MCK_FPR32, MCK_Imm1_32 }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSd, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSv2i64_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_641_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_64 }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSv4i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSv2i64_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_641_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_64 }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_Imm1_32 }, },
  { 537 /* fcvtzs */, ARM64::FCVTZSv4i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_32 }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUUWSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR32 }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUUWDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR64 }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUUXSr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR32 }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUUXDr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR64 }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUSWSri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR32, MCK_Imm1_32 }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUSWDri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_GPR32, MCK_FPR64, MCK_Imm1_32 }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUSXSri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR32, MCK_Imm1_64 }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUSXDri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_GPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUs, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_FPR32, MCK_FPR32, MCK_Imm1_32 }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUd, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUv2i64_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_641_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_64 }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUv4i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUv2i64_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_641_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_64 }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_Imm1_32 }, },
  { 544 /* fcvtzu */, ARM64::FCVTZUv4i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_32 }, },
  { 551 /* fdiv */, ARM64::FDIVSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 551 /* fdiv */, ARM64::FDIVDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 551 /* fdiv */, ARM64::FDIVv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 551 /* fdiv */, ARM64::FDIVv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 551 /* fdiv */, ARM64::FDIVv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 551 /* fdiv */, ARM64::FDIVv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 551 /* fdiv */, ARM64::FDIVv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 551 /* fdiv */, ARM64::FDIVv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 556 /* fmadd */, ARM64::FMADDSrrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 556 /* fmadd */, ARM64::FMADDDrrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 562 /* fmax */, ARM64::FMAXSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 562 /* fmax */, ARM64::FMAXDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 562 /* fmax */, ARM64::FMAXv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 562 /* fmax */, ARM64::FMAXv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 562 /* fmax */, ARM64::FMAXv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 562 /* fmax */, ARM64::FMAXv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 562 /* fmax */, ARM64::FMAXv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 562 /* fmax */, ARM64::FMAXv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 567 /* fmaxnm */, ARM64::FMAXNMSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 567 /* fmaxnm */, ARM64::FMAXNMDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 567 /* fmaxnm */, ARM64::FMAXNMv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 567 /* fmaxnm */, ARM64::FMAXNMv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 567 /* fmaxnm */, ARM64::FMAXNMv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 567 /* fmaxnm */, ARM64::FMAXNMv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 567 /* fmaxnm */, ARM64::FMAXNMv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 567 /* fmaxnm */, ARM64::FMAXNMv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 574 /* fmaxnmp */, ARM64::FMAXNMPv2i64p, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_FPR64, MCK_VectorReg }, },
  { 574 /* fmaxnmp */, ARM64::FMAXNMPv2i32p, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_FPR32, MCK_VectorReg }, },
  { 574 /* fmaxnmp */, ARM64::FMAXNMPv2i32p, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_2s }, },
  { 574 /* fmaxnmp */, ARM64::FMAXNMPv2i64p, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR64, MCK_VectorReg, MCK__DOT_2d }, },
  { 574 /* fmaxnmp */, ARM64::FMAXNMPv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 574 /* fmaxnmp */, ARM64::FMAXNMPv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 574 /* fmaxnmp */, ARM64::FMAXNMPv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 574 /* fmaxnmp */, ARM64::FMAXNMPv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 574 /* fmaxnmp */, ARM64::FMAXNMPv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 574 /* fmaxnmp */, ARM64::FMAXNMPv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 582 /* fmaxnmv */, ARM64::FMAXNMVv4i32v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_FPR32, MCK_VectorReg }, },
  { 582 /* fmaxnmv */, ARM64::FMAXNMVv4i32v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_4s }, },
  { 590 /* fmaxp */, ARM64::FMAXPv2i64p, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_FPR64, MCK_VectorReg }, },
  { 590 /* fmaxp */, ARM64::FMAXPv2i32p, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_FPR32, MCK_VectorReg }, },
  { 590 /* fmaxp */, ARM64::FMAXPv2i32p, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_2s }, },
  { 590 /* fmaxp */, ARM64::FMAXPv2i64p, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR64, MCK_VectorReg, MCK__DOT_2d }, },
  { 590 /* fmaxp */, ARM64::FMAXPv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 590 /* fmaxp */, ARM64::FMAXPv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 590 /* fmaxp */, ARM64::FMAXPv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 590 /* fmaxp */, ARM64::FMAXPv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 590 /* fmaxp */, ARM64::FMAXPv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 590 /* fmaxp */, ARM64::FMAXPv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 596 /* fmaxv */, ARM64::FMAXVv4i32v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_FPR32, MCK_VectorReg }, },
  { 596 /* fmaxv */, ARM64::FMAXVv4i32v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_4s }, },
  { 602 /* fmin */, ARM64::FMINSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 602 /* fmin */, ARM64::FMINDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 602 /* fmin */, ARM64::FMINv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 602 /* fmin */, ARM64::FMINv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 602 /* fmin */, ARM64::FMINv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 602 /* fmin */, ARM64::FMINv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 602 /* fmin */, ARM64::FMINv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 602 /* fmin */, ARM64::FMINv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 607 /* fminnm */, ARM64::FMINNMSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 607 /* fminnm */, ARM64::FMINNMDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 607 /* fminnm */, ARM64::FMINNMv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 607 /* fminnm */, ARM64::FMINNMv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 607 /* fminnm */, ARM64::FMINNMv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 607 /* fminnm */, ARM64::FMINNMv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 607 /* fminnm */, ARM64::FMINNMv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 607 /* fminnm */, ARM64::FMINNMv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 614 /* fminnmp */, ARM64::FMINNMPv2i64p, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_FPR64, MCK_VectorReg }, },
  { 614 /* fminnmp */, ARM64::FMINNMPv2i32p, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_FPR32, MCK_VectorReg }, },
  { 614 /* fminnmp */, ARM64::FMINNMPv2i32p, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_2s }, },
  { 614 /* fminnmp */, ARM64::FMINNMPv2i64p, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR64, MCK_VectorReg, MCK__DOT_2d }, },
  { 614 /* fminnmp */, ARM64::FMINNMPv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 614 /* fminnmp */, ARM64::FMINNMPv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 614 /* fminnmp */, ARM64::FMINNMPv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 614 /* fminnmp */, ARM64::FMINNMPv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 614 /* fminnmp */, ARM64::FMINNMPv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 614 /* fminnmp */, ARM64::FMINNMPv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 622 /* fminnmv */, ARM64::FMINNMVv4i32v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_FPR32, MCK_VectorReg }, },
  { 622 /* fminnmv */, ARM64::FMINNMVv4i32v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_4s }, },
  { 630 /* fminp */, ARM64::FMINPv2i64p, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_FPR64, MCK_VectorReg }, },
  { 630 /* fminp */, ARM64::FMINPv2i32p, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_FPR32, MCK_VectorReg }, },
  { 630 /* fminp */, ARM64::FMINPv2i32p, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_2s }, },
  { 630 /* fminp */, ARM64::FMINPv2i64p, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR64, MCK_VectorReg, MCK__DOT_2d }, },
  { 630 /* fminp */, ARM64::FMINPv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 630 /* fminp */, ARM64::FMINPv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 630 /* fminp */, ARM64::FMINPv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 630 /* fminp */, ARM64::FMINPv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 630 /* fminp */, ARM64::FMINPv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 630 /* fminp */, ARM64::FMINPv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 636 /* fminv */, ARM64::FMINVv4i32v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_FPR32, MCK_VectorReg }, },
  { 636 /* fminv */, ARM64::FMINVv4i32v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_4s }, },
  { 642 /* fmla */, ARM64::FMLAv2f64, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 642 /* fmla */, ARM64::FMLAv2f32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 642 /* fmla */, ARM64::FMLAv4f32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 642 /* fmla */, ARM64::FMLAv2i64_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexD1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexD }, },
  { 642 /* fmla */, ARM64::FMLAv2i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 642 /* fmla */, ARM64::FMLAv4i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 642 /* fmla */, ARM64::FMLAv1i64_indexed, Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3__VectorIndexD1_4, 0, { MCK__DOT_d, MCK_FPR64, MCK_FPR64, MCK_VectorReg, MCK_VectorIndexD }, },
  { 642 /* fmla */, ARM64::FMLAv1i32_indexed, Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_s, MCK_FPR32, MCK_FPR32, MCK_VectorReg, MCK_VectorIndexS }, },
  { 642 /* fmla */, ARM64::FMLAv1i32_indexed, Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2__VectorIndexS1_4, 0, { MCK_FPR32, MCK_FPR32, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 642 /* fmla */, ARM64::FMLAv1i64_indexed, Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2__VectorIndexD1_4, 0, { MCK_FPR64, MCK_FPR64, MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD }, },
  { 642 /* fmla */, ARM64::FMLAv2f64, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 642 /* fmla */, ARM64::FMLAv2f32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 642 /* fmla */, ARM64::FMLAv4f32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 642 /* fmla */, ARM64::FMLAv2i64_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexD1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD }, },
  { 642 /* fmla */, ARM64::FMLAv2i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 642 /* fmla */, ARM64::FMLAv4i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 647 /* fmls */, ARM64::FMLSv2f64, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 647 /* fmls */, ARM64::FMLSv2f32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 647 /* fmls */, ARM64::FMLSv4f32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 647 /* fmls */, ARM64::FMLSv2i64_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexD1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexD }, },
  { 647 /* fmls */, ARM64::FMLSv2i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 647 /* fmls */, ARM64::FMLSv4i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 647 /* fmls */, ARM64::FMLSv1i64_indexed, Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3__VectorIndexD1_4, 0, { MCK__DOT_d, MCK_FPR64, MCK_FPR64, MCK_VectorReg, MCK_VectorIndexD }, },
  { 647 /* fmls */, ARM64::FMLSv1i32_indexed, Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_s, MCK_FPR32, MCK_FPR32, MCK_VectorReg, MCK_VectorIndexS }, },
  { 647 /* fmls */, ARM64::FMLSv1i32_indexed, Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2__VectorIndexS1_4, 0, { MCK_FPR32, MCK_FPR32, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 647 /* fmls */, ARM64::FMLSv1i64_indexed, Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2__VectorIndexD1_4, 0, { MCK_FPR64, MCK_FPR64, MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD }, },
  { 647 /* fmls */, ARM64::FMLSv2f64, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 647 /* fmls */, ARM64::FMLSv2f32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 647 /* fmls */, ARM64::FMLSv4f32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 647 /* fmls */, ARM64::FMLSv2i64_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexD1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD }, },
  { 647 /* fmls */, ARM64::FMLSv2i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 647 /* fmls */, ARM64::FMLSv4i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 652 /* fmov */, ARM64::FMOVSWr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_FPR32 }, },
  { 652 /* fmov */, ARM64::FMOVDXr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_FPR64 }, },
  { 652 /* fmov */, ARM64::FMOVWSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_GPR32 }, },
  { 652 /* fmov */, ARM64::FMOVSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 652 /* fmov */, ARM64::FMOVSi, Convert__Reg1_0__FPImm1_1, 0, { MCK_FPR32, MCK_FPImm }, },
  { 652 /* fmov */, ARM64::FMOVXDr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_GPR64 }, },
  { 652 /* fmov */, ARM64::FMOVDr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 652 /* fmov */, ARM64::FMOVDi, Convert__Reg1_0__FPImm1_1, 0, { MCK_FPR64, MCK_FPImm }, },
  { 652 /* fmov */, ARM64::FMOVv2f64ns, Convert__VectorReg1_1__FPImm1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_FPImm }, },
  { 652 /* fmov */, ARM64::FMOVv2f32ns, Convert__VectorReg1_1__FPImm1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_FPImm }, },
  { 652 /* fmov */, ARM64::FMOVv4f32ns, Convert__VectorReg1_1__FPImm1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_FPImm }, },
  { 652 /* fmov */, ARM64::FMOVv2f64ns, Convert__VectorReg1_0__FPImm1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_FPImm }, },
  { 652 /* fmov */, ARM64::FMOVv2f32ns, Convert__VectorReg1_0__FPImm1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_FPImm }, },
  { 652 /* fmov */, ARM64::FMOVv4f32ns, Convert__VectorReg1_0__FPImm1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_FPImm }, },
  { 652 /* fmov */, ARM64::FMOVDXHighr, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_d, MCK_GPR64, MCK_VectorReg, MCK__91_, MCK_1, MCK__93_ }, },
  { 652 /* fmov */, ARM64::FMOVXDHighr, Convert__VectorReg1_1__Reg1_5, 0, { MCK__DOT_d, MCK_VectorReg, MCK__91_, MCK_1, MCK__93_, MCK_GPR64 }, },
  { 652 /* fmov */, ARM64::FMOVDXHighr, Convert__Reg1_0__VectorReg1_1, 0, { MCK_GPR64, MCK_VectorReg, MCK__DOT_d, MCK__91_, MCK_1, MCK__93_ }, },
  { 652 /* fmov */, ARM64::FMOVXDHighr, Convert__VectorReg1_0__Reg1_5, 0, { MCK_VectorReg, MCK__DOT_d, MCK__91_, MCK_1, MCK__93_, MCK_GPR64 }, },
  { 657 /* fmsub */, ARM64::FMSUBSrrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 657 /* fmsub */, ARM64::FMSUBDrrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 663 /* fmul */, ARM64::FMULSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 663 /* fmul */, ARM64::FMULDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 663 /* fmul */, ARM64::FMULv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 663 /* fmul */, ARM64::FMULv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 663 /* fmul */, ARM64::FMULv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 663 /* fmul */, ARM64::FMULv2i64_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexD1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexD }, },
  { 663 /* fmul */, ARM64::FMULv2i32_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 663 /* fmul */, ARM64::FMULv4i32_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 663 /* fmul */, ARM64::FMULv1i64_indexed, Convert__Reg1_1__Reg1_2__VectorReg1_3__VectorIndexD1_4, 0, { MCK__DOT_d, MCK_FPR64, MCK_FPR64, MCK_VectorReg, MCK_VectorIndexD }, },
  { 663 /* fmul */, ARM64::FMULv1i32_indexed, Convert__Reg1_1__Reg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_s, MCK_FPR32, MCK_FPR32, MCK_VectorReg, MCK_VectorIndexS }, },
  { 663 /* fmul */, ARM64::FMULv1i32_indexed, Convert__Reg1_0__Reg1_1__VectorReg1_2__VectorIndexS1_4, 0, { MCK_FPR32, MCK_FPR32, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 663 /* fmul */, ARM64::FMULv1i64_indexed, Convert__Reg1_0__Reg1_1__VectorReg1_2__VectorIndexD1_4, 0, { MCK_FPR64, MCK_FPR64, MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD }, },
  { 663 /* fmul */, ARM64::FMULv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 663 /* fmul */, ARM64::FMULv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 663 /* fmul */, ARM64::FMULv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 663 /* fmul */, ARM64::FMULv2i64_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexD1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD }, },
  { 663 /* fmul */, ARM64::FMULv2i32_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 663 /* fmul */, ARM64::FMULv4i32_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 668 /* fmulx */, ARM64::FMULX32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 668 /* fmulx */, ARM64::FMULX64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 668 /* fmulx */, ARM64::FMULXv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 668 /* fmulx */, ARM64::FMULXv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 668 /* fmulx */, ARM64::FMULXv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 668 /* fmulx */, ARM64::FMULXv2i64_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexD1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexD }, },
  { 668 /* fmulx */, ARM64::FMULXv2i32_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 668 /* fmulx */, ARM64::FMULXv4i32_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 668 /* fmulx */, ARM64::FMULXv1i64_indexed, Convert__Reg1_1__Reg1_2__VectorReg1_3__VectorIndexD1_4, 0, { MCK__DOT_d, MCK_FPR64, MCK_FPR64, MCK_VectorReg, MCK_VectorIndexD }, },
  { 668 /* fmulx */, ARM64::FMULXv1i32_indexed, Convert__Reg1_1__Reg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_s, MCK_FPR32, MCK_FPR32, MCK_VectorReg, MCK_VectorIndexS }, },
  { 668 /* fmulx */, ARM64::FMULXv1i32_indexed, Convert__Reg1_0__Reg1_1__VectorReg1_2__VectorIndexS1_4, 0, { MCK_FPR32, MCK_FPR32, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 668 /* fmulx */, ARM64::FMULXv1i64_indexed, Convert__Reg1_0__Reg1_1__VectorReg1_2__VectorIndexD1_4, 0, { MCK_FPR64, MCK_FPR64, MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD }, },
  { 668 /* fmulx */, ARM64::FMULXv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 668 /* fmulx */, ARM64::FMULXv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 668 /* fmulx */, ARM64::FMULXv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 668 /* fmulx */, ARM64::FMULXv2i64_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexD1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD }, },
  { 668 /* fmulx */, ARM64::FMULXv2i32_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 668 /* fmulx */, ARM64::FMULXv4i32_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 674 /* fneg */, ARM64::FNEGSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 674 /* fneg */, ARM64::FNEGDr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 674 /* fneg */, ARM64::FNEGv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 674 /* fneg */, ARM64::FNEGv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 674 /* fneg */, ARM64::FNEGv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 674 /* fneg */, ARM64::FNEGv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 674 /* fneg */, ARM64::FNEGv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 674 /* fneg */, ARM64::FNEGv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 679 /* fnmadd */, ARM64::FNMADDSrrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 679 /* fnmadd */, ARM64::FNMADDDrrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 686 /* fnmsub */, ARM64::FNMSUBSrrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 686 /* fnmsub */, ARM64::FNMSUBDrrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 693 /* fnmul */, ARM64::FNMULSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 693 /* fnmul */, ARM64::FNMULDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 699 /* frecpe */, ARM64::FRECPEv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 699 /* frecpe */, ARM64::FRECPEv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 699 /* frecpe */, ARM64::FRECPEv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 699 /* frecpe */, ARM64::FRECPEv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 699 /* frecpe */, ARM64::FRECPEv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 699 /* frecpe */, ARM64::FRECPEv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 699 /* frecpe */, ARM64::FRECPEv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 699 /* frecpe */, ARM64::FRECPEv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 706 /* frecps */, ARM64::FRECPS32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 706 /* frecps */, ARM64::FRECPS64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 706 /* frecps */, ARM64::FRECPSv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 706 /* frecps */, ARM64::FRECPSv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 706 /* frecps */, ARM64::FRECPSv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 706 /* frecps */, ARM64::FRECPSv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 706 /* frecps */, ARM64::FRECPSv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 706 /* frecps */, ARM64::FRECPSv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 713 /* frecpx */, ARM64::FRECPXv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 713 /* frecpx */, ARM64::FRECPXv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 720 /* frinta */, ARM64::FRINTASr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 720 /* frinta */, ARM64::FRINTADr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 720 /* frinta */, ARM64::FRINTAv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 720 /* frinta */, ARM64::FRINTAv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 720 /* frinta */, ARM64::FRINTAv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 720 /* frinta */, ARM64::FRINTAv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 720 /* frinta */, ARM64::FRINTAv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 720 /* frinta */, ARM64::FRINTAv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 727 /* frinti */, ARM64::FRINTISr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 727 /* frinti */, ARM64::FRINTIDr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 727 /* frinti */, ARM64::FRINTIv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 727 /* frinti */, ARM64::FRINTIv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 727 /* frinti */, ARM64::FRINTIv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 727 /* frinti */, ARM64::FRINTIv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 727 /* frinti */, ARM64::FRINTIv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 727 /* frinti */, ARM64::FRINTIv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 734 /* frintm */, ARM64::FRINTMSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 734 /* frintm */, ARM64::FRINTMDr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 734 /* frintm */, ARM64::FRINTMv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 734 /* frintm */, ARM64::FRINTMv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 734 /* frintm */, ARM64::FRINTMv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 734 /* frintm */, ARM64::FRINTMv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 734 /* frintm */, ARM64::FRINTMv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 734 /* frintm */, ARM64::FRINTMv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 741 /* frintn */, ARM64::FRINTNSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 741 /* frintn */, ARM64::FRINTNDr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 741 /* frintn */, ARM64::FRINTNv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 741 /* frintn */, ARM64::FRINTNv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 741 /* frintn */, ARM64::FRINTNv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 741 /* frintn */, ARM64::FRINTNv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 741 /* frintn */, ARM64::FRINTNv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 741 /* frintn */, ARM64::FRINTNv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 748 /* frintp */, ARM64::FRINTPSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 748 /* frintp */, ARM64::FRINTPDr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 748 /* frintp */, ARM64::FRINTPv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 748 /* frintp */, ARM64::FRINTPv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 748 /* frintp */, ARM64::FRINTPv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 748 /* frintp */, ARM64::FRINTPv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 748 /* frintp */, ARM64::FRINTPv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 748 /* frintp */, ARM64::FRINTPv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 755 /* frintx */, ARM64::FRINTXSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 755 /* frintx */, ARM64::FRINTXDr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 755 /* frintx */, ARM64::FRINTXv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 755 /* frintx */, ARM64::FRINTXv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 755 /* frintx */, ARM64::FRINTXv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 755 /* frintx */, ARM64::FRINTXv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 755 /* frintx */, ARM64::FRINTXv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 755 /* frintx */, ARM64::FRINTXv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 762 /* frintz */, ARM64::FRINTZSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 762 /* frintz */, ARM64::FRINTZDr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 762 /* frintz */, ARM64::FRINTZv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 762 /* frintz */, ARM64::FRINTZv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 762 /* frintz */, ARM64::FRINTZv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 762 /* frintz */, ARM64::FRINTZv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 762 /* frintz */, ARM64::FRINTZv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 762 /* frintz */, ARM64::FRINTZv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 769 /* frsqrte */, ARM64::FRSQRTEv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 769 /* frsqrte */, ARM64::FRSQRTEv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 769 /* frsqrte */, ARM64::FRSQRTEv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 769 /* frsqrte */, ARM64::FRSQRTEv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 769 /* frsqrte */, ARM64::FRSQRTEv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 769 /* frsqrte */, ARM64::FRSQRTEv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 769 /* frsqrte */, ARM64::FRSQRTEv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 769 /* frsqrte */, ARM64::FRSQRTEv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 777 /* frsqrts */, ARM64::FRSQRTS32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 777 /* frsqrts */, ARM64::FRSQRTS64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 777 /* frsqrts */, ARM64::FRSQRTSv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 777 /* frsqrts */, ARM64::FRSQRTSv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 777 /* frsqrts */, ARM64::FRSQRTSv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 777 /* frsqrts */, ARM64::FRSQRTSv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 777 /* frsqrts */, ARM64::FRSQRTSv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 777 /* frsqrts */, ARM64::FRSQRTSv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 785 /* fsqrt */, ARM64::FSQRTSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 785 /* fsqrt */, ARM64::FSQRTDr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 785 /* fsqrt */, ARM64::FSQRTv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 785 /* fsqrt */, ARM64::FSQRTv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 785 /* fsqrt */, ARM64::FSQRTv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 785 /* fsqrt */, ARM64::FSQRTv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 785 /* fsqrt */, ARM64::FSQRTv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 785 /* fsqrt */, ARM64::FSQRTv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 791 /* fsub */, ARM64::FSUBSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 791 /* fsub */, ARM64::FSUBDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 791 /* fsub */, ARM64::FSUBv2f64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 791 /* fsub */, ARM64::FSUBv2f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 791 /* fsub */, ARM64::FSUBv4f32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 791 /* fsub */, ARM64::FSUBv2f64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 791 /* fsub */, ARM64::FSUBv2f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 791 /* fsub */, ARM64::FSUBv4f32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 796 /* hint */, ARM64::HINT, Convert__Imm0_1271_0, 0, { MCK_Imm0_127 }, },
  { 801 /* hlt */, ARM64::HLT, Convert__Imm0_655351_0, 0, { MCK_Imm0_65535 }, },
  { 805 /* hvc */, ARM64::HVC, Convert__Imm0_655351_0, 0, { MCK_Imm0_65535 }, },
  { 809 /* ins */, ARM64::INSvi8gpr, Convert__VectorReg1_1__Tie0__VectorIndexB1_2__Reg1_3, 0, { MCK__DOT_b, MCK_VectorReg, MCK_VectorIndexB, MCK_GPR32 }, },
  { 809 /* ins */, ARM64::INSvi64gpr, Convert__VectorReg1_1__Tie0__VectorIndexD1_2__Reg1_3, 0, { MCK__DOT_d, MCK_VectorReg, MCK_VectorIndexD, MCK_GPR64 }, },
  { 809 /* ins */, ARM64::INSvi16gpr, Convert__VectorReg1_1__Tie0__VectorIndexH1_2__Reg1_3, 0, { MCK__DOT_h, MCK_VectorReg, MCK_VectorIndexH, MCK_GPR32 }, },
  { 809 /* ins */, ARM64::INSvi32gpr, Convert__VectorReg1_1__Tie0__VectorIndexS1_2__Reg1_3, 0, { MCK__DOT_s, MCK_VectorReg, MCK_VectorIndexS, MCK_GPR32 }, },
  { 809 /* ins */, ARM64::INSvi8gpr, Convert__VectorReg1_0__Tie0__VectorIndexB1_2__Reg1_3, 0, { MCK_VectorReg, MCK__DOT_b, MCK_VectorIndexB, MCK_GPR32 }, },
  { 809 /* ins */, ARM64::INSvi64gpr, Convert__VectorReg1_0__Tie0__VectorIndexD1_2__Reg1_3, 0, { MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD, MCK_GPR64 }, },
  { 809 /* ins */, ARM64::INSvi16gpr, Convert__VectorReg1_0__Tie0__VectorIndexH1_2__Reg1_3, 0, { MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH, MCK_GPR32 }, },
  { 809 /* ins */, ARM64::INSvi32gpr, Convert__VectorReg1_0__Tie0__VectorIndexS1_2__Reg1_3, 0, { MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS, MCK_GPR32 }, },
  { 809 /* ins */, ARM64::INSvi8lane, Convert__VectorReg1_1__Tie0__VectorIndexB1_2__VectorReg1_3__VectorIndexB1_4, 0, { MCK__DOT_b, MCK_VectorReg, MCK_VectorIndexB, MCK_VectorReg, MCK_VectorIndexB }, },
  { 809 /* ins */, ARM64::INSvi64lane, Convert__VectorReg1_1__Tie0__VectorIndexD1_2__VectorReg1_3__VectorIndexD1_4, 0, { MCK__DOT_d, MCK_VectorReg, MCK_VectorIndexD, MCK_VectorReg, MCK_VectorIndexD }, },
  { 809 /* ins */, ARM64::INSvi16lane, Convert__VectorReg1_1__Tie0__VectorIndexH1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_h, MCK_VectorReg, MCK_VectorIndexH, MCK_VectorReg, MCK_VectorIndexH }, },
  { 809 /* ins */, ARM64::INSvi32lane, Convert__VectorReg1_1__Tie0__VectorIndexS1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_s, MCK_VectorReg, MCK_VectorIndexS, MCK_VectorReg, MCK_VectorIndexS }, },
  { 809 /* ins */, ARM64::INSvi8lane, Convert__VectorReg1_0__Tie0__VectorIndexB1_2__VectorReg1_3__VectorIndexB1_5, 0, { MCK_VectorReg, MCK__DOT_b, MCK_VectorIndexB, MCK_VectorReg, MCK__DOT_b, MCK_VectorIndexB }, },
  { 809 /* ins */, ARM64::INSvi64lane, Convert__VectorReg1_0__Tie0__VectorIndexD1_2__VectorReg1_3__VectorIndexD1_5, 0, { MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD, MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD }, },
  { 809 /* ins */, ARM64::INSvi16lane, Convert__VectorReg1_0__Tie0__VectorIndexH1_2__VectorReg1_3__VectorIndexH1_5, 0, { MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 809 /* ins */, ARM64::INSvi32lane, Convert__VectorReg1_0__Tie0__VectorIndexS1_2__VectorReg1_3__VectorIndexS1_5, 0, { MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 813 /* isb */, ARM64::ISB, Convert__imm_15, 0, {  }, },
  { 813 /* isb */, ARM64::ISB, Convert__Barrier1_0, 0, { MCK_Barrier }, },
  { 817 /* ld1 */, ARM64::LD1Fourv16b, Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_16b, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Fourv1d, Convert__TypedVectorList4_1d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_1d, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Fourv2d, Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_2d, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Fourv2s, Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_2s, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Fourv4h, Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_4h, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Fourv4s, Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_4s, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Fourv8b, Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_8b, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Fourv8h, Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_8h, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Onev16b, Convert__TypedVectorList1_16b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_16b, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Onev1d, Convert__TypedVectorList1_1d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_1d, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Onev2d, Convert__TypedVectorList1_2d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_2d, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Onev2s, Convert__TypedVectorList1_2s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_2s, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Onev4h, Convert__TypedVectorList1_4h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_4h, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Onev4s, Convert__TypedVectorList1_4s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_4s, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Onev8b, Convert__TypedVectorList1_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_8b, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Onev8b, Convert__TypedVectorList1_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_8b, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Onev8h, Convert__TypedVectorList1_8h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_8h, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Threev16b, Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_16b, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Threev1d, Convert__TypedVectorList3_1d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_1d, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Threev2d, Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_2d, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Threev2s, Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_2s, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Threev4h, Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_4h, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Threev4s, Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_4s, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Threev8b, Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_8b, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Threev8h, Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_8h, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Twov16b, Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_16b, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Twov1d, Convert__TypedVectorList2_1d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_1d, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Twov2d, Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_2d, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Twov2s, Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_2s, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Twov4h, Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_4h, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Twov4s, Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_4s, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Twov8b, Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_8b, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Twov8h, Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_8h, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Fourv16b, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_16b, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Onev16b, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_16b, MCK_VecListOne128, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Threev16b, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_16b, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Twov16b, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_16b, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Fourv1d, Convert__VecListFour641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_1d, MCK_VecListFour64, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Onev1d, Convert__VecListOne641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_1d, MCK_VecListOne64, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Threev1d, Convert__VecListThree641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_1d, MCK_VecListThree64, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Twov1d, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_1d, MCK_VecListTwo64, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Fourv2d, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2d, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Onev2d, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2d, MCK_VecListOne128, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Threev2d, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2d, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Twov2d, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2d, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Fourv2s, Convert__VecListFour641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2s, MCK_VecListFour64, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Onev2s, Convert__VecListOne641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2s, MCK_VecListOne64, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Threev2s, Convert__VecListThree641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2s, MCK_VecListThree64, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Twov2s, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2s, MCK_VecListTwo64, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Fourv4h, Convert__VecListFour641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4h, MCK_VecListFour64, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Onev4h, Convert__VecListOne641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4h, MCK_VecListOne64, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Threev4h, Convert__VecListThree641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4h, MCK_VecListThree64, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Twov4h, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4h, MCK_VecListTwo64, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Fourv4s, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4s, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Onev4s, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4s, MCK_VecListOne128, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Threev4s, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4s, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Twov4s, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4s, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Fourv8b, Convert__VecListFour641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8b, MCK_VecListFour64, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Onev8b, Convert__VecListOne641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8b, MCK_VecListOne64, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Threev8b, Convert__VecListThree641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8b, MCK_VecListThree64, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Twov8b, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8b, MCK_VecListTwo64, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Fourv8h, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8h, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Onev8h, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8h, MCK_VecListOne128, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Threev8h, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8h, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Twov8h, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8h, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Fourv16b_POST, Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_16b, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv16b_POST, Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_16b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv1d_POST, Convert__TypedVectorList4_1d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_1d, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv1d_POST, Convert__TypedVectorList4_1d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_1d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv2d_POST, Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_2d, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv2d_POST, Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_2d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv2s_POST, Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_2s, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv2s_POST, Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_2s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv4h_POST, Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_4h, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv4h_POST, Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_4h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv4s_POST, Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_4s, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv4s_POST, Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_4s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv8b_POST, Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_8b, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv8b_POST, Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_8b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv8h_POST, Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_8h, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv8h_POST, Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_8h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Onev16b_POST, Convert__TypedVectorList1_16b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_16b, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 817 /* ld1 */, ARM64::LD1Onev16b_POST, Convert__TypedVectorList1_16b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_16b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Onev1d_POST, Convert__TypedVectorList1_1d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_1d, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 817 /* ld1 */, ARM64::LD1Onev1d_POST, Convert__TypedVectorList1_1d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_1d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Onev2d_POST, Convert__TypedVectorList1_2d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_2d, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 817 /* ld1 */, ARM64::LD1Onev2d_POST, Convert__TypedVectorList1_2d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_2d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Onev2s_POST, Convert__TypedVectorList1_2s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_2s, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 817 /* ld1 */, ARM64::LD1Onev2s_POST, Convert__TypedVectorList1_2s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_2s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Onev4h_POST, Convert__TypedVectorList1_4h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_4h, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 817 /* ld1 */, ARM64::LD1Onev4h_POST, Convert__TypedVectorList1_4h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_4h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Onev4s_POST, Convert__TypedVectorList1_4s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_4s, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 817 /* ld1 */, ARM64::LD1Onev4s_POST, Convert__TypedVectorList1_4s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_4s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Onev8b_POST, Convert__TypedVectorList1_8b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_8b, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 817 /* ld1 */, ARM64::LD1Onev8b_POST, Convert__TypedVectorList1_8b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_8b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Onev8h_POST, Convert__TypedVectorList1_8h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_8h, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 817 /* ld1 */, ARM64::LD1Onev8h_POST, Convert__TypedVectorList1_8h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_8h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1i8, Convert__TypedVectorList1_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList1_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1i64, Convert__TypedVectorList1_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList1_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1i16, Convert__TypedVectorList1_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList1_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1i32, Convert__TypedVectorList1_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList1_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1Threev16b_POST, Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_16b, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 817 /* ld1 */, ARM64::LD1Threev16b_POST, Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_16b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Threev1d_POST, Convert__TypedVectorList3_1d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_1d, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 817 /* ld1 */, ARM64::LD1Threev1d_POST, Convert__TypedVectorList3_1d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_1d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Threev2d_POST, Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_2d, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 817 /* ld1 */, ARM64::LD1Threev2d_POST, Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_2d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Threev2s_POST, Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_2s, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 817 /* ld1 */, ARM64::LD1Threev2s_POST, Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_2s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Threev4h_POST, Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_4h, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 817 /* ld1 */, ARM64::LD1Threev4h_POST, Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_4h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Threev4s_POST, Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_4s, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 817 /* ld1 */, ARM64::LD1Threev4s_POST, Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_4s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Threev8b_POST, Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_8b, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 817 /* ld1 */, ARM64::LD1Threev8b_POST, Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_8b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Threev8h_POST, Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_8h, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 817 /* ld1 */, ARM64::LD1Threev8h_POST, Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_8h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Twov16b_POST, Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_16b, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 817 /* ld1 */, ARM64::LD1Twov16b_POST, Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_16b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Twov1d_POST, Convert__TypedVectorList2_1d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_1d, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 817 /* ld1 */, ARM64::LD1Twov1d_POST, Convert__TypedVectorList2_1d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_1d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Twov2d_POST, Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_2d, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 817 /* ld1 */, ARM64::LD1Twov2d_POST, Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_2d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Twov2s_POST, Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_2s, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 817 /* ld1 */, ARM64::LD1Twov2s_POST, Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_2s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Twov4h_POST, Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_4h, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 817 /* ld1 */, ARM64::LD1Twov4h_POST, Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_4h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Twov4s_POST, Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_4s, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 817 /* ld1 */, ARM64::LD1Twov4s_POST, Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_4s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Twov8b_POST, Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_8b, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 817 /* ld1 */, ARM64::LD1Twov8b_POST, Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_8b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Twov8h_POST, Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_8h, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 817 /* ld1 */, ARM64::LD1Twov8h_POST, Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_8h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv16b_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_16b, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv16b_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_16b, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Onev16b_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_16b, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 817 /* ld1 */, ARM64::LD1Onev16b_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_16b, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Threev16b_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_16b, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 817 /* ld1 */, ARM64::LD1Threev16b_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_16b, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Twov16b_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_16b, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 817 /* ld1 */, ARM64::LD1Twov16b_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_16b, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv1d_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_1d, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv1d_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_1d, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Onev1d_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_1d, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 817 /* ld1 */, ARM64::LD1Onev1d_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_1d, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Threev1d_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_1d, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 817 /* ld1 */, ARM64::LD1Threev1d_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_1d, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Twov1d_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_1d, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 817 /* ld1 */, ARM64::LD1Twov1d_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_1d, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv2d_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2d, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv2d_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2d, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Onev2d_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2d, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 817 /* ld1 */, ARM64::LD1Onev2d_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2d, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Threev2d_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2d, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 817 /* ld1 */, ARM64::LD1Threev2d_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2d, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Twov2d_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2d, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 817 /* ld1 */, ARM64::LD1Twov2d_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2d, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv2s_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2s, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv2s_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2s, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Onev2s_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2s, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 817 /* ld1 */, ARM64::LD1Onev2s_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2s, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Threev2s_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2s, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 817 /* ld1 */, ARM64::LD1Threev2s_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2s, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Twov2s_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2s, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 817 /* ld1 */, ARM64::LD1Twov2s_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2s, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv4h_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4h, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv4h_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4h, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Onev4h_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4h, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 817 /* ld1 */, ARM64::LD1Onev4h_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4h, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Threev4h_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4h, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 817 /* ld1 */, ARM64::LD1Threev4h_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4h, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Twov4h_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4h, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 817 /* ld1 */, ARM64::LD1Twov4h_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4h, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv4s_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4s, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv4s_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4s, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Onev4s_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4s, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 817 /* ld1 */, ARM64::LD1Onev4s_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4s, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Threev4s_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4s, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 817 /* ld1 */, ARM64::LD1Threev4s_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4s, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Twov4s_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4s, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 817 /* ld1 */, ARM64::LD1Twov4s_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4s, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv8b_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8b, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv8b_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8b, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Onev8b_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8b, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 817 /* ld1 */, ARM64::LD1Onev8b_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8b, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Threev8b_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8b, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 817 /* ld1 */, ARM64::LD1Threev8b_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8b, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Twov8b_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8b, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 817 /* ld1 */, ARM64::LD1Twov8b_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8b, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv8h_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8h, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 817 /* ld1 */, ARM64::LD1Fourv8h_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8h, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Onev8h_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8h, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 817 /* ld1 */, ARM64::LD1Onev8h_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8h, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Threev8h_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8h, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 817 /* ld1 */, ARM64::LD1Threev8h_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8h, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1Twov8h_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8h, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 817 /* ld1 */, ARM64::LD1Twov8h_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8h, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1i8, Convert__VecListOne1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_b, MCK_VecListOne128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1i64, Convert__VecListOne1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_d, MCK_VecListOne128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1i16, Convert__VecListOne1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_h, MCK_VecListOne128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1i32, Convert__VecListOne1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_s, MCK_VecListOne128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex }, },
  { 817 /* ld1 */, ARM64::LD1i8_POST, Convert__TypedVectorList1_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList1_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK__35_1 }, },
  { 817 /* ld1 */, ARM64::LD1i8_POST, Convert__TypedVectorList1_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList1_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1i64_POST, Convert__TypedVectorList1_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList1_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 817 /* ld1 */, ARM64::LD1i64_POST, Convert__TypedVectorList1_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList1_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1i16_POST, Convert__TypedVectorList1_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList1_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK__35_2 }, },
  { 817 /* ld1 */, ARM64::LD1i16_POST, Convert__TypedVectorList1_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList1_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1i32_POST, Convert__TypedVectorList1_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList1_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 817 /* ld1 */, ARM64::LD1i32_POST, Convert__TypedVectorList1_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList1_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1i8_POST, Convert__VecListOne1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_b, MCK_VecListOne128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK__35_1 }, },
  { 817 /* ld1 */, ARM64::LD1i8_POST, Convert__VecListOne1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_b, MCK_VecListOne128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1i64_POST, Convert__VecListOne1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_d, MCK_VecListOne128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 817 /* ld1 */, ARM64::LD1i64_POST, Convert__VecListOne1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_d, MCK_VecListOne128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1i16_POST, Convert__VecListOne1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_h, MCK_VecListOne128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK__35_2 }, },
  { 817 /* ld1 */, ARM64::LD1i16_POST, Convert__VecListOne1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_h, MCK_VecListOne128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 817 /* ld1 */, ARM64::LD1i32_POST, Convert__VecListOne1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_s, MCK_VecListOne128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 817 /* ld1 */, ARM64::LD1i32_POST, Convert__VecListOne1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_s, MCK_VecListOne128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 821 /* ld1r */, ARM64::LD1Rv16b, Convert__TypedVectorList1_16b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_16b, MCK_MemorySIMDNoIndex }, },
  { 821 /* ld1r */, ARM64::LD1Rv1d, Convert__TypedVectorList1_1d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_1d, MCK_MemorySIMDNoIndex }, },
  { 821 /* ld1r */, ARM64::LD1Rv2d, Convert__TypedVectorList1_2d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_2d, MCK_MemorySIMDNoIndex }, },
  { 821 /* ld1r */, ARM64::LD1Rv2s, Convert__TypedVectorList1_2s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_2s, MCK_MemorySIMDNoIndex }, },
  { 821 /* ld1r */, ARM64::LD1Rv4h, Convert__TypedVectorList1_4h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_4h, MCK_MemorySIMDNoIndex }, },
  { 821 /* ld1r */, ARM64::LD1Rv4s, Convert__TypedVectorList1_4s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_4s, MCK_MemorySIMDNoIndex }, },
  { 821 /* ld1r */, ARM64::LD1Rv8b, Convert__TypedVectorList1_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_8b, MCK_MemorySIMDNoIndex }, },
  { 821 /* ld1r */, ARM64::LD1Rv8h, Convert__TypedVectorList1_8h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_8h, MCK_MemorySIMDNoIndex }, },
  { 821 /* ld1r */, ARM64::LD1Rv16b, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_16b, MCK_VecListOne128, MCK_MemorySIMDNoIndex }, },
  { 821 /* ld1r */, ARM64::LD1Rv1d, Convert__VecListOne641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_1d, MCK_VecListOne64, MCK_MemorySIMDNoIndex }, },
  { 821 /* ld1r */, ARM64::LD1Rv2d, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2d, MCK_VecListOne128, MCK_MemorySIMDNoIndex }, },
  { 821 /* ld1r */, ARM64::LD1Rv2s, Convert__VecListOne641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2s, MCK_VecListOne64, MCK_MemorySIMDNoIndex }, },
  { 821 /* ld1r */, ARM64::LD1Rv4h, Convert__VecListOne641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4h, MCK_VecListOne64, MCK_MemorySIMDNoIndex }, },
  { 821 /* ld1r */, ARM64::LD1Rv4s, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4s, MCK_VecListOne128, MCK_MemorySIMDNoIndex }, },
  { 821 /* ld1r */, ARM64::LD1Rv8b, Convert__VecListOne641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8b, MCK_VecListOne64, MCK_MemorySIMDNoIndex }, },
  { 821 /* ld1r */, ARM64::LD1Rv8h, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8h, MCK_VecListOne128, MCK_MemorySIMDNoIndex }, },
  { 821 /* ld1r */, ARM64::LD1Rv16b_POST, Convert__TypedVectorList1_16b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_16b, MCK_MemorySIMDNoIndex, MCK__35_1 }, },
  { 821 /* ld1r */, ARM64::LD1Rv16b_POST, Convert__TypedVectorList1_16b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_16b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 821 /* ld1r */, ARM64::LD1Rv1d_POST, Convert__TypedVectorList1_1d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_1d, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 821 /* ld1r */, ARM64::LD1Rv1d_POST, Convert__TypedVectorList1_1d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_1d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 821 /* ld1r */, ARM64::LD1Rv2d_POST, Convert__TypedVectorList1_2d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_2d, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 821 /* ld1r */, ARM64::LD1Rv2d_POST, Convert__TypedVectorList1_2d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_2d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 821 /* ld1r */, ARM64::LD1Rv2s_POST, Convert__TypedVectorList1_2s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_2s, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 821 /* ld1r */, ARM64::LD1Rv2s_POST, Convert__TypedVectorList1_2s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_2s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 821 /* ld1r */, ARM64::LD1Rv4h_POST, Convert__TypedVectorList1_4h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_4h, MCK_MemorySIMDNoIndex, MCK__35_2 }, },
  { 821 /* ld1r */, ARM64::LD1Rv4h_POST, Convert__TypedVectorList1_4h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_4h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 821 /* ld1r */, ARM64::LD1Rv4s_POST, Convert__TypedVectorList1_4s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_4s, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 821 /* ld1r */, ARM64::LD1Rv4s_POST, Convert__TypedVectorList1_4s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_4s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 821 /* ld1r */, ARM64::LD1Rv8b_POST, Convert__TypedVectorList1_8b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_8b, MCK_MemorySIMDNoIndex, MCK__35_1 }, },
  { 821 /* ld1r */, ARM64::LD1Rv8b_POST, Convert__TypedVectorList1_8b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_8b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 821 /* ld1r */, ARM64::LD1Rv8h_POST, Convert__TypedVectorList1_8h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_8h, MCK_MemorySIMDNoIndex, MCK__35_2 }, },
  { 821 /* ld1r */, ARM64::LD1Rv8h_POST, Convert__TypedVectorList1_8h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_8h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 821 /* ld1r */, ARM64::LD1Rv16b_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_16b, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK__35_1 }, },
  { 821 /* ld1r */, ARM64::LD1Rv16b_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_16b, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 821 /* ld1r */, ARM64::LD1Rv1d_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_1d, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 821 /* ld1r */, ARM64::LD1Rv1d_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_1d, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 821 /* ld1r */, ARM64::LD1Rv2d_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2d, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 821 /* ld1r */, ARM64::LD1Rv2d_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2d, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 821 /* ld1r */, ARM64::LD1Rv2s_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2s, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 821 /* ld1r */, ARM64::LD1Rv2s_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2s, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 821 /* ld1r */, ARM64::LD1Rv4h_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4h, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK__35_2 }, },
  { 821 /* ld1r */, ARM64::LD1Rv4h_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4h, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 821 /* ld1r */, ARM64::LD1Rv4s_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4s, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 821 /* ld1r */, ARM64::LD1Rv4s_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4s, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 821 /* ld1r */, ARM64::LD1Rv8b_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8b, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK__35_1 }, },
  { 821 /* ld1r */, ARM64::LD1Rv8b_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8b, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 821 /* ld1r */, ARM64::LD1Rv8h_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8h, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK__35_2 }, },
  { 821 /* ld1r */, ARM64::LD1Rv8h_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8h, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2Twov16b, Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_16b, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2Twov2d, Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_2d, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2Twov2s, Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_2s, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2Twov4h, Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_4h, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2Twov4s, Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_4s, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2Twov8b, Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_8b, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2Twov8h, Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_8h, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2Twov16b, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_16b, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2Twov2d, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2d, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2Twov2s, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2s, MCK_VecListTwo64, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2Twov4h, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4h, MCK_VecListTwo64, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2Twov4s, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4s, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2Twov8b, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8b, MCK_VecListTwo64, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2Twov8h, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8h, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2Twov16b_POST, Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_16b, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 826 /* ld2 */, ARM64::LD2Twov16b_POST, Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_16b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2Twov2d_POST, Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_2d, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 826 /* ld2 */, ARM64::LD2Twov2d_POST, Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_2d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2Twov2s_POST, Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_2s, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 826 /* ld2 */, ARM64::LD2Twov2s_POST, Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_2s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2Twov4h_POST, Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_4h, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 826 /* ld2 */, ARM64::LD2Twov4h_POST, Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_4h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2Twov4s_POST, Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_4s, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 826 /* ld2 */, ARM64::LD2Twov4s_POST, Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_4s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2Twov8b_POST, Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_8b, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 826 /* ld2 */, ARM64::LD2Twov8b_POST, Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_8b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2Twov8h_POST, Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_8h, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 826 /* ld2 */, ARM64::LD2Twov8h_POST, Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_8h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2i8, Convert__TypedVectorList2_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList2_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2i64, Convert__TypedVectorList2_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList2_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2i16, Convert__TypedVectorList2_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList2_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2i32, Convert__TypedVectorList2_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList2_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2Twov16b_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_16b, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 826 /* ld2 */, ARM64::LD2Twov16b_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_16b, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2Twov2d_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2d, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 826 /* ld2 */, ARM64::LD2Twov2d_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2d, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2Twov2s_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2s, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 826 /* ld2 */, ARM64::LD2Twov2s_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2s, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2Twov4h_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4h, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 826 /* ld2 */, ARM64::LD2Twov4h_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4h, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2Twov4s_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4s, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 826 /* ld2 */, ARM64::LD2Twov4s_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4s, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2Twov8b_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8b, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 826 /* ld2 */, ARM64::LD2Twov8b_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8b, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2Twov8h_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8h, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 826 /* ld2 */, ARM64::LD2Twov8h_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8h, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2i8, Convert__VecListTwo1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_b, MCK_VecListTwo128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2i64, Convert__VecListTwo1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_d, MCK_VecListTwo128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2i16, Convert__VecListTwo1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_h, MCK_VecListTwo128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2i32, Convert__VecListTwo1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_s, MCK_VecListTwo128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex }, },
  { 826 /* ld2 */, ARM64::LD2i8_POST, Convert__TypedVectorList2_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList2_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK__35_2 }, },
  { 826 /* ld2 */, ARM64::LD2i8_POST, Convert__TypedVectorList2_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList2_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2i64_POST, Convert__TypedVectorList2_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList2_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 826 /* ld2 */, ARM64::LD2i64_POST, Convert__TypedVectorList2_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList2_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2i16_POST, Convert__TypedVectorList2_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList2_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 826 /* ld2 */, ARM64::LD2i16_POST, Convert__TypedVectorList2_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList2_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2i32_POST, Convert__TypedVectorList2_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList2_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 826 /* ld2 */, ARM64::LD2i32_POST, Convert__TypedVectorList2_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList2_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2i8_POST, Convert__VecListTwo1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_b, MCK_VecListTwo128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK__35_2 }, },
  { 826 /* ld2 */, ARM64::LD2i8_POST, Convert__VecListTwo1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_b, MCK_VecListTwo128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2i64_POST, Convert__VecListTwo1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_d, MCK_VecListTwo128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 826 /* ld2 */, ARM64::LD2i64_POST, Convert__VecListTwo1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_d, MCK_VecListTwo128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2i16_POST, Convert__VecListTwo1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_h, MCK_VecListTwo128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 826 /* ld2 */, ARM64::LD2i16_POST, Convert__VecListTwo1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_h, MCK_VecListTwo128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 826 /* ld2 */, ARM64::LD2i32_POST, Convert__VecListTwo1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_s, MCK_VecListTwo128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 826 /* ld2 */, ARM64::LD2i32_POST, Convert__VecListTwo1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_s, MCK_VecListTwo128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 830 /* ld2r */, ARM64::LD2Rv16b, Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_16b, MCK_MemorySIMDNoIndex }, },
  { 830 /* ld2r */, ARM64::LD2Rv1d, Convert__TypedVectorList2_1d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_1d, MCK_MemorySIMDNoIndex }, },
  { 830 /* ld2r */, ARM64::LD2Rv2d, Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_2d, MCK_MemorySIMDNoIndex }, },
  { 830 /* ld2r */, ARM64::LD2Rv2s, Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_2s, MCK_MemorySIMDNoIndex }, },
  { 830 /* ld2r */, ARM64::LD2Rv4h, Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_4h, MCK_MemorySIMDNoIndex }, },
  { 830 /* ld2r */, ARM64::LD2Rv4s, Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_4s, MCK_MemorySIMDNoIndex }, },
  { 830 /* ld2r */, ARM64::LD2Rv8b, Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_8b, MCK_MemorySIMDNoIndex }, },
  { 830 /* ld2r */, ARM64::LD2Rv8h, Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_8h, MCK_MemorySIMDNoIndex }, },
  { 830 /* ld2r */, ARM64::LD2Rv16b, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_16b, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 830 /* ld2r */, ARM64::LD2Rv1d, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_1d, MCK_VecListTwo64, MCK_MemorySIMDNoIndex }, },
  { 830 /* ld2r */, ARM64::LD2Rv2d, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2d, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 830 /* ld2r */, ARM64::LD2Rv2s, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2s, MCK_VecListTwo64, MCK_MemorySIMDNoIndex }, },
  { 830 /* ld2r */, ARM64::LD2Rv4h, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4h, MCK_VecListTwo64, MCK_MemorySIMDNoIndex }, },
  { 830 /* ld2r */, ARM64::LD2Rv4s, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4s, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 830 /* ld2r */, ARM64::LD2Rv8b, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8b, MCK_VecListTwo64, MCK_MemorySIMDNoIndex }, },
  { 830 /* ld2r */, ARM64::LD2Rv8h, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8h, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 830 /* ld2r */, ARM64::LD2Rv16b_POST, Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_16b, MCK_MemorySIMDNoIndex, MCK__35_2 }, },
  { 830 /* ld2r */, ARM64::LD2Rv16b_POST, Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_16b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 830 /* ld2r */, ARM64::LD2Rv1d_POST, Convert__TypedVectorList2_1d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_1d, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 830 /* ld2r */, ARM64::LD2Rv1d_POST, Convert__TypedVectorList2_1d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_1d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 830 /* ld2r */, ARM64::LD2Rv2d_POST, Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_2d, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 830 /* ld2r */, ARM64::LD2Rv2d_POST, Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_2d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 830 /* ld2r */, ARM64::LD2Rv2s_POST, Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_2s, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 830 /* ld2r */, ARM64::LD2Rv2s_POST, Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_2s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 830 /* ld2r */, ARM64::LD2Rv4h_POST, Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_4h, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 830 /* ld2r */, ARM64::LD2Rv4h_POST, Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_4h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 830 /* ld2r */, ARM64::LD2Rv4s_POST, Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_4s, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 830 /* ld2r */, ARM64::LD2Rv4s_POST, Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_4s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 830 /* ld2r */, ARM64::LD2Rv8b_POST, Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_8b, MCK_MemorySIMDNoIndex, MCK__35_2 }, },
  { 830 /* ld2r */, ARM64::LD2Rv8b_POST, Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_8b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 830 /* ld2r */, ARM64::LD2Rv8h_POST, Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_8h, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 830 /* ld2r */, ARM64::LD2Rv8h_POST, Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_8h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 830 /* ld2r */, ARM64::LD2Rv16b_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_16b, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_2 }, },
  { 830 /* ld2r */, ARM64::LD2Rv16b_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_16b, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 830 /* ld2r */, ARM64::LD2Rv1d_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_1d, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 830 /* ld2r */, ARM64::LD2Rv1d_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_1d, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 830 /* ld2r */, ARM64::LD2Rv2d_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2d, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 830 /* ld2r */, ARM64::LD2Rv2d_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2d, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 830 /* ld2r */, ARM64::LD2Rv2s_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2s, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 830 /* ld2r */, ARM64::LD2Rv2s_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2s, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 830 /* ld2r */, ARM64::LD2Rv4h_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4h, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 830 /* ld2r */, ARM64::LD2Rv4h_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4h, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 830 /* ld2r */, ARM64::LD2Rv4s_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4s, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 830 /* ld2r */, ARM64::LD2Rv4s_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4s, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 830 /* ld2r */, ARM64::LD2Rv8b_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8b, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK__35_2 }, },
  { 830 /* ld2r */, ARM64::LD2Rv8b_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8b, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 830 /* ld2r */, ARM64::LD2Rv8h_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8h, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 830 /* ld2r */, ARM64::LD2Rv8h_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8h, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3Threev16b, Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_16b, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3Threev2d, Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_2d, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3Threev2s, Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_2s, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3Threev4h, Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_4h, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3Threev4s, Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_4s, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3Threev8b, Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_8b, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3Threev8h, Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_8h, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3Threev16b, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_16b, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3Threev2d, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2d, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3Threev2s, Convert__VecListThree641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2s, MCK_VecListThree64, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3Threev4h, Convert__VecListThree641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4h, MCK_VecListThree64, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3Threev4s, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4s, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3Threev8b, Convert__VecListThree641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8b, MCK_VecListThree64, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3Threev8h, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8h, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3Threev16b_POST, Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_16b, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 835 /* ld3 */, ARM64::LD3Threev16b_POST, Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_16b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3Threev2d_POST, Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_2d, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 835 /* ld3 */, ARM64::LD3Threev2d_POST, Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_2d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3Threev2s_POST, Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_2s, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 835 /* ld3 */, ARM64::LD3Threev2s_POST, Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_2s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3Threev4h_POST, Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_4h, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 835 /* ld3 */, ARM64::LD3Threev4h_POST, Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_4h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3Threev4s_POST, Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_4s, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 835 /* ld3 */, ARM64::LD3Threev4s_POST, Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_4s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3Threev8b_POST, Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_8b, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 835 /* ld3 */, ARM64::LD3Threev8b_POST, Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_8b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3Threev8h_POST, Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_8h, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 835 /* ld3 */, ARM64::LD3Threev8h_POST, Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_8h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3i8, Convert__TypedVectorList3_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList3_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3i64, Convert__TypedVectorList3_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList3_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3i16, Convert__TypedVectorList3_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList3_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3i32, Convert__TypedVectorList3_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList3_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3Threev16b_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_16b, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 835 /* ld3 */, ARM64::LD3Threev16b_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_16b, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3Threev2d_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2d, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 835 /* ld3 */, ARM64::LD3Threev2d_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2d, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3Threev2s_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2s, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 835 /* ld3 */, ARM64::LD3Threev2s_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2s, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3Threev4h_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4h, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 835 /* ld3 */, ARM64::LD3Threev4h_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4h, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3Threev4s_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4s, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 835 /* ld3 */, ARM64::LD3Threev4s_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4s, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3Threev8b_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8b, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 835 /* ld3 */, ARM64::LD3Threev8b_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8b, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3Threev8h_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8h, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 835 /* ld3 */, ARM64::LD3Threev8h_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8h, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3i8, Convert__VecListThree1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_b, MCK_VecListThree128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3i64, Convert__VecListThree1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_d, MCK_VecListThree128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3i16, Convert__VecListThree1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_h, MCK_VecListThree128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3i32, Convert__VecListThree1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_s, MCK_VecListThree128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex }, },
  { 835 /* ld3 */, ARM64::LD3i8_POST, Convert__TypedVectorList3_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList3_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK__35_3 }, },
  { 835 /* ld3 */, ARM64::LD3i8_POST, Convert__TypedVectorList3_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList3_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3i64_POST, Convert__TypedVectorList3_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList3_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 835 /* ld3 */, ARM64::LD3i64_POST, Convert__TypedVectorList3_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList3_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3i16_POST, Convert__TypedVectorList3_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList3_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK__35_6 }, },
  { 835 /* ld3 */, ARM64::LD3i16_POST, Convert__TypedVectorList3_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList3_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3i32_POST, Convert__TypedVectorList3_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList3_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK__35_12 }, },
  { 835 /* ld3 */, ARM64::LD3i32_POST, Convert__TypedVectorList3_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList3_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3i8_POST, Convert__VecListThree1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_b, MCK_VecListThree128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK__35_3 }, },
  { 835 /* ld3 */, ARM64::LD3i8_POST, Convert__VecListThree1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_b, MCK_VecListThree128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3i64_POST, Convert__VecListThree1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_d, MCK_VecListThree128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 835 /* ld3 */, ARM64::LD3i64_POST, Convert__VecListThree1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_d, MCK_VecListThree128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3i16_POST, Convert__VecListThree1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_h, MCK_VecListThree128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK__35_6 }, },
  { 835 /* ld3 */, ARM64::LD3i16_POST, Convert__VecListThree1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_h, MCK_VecListThree128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 835 /* ld3 */, ARM64::LD3i32_POST, Convert__VecListThree1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_s, MCK_VecListThree128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK__35_12 }, },
  { 835 /* ld3 */, ARM64::LD3i32_POST, Convert__VecListThree1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_s, MCK_VecListThree128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 839 /* ld3r */, ARM64::LD3Rv16b, Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_16b, MCK_MemorySIMDNoIndex }, },
  { 839 /* ld3r */, ARM64::LD3Rv1d, Convert__TypedVectorList3_1d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_1d, MCK_MemorySIMDNoIndex }, },
  { 839 /* ld3r */, ARM64::LD3Rv2d, Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_2d, MCK_MemorySIMDNoIndex }, },
  { 839 /* ld3r */, ARM64::LD3Rv2s, Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_2s, MCK_MemorySIMDNoIndex }, },
  { 839 /* ld3r */, ARM64::LD3Rv4h, Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_4h, MCK_MemorySIMDNoIndex }, },
  { 839 /* ld3r */, ARM64::LD3Rv4s, Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_4s, MCK_MemorySIMDNoIndex }, },
  { 839 /* ld3r */, ARM64::LD3Rv8b, Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_8b, MCK_MemorySIMDNoIndex }, },
  { 839 /* ld3r */, ARM64::LD3Rv8h, Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_8h, MCK_MemorySIMDNoIndex }, },
  { 839 /* ld3r */, ARM64::LD3Rv16b, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_16b, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 839 /* ld3r */, ARM64::LD3Rv1d, Convert__VecListThree641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_1d, MCK_VecListThree64, MCK_MemorySIMDNoIndex }, },
  { 839 /* ld3r */, ARM64::LD3Rv2d, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2d, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 839 /* ld3r */, ARM64::LD3Rv2s, Convert__VecListThree641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2s, MCK_VecListThree64, MCK_MemorySIMDNoIndex }, },
  { 839 /* ld3r */, ARM64::LD3Rv4h, Convert__VecListThree641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4h, MCK_VecListThree64, MCK_MemorySIMDNoIndex }, },
  { 839 /* ld3r */, ARM64::LD3Rv4s, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4s, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 839 /* ld3r */, ARM64::LD3Rv8b, Convert__VecListThree641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8b, MCK_VecListThree64, MCK_MemorySIMDNoIndex }, },
  { 839 /* ld3r */, ARM64::LD3Rv8h, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8h, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 839 /* ld3r */, ARM64::LD3Rv16b_POST, Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_16b, MCK_MemorySIMDNoIndex, MCK__35_3 }, },
  { 839 /* ld3r */, ARM64::LD3Rv16b_POST, Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_16b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 839 /* ld3r */, ARM64::LD3Rv1d_POST, Convert__TypedVectorList3_1d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_1d, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 839 /* ld3r */, ARM64::LD3Rv1d_POST, Convert__TypedVectorList3_1d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_1d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 839 /* ld3r */, ARM64::LD3Rv2d_POST, Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_2d, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 839 /* ld3r */, ARM64::LD3Rv2d_POST, Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_2d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 839 /* ld3r */, ARM64::LD3Rv2s_POST, Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_2s, MCK_MemorySIMDNoIndex, MCK__35_12 }, },
  { 839 /* ld3r */, ARM64::LD3Rv2s_POST, Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_2s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 839 /* ld3r */, ARM64::LD3Rv4h_POST, Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_4h, MCK_MemorySIMDNoIndex, MCK__35_6 }, },
  { 839 /* ld3r */, ARM64::LD3Rv4h_POST, Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_4h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 839 /* ld3r */, ARM64::LD3Rv4s_POST, Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_4s, MCK_MemorySIMDNoIndex, MCK__35_12 }, },
  { 839 /* ld3r */, ARM64::LD3Rv4s_POST, Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_4s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 839 /* ld3r */, ARM64::LD3Rv8b_POST, Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_8b, MCK_MemorySIMDNoIndex, MCK__35_3 }, },
  { 839 /* ld3r */, ARM64::LD3Rv8b_POST, Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_8b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 839 /* ld3r */, ARM64::LD3Rv8h_POST, Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_8h, MCK_MemorySIMDNoIndex, MCK__35_6 }, },
  { 839 /* ld3r */, ARM64::LD3Rv8h_POST, Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_8h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 839 /* ld3r */, ARM64::LD3Rv16b_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_16b, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_3 }, },
  { 839 /* ld3r */, ARM64::LD3Rv16b_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_16b, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 839 /* ld3r */, ARM64::LD3Rv1d_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_1d, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 839 /* ld3r */, ARM64::LD3Rv1d_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_1d, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 839 /* ld3r */, ARM64::LD3Rv2d_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2d, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 839 /* ld3r */, ARM64::LD3Rv2d_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2d, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 839 /* ld3r */, ARM64::LD3Rv2s_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2s, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK__35_12 }, },
  { 839 /* ld3r */, ARM64::LD3Rv2s_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2s, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 839 /* ld3r */, ARM64::LD3Rv4h_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4h, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK__35_6 }, },
  { 839 /* ld3r */, ARM64::LD3Rv4h_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4h, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 839 /* ld3r */, ARM64::LD3Rv4s_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4s, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_12 }, },
  { 839 /* ld3r */, ARM64::LD3Rv4s_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4s, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 839 /* ld3r */, ARM64::LD3Rv8b_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8b, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK__35_3 }, },
  { 839 /* ld3r */, ARM64::LD3Rv8b_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8b, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 839 /* ld3r */, ARM64::LD3Rv8h_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8h, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_6 }, },
  { 839 /* ld3r */, ARM64::LD3Rv8h_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8h, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv16b, Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_16b, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4Fourv2d, Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_2d, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4Fourv2s, Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_2s, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4Fourv4h, Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_4h, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4Fourv4s, Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_4s, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4Fourv8b, Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_8b, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4Fourv8h, Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_8h, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4Fourv16b, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_16b, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4Fourv2d, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2d, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4Fourv2s, Convert__VecListFour641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2s, MCK_VecListFour64, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4Fourv4h, Convert__VecListFour641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4h, MCK_VecListFour64, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4Fourv4s, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4s, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4Fourv8b, Convert__VecListFour641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8b, MCK_VecListFour64, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4Fourv8h, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8h, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4Fourv16b_POST, Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_16b, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv16b_POST, Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_16b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv2d_POST, Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_2d, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv2d_POST, Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_2d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv2s_POST, Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_2s, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv2s_POST, Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_2s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv4h_POST, Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_4h, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv4h_POST, Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_4h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv4s_POST, Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_4s, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv4s_POST, Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_4s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv8b_POST, Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_8b, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv8b_POST, Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_8b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv8h_POST, Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_8h, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv8h_POST, Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_8h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4i8, Convert__TypedVectorList4_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList4_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4i64, Convert__TypedVectorList4_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList4_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4i16, Convert__TypedVectorList4_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList4_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4i32, Convert__TypedVectorList4_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList4_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4Fourv16b_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_16b, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv16b_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_16b, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv2d_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2d, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv2d_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2d, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv2s_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2s, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv2s_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2s, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv4h_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4h, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv4h_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4h, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv4s_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4s, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv4s_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4s, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv8b_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8b, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv8b_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8b, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv8h_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8h, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 844 /* ld4 */, ARM64::LD4Fourv8h_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8h, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4i8, Convert__VecListFour1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_b, MCK_VecListFour128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4i64, Convert__VecListFour1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_d, MCK_VecListFour128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4i16, Convert__VecListFour1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_h, MCK_VecListFour128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4i32, Convert__VecListFour1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_s, MCK_VecListFour128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex }, },
  { 844 /* ld4 */, ARM64::LD4i8_POST, Convert__TypedVectorList4_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList4_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 844 /* ld4 */, ARM64::LD4i8_POST, Convert__TypedVectorList4_0b1_0__Tie0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList4_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4i64_POST, Convert__TypedVectorList4_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList4_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 844 /* ld4 */, ARM64::LD4i64_POST, Convert__TypedVectorList4_0d1_0__Tie0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList4_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4i16_POST, Convert__TypedVectorList4_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList4_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 844 /* ld4 */, ARM64::LD4i16_POST, Convert__TypedVectorList4_0h1_0__Tie0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList4_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4i32_POST, Convert__TypedVectorList4_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList4_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 844 /* ld4 */, ARM64::LD4i32_POST, Convert__TypedVectorList4_0s1_0__Tie0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList4_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4i8_POST, Convert__VecListFour1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_b, MCK_VecListFour128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 844 /* ld4 */, ARM64::LD4i8_POST, Convert__VecListFour1281_1__Tie0__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_b, MCK_VecListFour128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4i64_POST, Convert__VecListFour1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_d, MCK_VecListFour128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 844 /* ld4 */, ARM64::LD4i64_POST, Convert__VecListFour1281_1__Tie0__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_d, MCK_VecListFour128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4i16_POST, Convert__VecListFour1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_h, MCK_VecListFour128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 844 /* ld4 */, ARM64::LD4i16_POST, Convert__VecListFour1281_1__Tie0__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_h, MCK_VecListFour128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 844 /* ld4 */, ARM64::LD4i32_POST, Convert__VecListFour1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_s, MCK_VecListFour128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 844 /* ld4 */, ARM64::LD4i32_POST, Convert__VecListFour1281_1__Tie0__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_s, MCK_VecListFour128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 848 /* ld4r */, ARM64::LD4Rv16b, Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_16b, MCK_MemorySIMDNoIndex }, },
  { 848 /* ld4r */, ARM64::LD4Rv1d, Convert__TypedVectorList4_1d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_1d, MCK_MemorySIMDNoIndex }, },
  { 848 /* ld4r */, ARM64::LD4Rv2d, Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_2d, MCK_MemorySIMDNoIndex }, },
  { 848 /* ld4r */, ARM64::LD4Rv2s, Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_2s, MCK_MemorySIMDNoIndex }, },
  { 848 /* ld4r */, ARM64::LD4Rv4h, Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_4h, MCK_MemorySIMDNoIndex }, },
  { 848 /* ld4r */, ARM64::LD4Rv4s, Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_4s, MCK_MemorySIMDNoIndex }, },
  { 848 /* ld4r */, ARM64::LD4Rv8b, Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_8b, MCK_MemorySIMDNoIndex }, },
  { 848 /* ld4r */, ARM64::LD4Rv8h, Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_8h, MCK_MemorySIMDNoIndex }, },
  { 848 /* ld4r */, ARM64::LD4Rv16b, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_16b, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 848 /* ld4r */, ARM64::LD4Rv1d, Convert__VecListFour641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_1d, MCK_VecListFour64, MCK_MemorySIMDNoIndex }, },
  { 848 /* ld4r */, ARM64::LD4Rv2d, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2d, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 848 /* ld4r */, ARM64::LD4Rv2s, Convert__VecListFour641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2s, MCK_VecListFour64, MCK_MemorySIMDNoIndex }, },
  { 848 /* ld4r */, ARM64::LD4Rv4h, Convert__VecListFour641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4h, MCK_VecListFour64, MCK_MemorySIMDNoIndex }, },
  { 848 /* ld4r */, ARM64::LD4Rv4s, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4s, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 848 /* ld4r */, ARM64::LD4Rv8b, Convert__VecListFour641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8b, MCK_VecListFour64, MCK_MemorySIMDNoIndex }, },
  { 848 /* ld4r */, ARM64::LD4Rv8h, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8h, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 848 /* ld4r */, ARM64::LD4Rv16b_POST, Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_16b, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 848 /* ld4r */, ARM64::LD4Rv16b_POST, Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_16b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 848 /* ld4r */, ARM64::LD4Rv1d_POST, Convert__TypedVectorList4_1d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_1d, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 848 /* ld4r */, ARM64::LD4Rv1d_POST, Convert__TypedVectorList4_1d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_1d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 848 /* ld4r */, ARM64::LD4Rv2d_POST, Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_2d, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 848 /* ld4r */, ARM64::LD4Rv2d_POST, Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_2d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 848 /* ld4r */, ARM64::LD4Rv2s_POST, Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_2s, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 848 /* ld4r */, ARM64::LD4Rv2s_POST, Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_2s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 848 /* ld4r */, ARM64::LD4Rv4h_POST, Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_4h, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 848 /* ld4r */, ARM64::LD4Rv4h_POST, Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_4h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 848 /* ld4r */, ARM64::LD4Rv4s_POST, Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_4s, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 848 /* ld4r */, ARM64::LD4Rv4s_POST, Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_4s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 848 /* ld4r */, ARM64::LD4Rv8b_POST, Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_8b, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 848 /* ld4r */, ARM64::LD4Rv8b_POST, Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_8b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 848 /* ld4r */, ARM64::LD4Rv8h_POST, Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_8h, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 848 /* ld4r */, ARM64::LD4Rv8h_POST, Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_8h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 848 /* ld4r */, ARM64::LD4Rv16b_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_16b, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 848 /* ld4r */, ARM64::LD4Rv16b_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_16b, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 848 /* ld4r */, ARM64::LD4Rv1d_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_1d, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 848 /* ld4r */, ARM64::LD4Rv1d_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_1d, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 848 /* ld4r */, ARM64::LD4Rv2d_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2d, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 848 /* ld4r */, ARM64::LD4Rv2d_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2d, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 848 /* ld4r */, ARM64::LD4Rv2s_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2s, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 848 /* ld4r */, ARM64::LD4Rv2s_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2s, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 848 /* ld4r */, ARM64::LD4Rv4h_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4h, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 848 /* ld4r */, ARM64::LD4Rv4h_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4h, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 848 /* ld4r */, ARM64::LD4Rv4s_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4s, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 848 /* ld4r */, ARM64::LD4Rv4s_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4s, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 848 /* ld4r */, ARM64::LD4Rv8b_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8b, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 848 /* ld4r */, ARM64::LD4Rv8b_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8b, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 848 /* ld4r */, ARM64::LD4Rv8h_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8h, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 848 /* ld4r */, ARM64::LD4Rv8h_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8h, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 853 /* ldar */, ARM64::LDARW, Convert__Reg1_0__MemoryNoIndex1_1, 0, { MCK_GPR32, MCK_MemoryNoIndex }, },
  { 853 /* ldar */, ARM64::LDARX, Convert__Reg1_0__MemoryNoIndex1_1, 0, { MCK_GPR64, MCK_MemoryNoIndex }, },
  { 858 /* ldarb */, ARM64::LDARB, Convert__Reg1_0__MemoryNoIndex1_1, 0, { MCK_GPR32, MCK_MemoryNoIndex }, },
  { 864 /* ldarh */, ARM64::LDARH, Convert__Reg1_0__MemoryNoIndex1_1, 0, { MCK_GPR32, MCK_MemoryNoIndex }, },
  { 870 /* ldaxp */, ARM64::LDAXPW, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_MemoryNoIndex }, },
  { 870 /* ldaxp */, ARM64::LDAXPX, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_MemoryNoIndex }, },
  { 876 /* ldaxr */, ARM64::LDAXRW, Convert__Reg1_0__MemoryNoIndex1_1, 0, { MCK_GPR32, MCK_MemoryNoIndex }, },
  { 876 /* ldaxr */, ARM64::LDAXRX, Convert__Reg1_0__MemoryNoIndex1_1, 0, { MCK_GPR64, MCK_MemoryNoIndex }, },
  { 882 /* ldaxrb */, ARM64::LDAXRB, Convert__Reg1_0__MemoryNoIndex1_1, 0, { MCK_GPR32, MCK_MemoryNoIndex }, },
  { 889 /* ldaxrh */, ARM64::LDAXRH, Convert__Reg1_0__MemoryNoIndex1_1, 0, { MCK_GPR32, MCK_MemoryNoIndex }, },
  { 896 /* ldnp */, ARM64::LDNPWi, Convert__Reg1_0__Reg1_1__MemoryIndexed32SImm72_2, 0, { MCK_GPR32, MCK_GPR32, MCK_MemoryIndexed32SImm7 }, },
  { 896 /* ldnp */, ARM64::LDNPXi, Convert__Reg1_0__Reg1_1__MemoryIndexed64SImm72_2, 0, { MCK_GPR64, MCK_GPR64, MCK_MemoryIndexed64SImm7 }, },
  { 896 /* ldnp */, ARM64::LDNPSi, Convert__Reg1_0__Reg1_1__MemoryIndexed32SImm72_2, 0, { MCK_FPR32, MCK_FPR32, MCK_MemoryIndexed32SImm7 }, },
  { 896 /* ldnp */, ARM64::LDNPDi, Convert__Reg1_0__Reg1_1__MemoryIndexed64SImm72_2, 0, { MCK_FPR64, MCK_FPR64, MCK_MemoryIndexed64SImm7 }, },
  { 896 /* ldnp */, ARM64::LDNPQi, Convert__Reg1_0__Reg1_1__MemoryIndexed128SImm72_2, 0, { MCK_FPR128, MCK_FPR128, MCK_MemoryIndexed128SImm7 }, },
  { 901 /* ldp */, ARM64::LDPWi, Convert__Reg1_0__Reg1_1__MemoryIndexed32SImm72_2, 0, { MCK_GPR32, MCK_GPR32, MCK_MemoryIndexed32SImm7 }, },
  { 901 /* ldp */, ARM64::LDPXi, Convert__Reg1_0__Reg1_1__MemoryIndexed64SImm72_2, 0, { MCK_GPR64, MCK_GPR64, MCK_MemoryIndexed64SImm7 }, },
  { 901 /* ldp */, ARM64::LDPSi, Convert__Reg1_0__Reg1_1__MemoryIndexed32SImm72_2, 0, { MCK_FPR32, MCK_FPR32, MCK_MemoryIndexed32SImm7 }, },
  { 901 /* ldp */, ARM64::LDPDi, Convert__Reg1_0__Reg1_1__MemoryIndexed64SImm72_2, 0, { MCK_FPR64, MCK_FPR64, MCK_MemoryIndexed64SImm7 }, },
  { 901 /* ldp */, ARM64::LDPQi, Convert__Reg1_0__Reg1_1__MemoryIndexed128SImm72_2, 0, { MCK_FPR128, MCK_FPR128, MCK_MemoryIndexed128SImm7 }, },
  { 901 /* ldp */, ARM64::LDPWpre, Convert__Reg1_0__Reg1_1__MemoryIndexed32SImm72_2, 0, { MCK_GPR32, MCK_GPR32, MCK_MemoryIndexed32SImm7, MCK__EXCLAIM_ }, },
  { 901 /* ldp */, ARM64::LDPWpost, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2__SImm7s41_3, 0, { MCK_GPR32, MCK_GPR32, MCK_MemoryNoIndex, MCK_SImm7s4 }, },
  { 901 /* ldp */, ARM64::LDPXpre, Convert__Reg1_0__Reg1_1__MemoryIndexed64SImm72_2, 0, { MCK_GPR64, MCK_GPR64, MCK_MemoryIndexed64SImm7, MCK__EXCLAIM_ }, },
  { 901 /* ldp */, ARM64::LDPXpost, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2__SImm7s81_3, 0, { MCK_GPR64, MCK_GPR64, MCK_MemoryNoIndex, MCK_SImm7s8 }, },
  { 901 /* ldp */, ARM64::LDPSpre, Convert__Reg1_0__Reg1_1__MemoryIndexed32SImm72_2, 0, { MCK_FPR32, MCK_FPR32, MCK_MemoryIndexed32SImm7, MCK__EXCLAIM_ }, },
  { 901 /* ldp */, ARM64::LDPSpost, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2__SImm7s41_3, 0, { MCK_FPR32, MCK_FPR32, MCK_MemoryNoIndex, MCK_SImm7s4 }, },
  { 901 /* ldp */, ARM64::LDPDpre, Convert__Reg1_0__Reg1_1__MemoryIndexed64SImm72_2, 0, { MCK_FPR64, MCK_FPR64, MCK_MemoryIndexed64SImm7, MCK__EXCLAIM_ }, },
  { 901 /* ldp */, ARM64::LDPDpost, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2__SImm7s81_3, 0, { MCK_FPR64, MCK_FPR64, MCK_MemoryNoIndex, MCK_SImm7s8 }, },
  { 901 /* ldp */, ARM64::LDPQpre, Convert__Reg1_0__Reg1_1__MemoryIndexed128SImm72_2, 0, { MCK_FPR128, MCK_FPR128, MCK_MemoryIndexed128SImm7, MCK__EXCLAIM_ }, },
  { 901 /* ldp */, ARM64::LDPQpost, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2__SImm7s161_3, 0, { MCK_FPR128, MCK_FPR128, MCK_MemoryNoIndex, MCK_SImm7s16 }, },
  { 905 /* ldpsw */, ARM64::LDPSWi, Convert__Reg1_0__Reg1_1__MemoryIndexed32SImm72_2, 0, { MCK_GPR64, MCK_GPR64, MCK_MemoryIndexed32SImm7 }, },
  { 905 /* ldpsw */, ARM64::LDPSWpre, Convert__Reg1_0__Reg1_1__MemoryIndexed32SImm72_2, 0, { MCK_GPR64, MCK_GPR64, MCK_MemoryIndexed32SImm7, MCK__EXCLAIM_ }, },
  { 905 /* ldpsw */, ARM64::LDPSWpost, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2__SImm7s41_3, 0, { MCK_GPR64, MCK_GPR64, MCK_MemoryNoIndex, MCK_SImm7s4 }, },
  { 911 /* ldr */, ARM64::LDRWl, Convert__Reg1_0__BranchTarget191_1, 0, { MCK_GPR32, MCK_BranchTarget19 }, },
  { 911 /* ldr */, ARM64::LDRWro, Convert__Reg1_0__MemoryRegisterOffset323_1, 0, { MCK_GPR32, MCK_MemoryRegisterOffset32 }, },
  { 911 /* ldr */, ARM64::LDRWui, Convert__Reg1_0__MemoryIndexed322_1, 0, { MCK_GPR32, MCK_MemoryIndexed32 }, },
  { 911 /* ldr */, ARM64::LDURWi, Convert__Reg1_0__MemoryUnscaledFB322_1, 0, { MCK_GPR32, MCK_MemoryUnscaledFB32 }, },
  { 911 /* ldr */, ARM64::LDRXl, Convert__Reg1_0__BranchTarget191_1, 0, { MCK_GPR64, MCK_BranchTarget19 }, },
  { 911 /* ldr */, ARM64::LDRXro, Convert__Reg1_0__MemoryRegisterOffset643_1, 0, { MCK_GPR64, MCK_MemoryRegisterOffset64 }, },
  { 911 /* ldr */, ARM64::LDRXui, Convert__Reg1_0__MemoryIndexed642_1, 0, { MCK_GPR64, MCK_MemoryIndexed64 }, },
  { 911 /* ldr */, ARM64::LDURXi, Convert__Reg1_0__MemoryUnscaledFB642_1, 0, { MCK_GPR64, MCK_MemoryUnscaledFB64 }, },
  { 911 /* ldr */, ARM64::LDRBro, Convert__Reg1_0__MemoryRegisterOffset83_1, 0, { MCK_FPR8, MCK_MemoryRegisterOffset8 }, },
  { 911 /* ldr */, ARM64::LDRBui, Convert__Reg1_0__MemoryIndexed82_1, 0, { MCK_FPR8, MCK_MemoryIndexed8 }, },
  { 911 /* ldr */, ARM64::LDURBi, Convert__Reg1_0__MemoryUnscaledFB82_1, 0, { MCK_FPR8, MCK_MemoryUnscaledFB8 }, },
  { 911 /* ldr */, ARM64::LDRHro, Convert__Reg1_0__MemoryRegisterOffset163_1, 0, { MCK_FPR16, MCK_MemoryRegisterOffset16 }, },
  { 911 /* ldr */, ARM64::LDRHui, Convert__Reg1_0__MemoryIndexed162_1, 0, { MCK_FPR16, MCK_MemoryIndexed16 }, },
  { 911 /* ldr */, ARM64::LDURHi, Convert__Reg1_0__MemoryUnscaledFB162_1, 0, { MCK_FPR16, MCK_MemoryUnscaledFB16 }, },
  { 911 /* ldr */, ARM64::LDRSl, Convert__Reg1_0__BranchTarget191_1, 0, { MCK_FPR32, MCK_BranchTarget19 }, },
  { 911 /* ldr */, ARM64::LDRSro, Convert__Reg1_0__MemoryRegisterOffset323_1, 0, { MCK_FPR32, MCK_MemoryRegisterOffset32 }, },
  { 911 /* ldr */, ARM64::LDRSui, Convert__Reg1_0__MemoryIndexed322_1, 0, { MCK_FPR32, MCK_MemoryIndexed32 }, },
  { 911 /* ldr */, ARM64::LDURSi, Convert__Reg1_0__MemoryUnscaledFB322_1, 0, { MCK_FPR32, MCK_MemoryUnscaledFB32 }, },
  { 911 /* ldr */, ARM64::LDRDl, Convert__Reg1_0__BranchTarget191_1, 0, { MCK_FPR64, MCK_BranchTarget19 }, },
  { 911 /* ldr */, ARM64::LDRDro, Convert__Reg1_0__MemoryRegisterOffset643_1, 0, { MCK_FPR64, MCK_MemoryRegisterOffset64 }, },
  { 911 /* ldr */, ARM64::LDRDui, Convert__Reg1_0__MemoryIndexed642_1, 0, { MCK_FPR64, MCK_MemoryIndexed64 }, },
  { 911 /* ldr */, ARM64::LDURDi, Convert__Reg1_0__MemoryUnscaledFB642_1, 0, { MCK_FPR64, MCK_MemoryUnscaledFB64 }, },
  { 911 /* ldr */, ARM64::LDRQl, Convert__Reg1_0__BranchTarget191_1, 0, { MCK_FPR128, MCK_BranchTarget19 }, },
  { 911 /* ldr */, ARM64::LDRQro, Convert__Reg1_0__MemoryRegisterOffset1283_1, 0, { MCK_FPR128, MCK_MemoryRegisterOffset128 }, },
  { 911 /* ldr */, ARM64::LDRQui, Convert__Reg1_0__MemoryIndexed1282_1, 0, { MCK_FPR128, MCK_MemoryIndexed128 }, },
  { 911 /* ldr */, ARM64::LDURQi, Convert__Reg1_0__MemoryUnscaledFB1282_1, 0, { MCK_FPR128, MCK_MemoryUnscaledFB128 }, },
  { 911 /* ldr */, ARM64::LDRWpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_GPR32, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 911 /* ldr */, ARM64::LDRWpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 911 /* ldr */, ARM64::LDRXpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_GPR64, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 911 /* ldr */, ARM64::LDRXpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR64, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 911 /* ldr */, ARM64::LDRBpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_FPR8, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 911 /* ldr */, ARM64::LDRBpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR8, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 911 /* ldr */, ARM64::LDRHpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_FPR16, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 911 /* ldr */, ARM64::LDRHpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR16, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 911 /* ldr */, ARM64::LDRSpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_FPR32, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 911 /* ldr */, ARM64::LDRSpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR32, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 911 /* ldr */, ARM64::LDRDpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_FPR64, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 911 /* ldr */, ARM64::LDRDpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR64, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 911 /* ldr */, ARM64::LDRQpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_FPR128, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 911 /* ldr */, ARM64::LDRQpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR128, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 915 /* ldrb */, ARM64::LDRBBro, Convert__Reg1_0__MemoryRegisterOffset83_1, 0, { MCK_GPR32, MCK_MemoryRegisterOffset8 }, },
  { 915 /* ldrb */, ARM64::LDRBBui, Convert__Reg1_0__MemoryIndexed82_1, 0, { MCK_GPR32, MCK_MemoryIndexed8 }, },
  { 915 /* ldrb */, ARM64::LDURBBi, Convert__Reg1_0__MemoryUnscaledFB82_1, 0, { MCK_GPR32, MCK_MemoryUnscaledFB8 }, },
  { 915 /* ldrb */, ARM64::LDRBBpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_GPR32, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 915 /* ldrb */, ARM64::LDRBBpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 920 /* ldrh */, ARM64::LDRHHro, Convert__Reg1_0__MemoryRegisterOffset163_1, 0, { MCK_GPR32, MCK_MemoryRegisterOffset16 }, },
  { 920 /* ldrh */, ARM64::LDRHHui, Convert__Reg1_0__MemoryIndexed162_1, 0, { MCK_GPR32, MCK_MemoryIndexed16 }, },
  { 920 /* ldrh */, ARM64::LDURHHi, Convert__Reg1_0__MemoryUnscaledFB162_1, 0, { MCK_GPR32, MCK_MemoryUnscaledFB16 }, },
  { 920 /* ldrh */, ARM64::LDRHHpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_GPR32, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 920 /* ldrh */, ARM64::LDRHHpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 925 /* ldrsb */, ARM64::LDRSBWro, Convert__Reg1_0__MemoryRegisterOffset83_1, 0, { MCK_GPR32, MCK_MemoryRegisterOffset8 }, },
  { 925 /* ldrsb */, ARM64::LDRSBWui, Convert__Reg1_0__MemoryIndexed82_1, 0, { MCK_GPR32, MCK_MemoryIndexed8 }, },
  { 925 /* ldrsb */, ARM64::LDURSBWi, Convert__Reg1_0__MemoryUnscaledFB82_1, 0, { MCK_GPR32, MCK_MemoryUnscaledFB8 }, },
  { 925 /* ldrsb */, ARM64::LDRSBXro, Convert__Reg1_0__MemoryRegisterOffset83_1, 0, { MCK_GPR64, MCK_MemoryRegisterOffset8 }, },
  { 925 /* ldrsb */, ARM64::LDRSBXui, Convert__Reg1_0__MemoryIndexed82_1, 0, { MCK_GPR64, MCK_MemoryIndexed8 }, },
  { 925 /* ldrsb */, ARM64::LDURSBXi, Convert__Reg1_0__MemoryUnscaledFB82_1, 0, { MCK_GPR64, MCK_MemoryUnscaledFB8 }, },
  { 925 /* ldrsb */, ARM64::LDRSBWpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_GPR32, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 925 /* ldrsb */, ARM64::LDRSBWpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 925 /* ldrsb */, ARM64::LDRSBXpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_GPR64, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 925 /* ldrsb */, ARM64::LDRSBXpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR64, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 931 /* ldrsh */, ARM64::LDRSHWro, Convert__Reg1_0__MemoryRegisterOffset163_1, 0, { MCK_GPR32, MCK_MemoryRegisterOffset16 }, },
  { 931 /* ldrsh */, ARM64::LDRSHWui, Convert__Reg1_0__MemoryIndexed162_1, 0, { MCK_GPR32, MCK_MemoryIndexed16 }, },
  { 931 /* ldrsh */, ARM64::LDURSHWi, Convert__Reg1_0__MemoryUnscaledFB162_1, 0, { MCK_GPR32, MCK_MemoryUnscaledFB16 }, },
  { 931 /* ldrsh */, ARM64::LDRSHXro, Convert__Reg1_0__MemoryRegisterOffset163_1, 0, { MCK_GPR64, MCK_MemoryRegisterOffset16 }, },
  { 931 /* ldrsh */, ARM64::LDRSHXui, Convert__Reg1_0__MemoryIndexed162_1, 0, { MCK_GPR64, MCK_MemoryIndexed16 }, },
  { 931 /* ldrsh */, ARM64::LDURSHXi, Convert__Reg1_0__MemoryUnscaledFB162_1, 0, { MCK_GPR64, MCK_MemoryUnscaledFB16 }, },
  { 931 /* ldrsh */, ARM64::LDRSHWpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_GPR32, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 931 /* ldrsh */, ARM64::LDRSHWpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 931 /* ldrsh */, ARM64::LDRSHXpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_GPR64, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 931 /* ldrsh */, ARM64::LDRSHXpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR64, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 937 /* ldrsw */, ARM64::LDRSWl, Convert__Reg1_0__BranchTarget191_1, 0, { MCK_GPR64, MCK_BranchTarget19 }, },
  { 937 /* ldrsw */, ARM64::LDRSWro, Convert__Reg1_0__MemoryRegisterOffset323_1, 0, { MCK_GPR64, MCK_MemoryRegisterOffset32 }, },
  { 937 /* ldrsw */, ARM64::LDRSWui, Convert__Reg1_0__MemoryIndexed322_1, 0, { MCK_GPR64, MCK_MemoryIndexed32 }, },
  { 937 /* ldrsw */, ARM64::LDURSWi, Convert__Reg1_0__MemoryUnscaledFB322_1, 0, { MCK_GPR64, MCK_MemoryUnscaledFB32 }, },
  { 937 /* ldrsw */, ARM64::LDRSWpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_GPR64, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 937 /* ldrsw */, ARM64::LDRSWpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR64, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 943 /* ldtr */, ARM64::LDTRWi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled }, },
  { 943 /* ldtr */, ARM64::LDTRXi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR64, MCK_MemoryUnscaled }, },
  { 948 /* ldtrb */, ARM64::LDTRBi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled }, },
  { 954 /* ldtrh */, ARM64::LDTRHi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled }, },
  { 960 /* ldtrsb */, ARM64::LDTRSBWi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled }, },
  { 960 /* ldtrsb */, ARM64::LDTRSBXi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR64, MCK_MemoryUnscaled }, },
  { 967 /* ldtrsh */, ARM64::LDTRSHWi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled }, },
  { 967 /* ldtrsh */, ARM64::LDTRSHXi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR64, MCK_MemoryUnscaled }, },
  { 974 /* ldtrsw */, ARM64::LDTRSWi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR64, MCK_MemoryUnscaled }, },
  { 981 /* ldur */, ARM64::LDURWi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled }, },
  { 981 /* ldur */, ARM64::LDURXi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR64, MCK_MemoryUnscaled }, },
  { 981 /* ldur */, ARM64::LDURBi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR8, MCK_MemoryUnscaled }, },
  { 981 /* ldur */, ARM64::LDURHi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR16, MCK_MemoryUnscaled }, },
  { 981 /* ldur */, ARM64::LDURSi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR32, MCK_MemoryUnscaled }, },
  { 981 /* ldur */, ARM64::LDURDi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR64, MCK_MemoryUnscaled }, },
  { 981 /* ldur */, ARM64::LDURQi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR128, MCK_MemoryUnscaled }, },
  { 986 /* ldurb */, ARM64::LDURBBi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled }, },
  { 992 /* ldurh */, ARM64::LDURHHi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled }, },
  { 998 /* ldursb */, ARM64::LDURSBWi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled }, },
  { 998 /* ldursb */, ARM64::LDURSBXi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR64, MCK_MemoryUnscaled }, },
  { 1005 /* ldursh */, ARM64::LDURSHWi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled }, },
  { 1005 /* ldursh */, ARM64::LDURSHXi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR64, MCK_MemoryUnscaled }, },
  { 1012 /* ldursw */, ARM64::LDURSWi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR64, MCK_MemoryUnscaled }, },
  { 1019 /* ldxp */, ARM64::LDXPW, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_MemoryNoIndex }, },
  { 1019 /* ldxp */, ARM64::LDXPX, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_MemoryNoIndex }, },
  { 1024 /* ldxr */, ARM64::LDXRW, Convert__Reg1_0__MemoryNoIndex1_1, 0, { MCK_GPR32, MCK_MemoryNoIndex }, },
  { 1024 /* ldxr */, ARM64::LDXRX, Convert__Reg1_0__MemoryNoIndex1_1, 0, { MCK_GPR64, MCK_MemoryNoIndex }, },
  { 1029 /* ldxrb */, ARM64::LDXRB, Convert__Reg1_0__MemoryNoIndex1_1, 0, { MCK_GPR32, MCK_MemoryNoIndex }, },
  { 1035 /* ldxrh */, ARM64::LDXRH, Convert__Reg1_0__MemoryNoIndex1_1, 0, { MCK_GPR32, MCK_MemoryNoIndex }, },
  { 1041 /* lsl */, ARM64::LSLVWr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 1041 /* lsl */, ARM64::LSLVXr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 1045 /* lslv */, ARM64::LSLVWr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 1045 /* lslv */, ARM64::LSLVXr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 1050 /* lsr */, ARM64::LSRVWr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 1050 /* lsr */, ARM64::UBFMWri, Convert__Reg1_0__Reg1_1__Imm0_311_2__imm_31, 0, { MCK_GPR32, MCK_GPR32, MCK_Imm0_31 }, },
  { 1050 /* lsr */, ARM64::LSRVXr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 1050 /* lsr */, ARM64::UBFMXri, Convert__Reg1_0__Reg1_1__Imm0_631_2__imm_63, 0, { MCK_GPR64, MCK_GPR64, MCK_Imm0_63 }, },
  { 1054 /* lsrv */, ARM64::LSRVWr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 1054 /* lsrv */, ARM64::LSRVXr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 1059 /* madd */, ARM64::MADDWrrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 1059 /* madd */, ARM64::MADDXrrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 1064 /* mla */, ARM64::MLAv16i8, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1064 /* mla */, ARM64::MLAv2i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1064 /* mla */, ARM64::MLAv4i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1064 /* mla */, ARM64::MLAv4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1064 /* mla */, ARM64::MLAv8i8, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1064 /* mla */, ARM64::MLAv8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1064 /* mla */, ARM64::MLAv2i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1064 /* mla */, ARM64::MLAv4i16_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1064 /* mla */, ARM64::MLAv4i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1064 /* mla */, ARM64::MLAv8i16_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1064 /* mla */, ARM64::MLAv16i8, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1064 /* mla */, ARM64::MLAv2i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1064 /* mla */, ARM64::MLAv4i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1064 /* mla */, ARM64::MLAv4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1064 /* mla */, ARM64::MLAv8i8, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1064 /* mla */, ARM64::MLAv8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1064 /* mla */, ARM64::MLAv2i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1064 /* mla */, ARM64::MLAv4i16_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1064 /* mla */, ARM64::MLAv4i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1064 /* mla */, ARM64::MLAv8i16_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1068 /* mls */, ARM64::MLSv16i8, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1068 /* mls */, ARM64::MLSv2i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1068 /* mls */, ARM64::MLSv4i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1068 /* mls */, ARM64::MLSv4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1068 /* mls */, ARM64::MLSv8i8, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1068 /* mls */, ARM64::MLSv8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1068 /* mls */, ARM64::MLSv2i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1068 /* mls */, ARM64::MLSv4i16_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1068 /* mls */, ARM64::MLSv4i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1068 /* mls */, ARM64::MLSv8i16_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1068 /* mls */, ARM64::MLSv16i8, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1068 /* mls */, ARM64::MLSv2i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1068 /* mls */, ARM64::MLSv4i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1068 /* mls */, ARM64::MLSv4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1068 /* mls */, ARM64::MLSv8i8, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1068 /* mls */, ARM64::MLSv8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1068 /* mls */, ARM64::MLSv2i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1068 /* mls */, ARM64::MLSv4i16_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1068 /* mls */, ARM64::MLSv4i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1068 /* mls */, ARM64::MLSv8i16_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1072 /* mneg */, ARM64::MSUBWrrr, Convert__Reg1_0__Reg1_1__Reg1_2__regWZR, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 1072 /* mneg */, ARM64::MSUBXrrr, Convert__Reg1_0__Reg1_1__Reg1_2__regXZR, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 1077 /* mov */, ARM64::ORRWrs, Convert__Reg1_0__regWZR__Reg1_1__imm_0, 0, { MCK_GPR32, MCK_GPR32 }, },
  { 1077 /* mov */, ARM64::ADDWri, Convert__Reg1_0__Reg1_1__imm_0__imm_0, 0, { MCK_GPR32sp, MCK_GPR32sp }, },
  { 1077 /* mov */, ARM64::ORRWri, Convert__Reg1_0__regWZR__LogicalImm321_1, 0, { MCK_GPR32sp, MCK_LogicalImm32 }, },
  { 1077 /* mov */, ARM64::ORRXrs, Convert__Reg1_0__regXZR__Reg1_1__imm_0, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 1077 /* mov */, ARM64::ADDXri, Convert__Reg1_0__Reg1_1__imm_0__imm_0, 0, { MCK_GPR64sp, MCK_GPR64sp }, },
  { 1077 /* mov */, ARM64::ORRXri, Convert__Reg1_0__regXZR__LogicalImm641_1, 0, { MCK_GPR64sp, MCK_LogicalImm64 }, },
  { 1077 /* mov */, ARM64::ORRv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 1077 /* mov */, ARM64::ORRv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_2, 0, { MCK__DOT_1d, MCK_VectorReg, MCK_VectorReg }, },
  { 1077 /* mov */, ARM64::ORRv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 1077 /* mov */, ARM64::ORRv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 1077 /* mov */, ARM64::ORRv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 1077 /* mov */, ARM64::ORRv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 1077 /* mov */, ARM64::ORRv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 1077 /* mov */, ARM64::ORRv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 1077 /* mov */, ARM64::CPYi8, Convert__Reg1_0__VectorReg1_1__VectorIndexB1_2, 0, { MCK_FPR8, MCK_VectorReg, MCK_VectorIndexB }, },
  { 1077 /* mov */, ARM64::CPYi16, Convert__Reg1_0__VectorReg1_1__VectorIndexH1_2, 0, { MCK_FPR16, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1077 /* mov */, ARM64::CPYi32, Convert__Reg1_0__VectorReg1_1__VectorIndexS1_2, 0, { MCK_FPR32, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1077 /* mov */, ARM64::CPYi64, Convert__Reg1_0__VectorReg1_1__VectorIndexD1_2, 0, { MCK_FPR64, MCK_VectorReg, MCK_VectorIndexD }, },
  { 1077 /* mov */, ARM64::INSvi8gpr, Convert__VectorReg1_1__Tie0__VectorIndexB1_2__Reg1_3, 0, { MCK__DOT_b, MCK_VectorReg, MCK_VectorIndexB, MCK_GPR32 }, },
  { 1077 /* mov */, ARM64::UMOVvi64, Convert__Reg1_1__VectorReg1_2__VectorIndexD1_3, 0, { MCK__DOT_d, MCK_GPR64, MCK_VectorReg, MCK_VectorIndexD }, },
  { 1077 /* mov */, ARM64::INSvi64gpr, Convert__VectorReg1_1__Tie0__VectorIndexD1_2__Reg1_3, 0, { MCK__DOT_d, MCK_VectorReg, MCK_VectorIndexD, MCK_GPR64 }, },
  { 1077 /* mov */, ARM64::INSvi16gpr, Convert__VectorReg1_1__Tie0__VectorIndexH1_2__Reg1_3, 0, { MCK__DOT_h, MCK_VectorReg, MCK_VectorIndexH, MCK_GPR32 }, },
  { 1077 /* mov */, ARM64::UMOVvi32, Convert__Reg1_1__VectorReg1_2__VectorIndexS1_3, 0, { MCK__DOT_s, MCK_GPR32, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1077 /* mov */, ARM64::INSvi32gpr, Convert__VectorReg1_1__Tie0__VectorIndexS1_2__Reg1_3, 0, { MCK__DOT_s, MCK_VectorReg, MCK_VectorIndexS, MCK_GPR32 }, },
  { 1077 /* mov */, ARM64::UMOVvi32, Convert__Reg1_0__VectorReg1_1__VectorIndexS1_3, 0, { MCK_GPR32, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1077 /* mov */, ARM64::UMOVvi64, Convert__Reg1_0__VectorReg1_1__VectorIndexD1_3, 0, { MCK_GPR64, MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD }, },
  { 1077 /* mov */, ARM64::CPYi8, Convert__Reg1_0__VectorReg1_1__VectorIndexB1_3, 0, { MCK_FPR8, MCK_VectorReg, MCK__DOT_b, MCK_VectorIndexB }, },
  { 1077 /* mov */, ARM64::CPYi16, Convert__Reg1_0__VectorReg1_1__VectorIndexH1_3, 0, { MCK_FPR16, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1077 /* mov */, ARM64::CPYi32, Convert__Reg1_0__VectorReg1_1__VectorIndexS1_3, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1077 /* mov */, ARM64::CPYi64, Convert__Reg1_0__VectorReg1_1__VectorIndexD1_3, 0, { MCK_FPR64, MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD }, },
  { 1077 /* mov */, ARM64::INSvi8gpr, Convert__VectorReg1_0__Tie0__VectorIndexB1_2__Reg1_3, 0, { MCK_VectorReg, MCK__DOT_b, MCK_VectorIndexB, MCK_GPR32 }, },
  { 1077 /* mov */, ARM64::INSvi64gpr, Convert__VectorReg1_0__Tie0__VectorIndexD1_2__Reg1_3, 0, { MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD, MCK_GPR64 }, },
  { 1077 /* mov */, ARM64::INSvi16gpr, Convert__VectorReg1_0__Tie0__VectorIndexH1_2__Reg1_3, 0, { MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH, MCK_GPR32 }, },
  { 1077 /* mov */, ARM64::INSvi32gpr, Convert__VectorReg1_0__Tie0__VectorIndexS1_2__Reg1_3, 0, { MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS, MCK_GPR32 }, },
  { 1077 /* mov */, ARM64::INSvi8lane, Convert__VectorReg1_1__Tie0__VectorIndexB1_2__VectorReg1_3__VectorIndexB1_4, 0, { MCK__DOT_b, MCK_VectorReg, MCK_VectorIndexB, MCK_VectorReg, MCK_VectorIndexB }, },
  { 1077 /* mov */, ARM64::INSvi64lane, Convert__VectorReg1_1__Tie0__VectorIndexD1_2__VectorReg1_3__VectorIndexD1_4, 0, { MCK__DOT_d, MCK_VectorReg, MCK_VectorIndexD, MCK_VectorReg, MCK_VectorIndexD }, },
  { 1077 /* mov */, ARM64::INSvi16lane, Convert__VectorReg1_1__Tie0__VectorIndexH1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_h, MCK_VectorReg, MCK_VectorIndexH, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1077 /* mov */, ARM64::INSvi32lane, Convert__VectorReg1_1__Tie0__VectorIndexS1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_s, MCK_VectorReg, MCK_VectorIndexS, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1077 /* mov */, ARM64::INSvi8lane, Convert__VectorReg1_0__Tie0__VectorIndexB1_2__VectorReg1_3__VectorIndexB1_5, 0, { MCK_VectorReg, MCK__DOT_b, MCK_VectorIndexB, MCK_VectorReg, MCK__DOT_b, MCK_VectorIndexB }, },
  { 1077 /* mov */, ARM64::INSvi64lane, Convert__VectorReg1_0__Tie0__VectorIndexD1_2__VectorReg1_3__VectorIndexD1_5, 0, { MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD, MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD }, },
  { 1077 /* mov */, ARM64::INSvi16lane, Convert__VectorReg1_0__Tie0__VectorIndexH1_2__VectorReg1_3__VectorIndexH1_5, 0, { MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1077 /* mov */, ARM64::INSvi32lane, Convert__VectorReg1_0__Tie0__VectorIndexS1_2__VectorReg1_3__VectorIndexS1_5, 0, { MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1081 /* movi */, ARM64::MOVID, Convert__Reg1_0__SIMDImmType101_1, 0, { MCK_FPR64, MCK_SIMDImmType10 }, },
  { 1081 /* movi */, ARM64::MOVIv16bns, Convert__VectorReg1_1__Imm0_2551_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_Imm0_255 }, },
  { 1081 /* movi */, ARM64::MOVIv2dns, Convert__VectorReg1_1__SIMDImmType101_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_SIMDImmType10 }, },
  { 1081 /* movi */, ARM64::MOVIv8bns, Convert__VectorReg1_1__Imm0_2551_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_Imm0_255 }, },
  { 1081 /* movi */, ARM64::MOVIv16bns, Convert__VectorReg1_0__Imm0_2551_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_Imm0_255 }, },
  { 1081 /* movi */, ARM64::MOVIv2dns, Convert__VectorReg1_0__SIMDImmType101_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_SIMDImmType10 }, },
  { 1081 /* movi */, ARM64::MOVIv8bns, Convert__VectorReg1_0__Imm0_2551_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_Imm0_255 }, },
  { 1081 /* movi */, ARM64::MOVIv2i32, Convert__VectorReg1_1__Imm0_2551_2__LogicalVecShifter1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_Imm0_255, MCK_LogicalVecShifter }, },
  { 1081 /* movi */, ARM64::MOVIv2smsl, Convert__VectorReg1_1__Imm0_2551_2__MoveVecShifter1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_Imm0_255, MCK_MoveVecShifter }, },
  { 1081 /* movi */, ARM64::MOVIv4i16, Convert__VectorReg1_1__Imm0_2551_2__LogicalVecHalfWordShifter1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_Imm0_255, MCK_LogicalVecHalfWordShifter }, },
  { 1081 /* movi */, ARM64::MOVIv4i32, Convert__VectorReg1_1__Imm0_2551_2__LogicalVecShifter1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_Imm0_255, MCK_LogicalVecShifter }, },
  { 1081 /* movi */, ARM64::MOVIv4smsl, Convert__VectorReg1_1__Imm0_2551_2__MoveVecShifter1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_Imm0_255, MCK_MoveVecShifter }, },
  { 1081 /* movi */, ARM64::MOVIv8i16, Convert__VectorReg1_1__Imm0_2551_2__LogicalVecHalfWordShifter1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_Imm0_255, MCK_LogicalVecHalfWordShifter }, },
  { 1081 /* movi */, ARM64::MOVIv2i32, Convert__VectorReg1_0__Imm0_2551_2__LogicalVecShifter1_3, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_Imm0_255, MCK_LogicalVecShifter }, },
  { 1081 /* movi */, ARM64::MOVIv2smsl, Convert__VectorReg1_0__Imm0_2551_2__MoveVecShifter1_3, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_Imm0_255, MCK_MoveVecShifter }, },
  { 1081 /* movi */, ARM64::MOVIv4i16, Convert__VectorReg1_0__Imm0_2551_2__LogicalVecHalfWordShifter1_3, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_Imm0_255, MCK_LogicalVecHalfWordShifter }, },
  { 1081 /* movi */, ARM64::MOVIv4i32, Convert__VectorReg1_0__Imm0_2551_2__LogicalVecShifter1_3, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_Imm0_255, MCK_LogicalVecShifter }, },
  { 1081 /* movi */, ARM64::MOVIv4smsl, Convert__VectorReg1_0__Imm0_2551_2__MoveVecShifter1_3, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_Imm0_255, MCK_MoveVecShifter }, },
  { 1081 /* movi */, ARM64::MOVIv8i16, Convert__VectorReg1_0__Imm0_2551_2__LogicalVecHalfWordShifter1_3, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_Imm0_255, MCK_LogicalVecHalfWordShifter }, },
  { 1086 /* movk */, ARM64::MOVKWi, Convert__Reg1_0__Tie0__Imm0_655351_1__imm_0, 0, { MCK_GPR32, MCK_Imm0_65535 }, },
  { 1086 /* movk */, ARM64::MOVKWi, Convert__Reg1_0__Tie0__MovKSymbolG01_1__imm_0, 0, { MCK_GPR32, MCK_MovKSymbolG0 }, },
  { 1086 /* movk */, ARM64::MOVKWi, Convert__Reg1_0__Tie0__MovKSymbolG11_1__imm_16, 0, { MCK_GPR32, MCK_MovKSymbolG1 }, },
  { 1086 /* movk */, ARM64::MOVKXi, Convert__Reg1_0__Tie0__Imm0_655351_1__imm_0, 0, { MCK_GPR64, MCK_Imm0_65535 }, },
  { 1086 /* movk */, ARM64::MOVKXi, Convert__Reg1_0__Tie0__MovKSymbolG01_1__imm_0, 0, { MCK_GPR64, MCK_MovKSymbolG0 }, },
  { 1086 /* movk */, ARM64::MOVKXi, Convert__Reg1_0__Tie0__MovKSymbolG11_1__imm_16, 0, { MCK_GPR64, MCK_MovKSymbolG1 }, },
  { 1086 /* movk */, ARM64::MOVKWi, Convert__Reg1_0__Tie0__Imm0_655351_1__MovImm32Shifter1_2, 0, { MCK_GPR32, MCK_Imm0_65535, MCK_MovImm32Shifter }, },
  { 1086 /* movk */, ARM64::MOVKXi, Convert__Reg1_0__Tie0__Imm0_655351_1__MovImm64Shifter1_2, 0, { MCK_GPR64, MCK_Imm0_65535, MCK_MovImm64Shifter }, },
  { 1091 /* movn */, ARM64::MOVNWi, Convert__Reg1_0__Imm0_655351_1__imm_0, 0, { MCK_GPR32, MCK_Imm0_65535 }, },
  { 1091 /* movn */, ARM64::MOVNXi, Convert__Reg1_0__Imm0_655351_1__imm_0, 0, { MCK_GPR64, MCK_Imm0_65535 }, },
  { 1091 /* movn */, ARM64::MOVNXi, Convert__Reg1_0__MovZSymbolG01_1__imm_0, 0, { MCK_GPR64, MCK_MovZSymbolG0 }, },
  { 1091 /* movn */, ARM64::MOVNXi, Convert__Reg1_0__MovZSymbolG11_1__imm_16, 0, { MCK_GPR64, MCK_MovZSymbolG1 }, },
  { 1091 /* movn */, ARM64::MOVNXi, Convert__Reg1_0__MovZSymbolG21_1__imm_32, 0, { MCK_GPR64, MCK_MovZSymbolG2 }, },
  { 1091 /* movn */, ARM64::MOVNWi, Convert__Reg1_0__Imm0_655351_1__MovImm32Shifter1_2, 0, { MCK_GPR32, MCK_Imm0_65535, MCK_MovImm32Shifter }, },
  { 1091 /* movn */, ARM64::MOVNXi, Convert__Reg1_0__Imm0_655351_1__MovImm64Shifter1_2, 0, { MCK_GPR64, MCK_Imm0_65535, MCK_MovImm64Shifter }, },
  { 1096 /* movz */, ARM64::MOVZWi, Convert__Reg1_0__Imm0_655351_1__imm_0, 0, { MCK_GPR32, MCK_Imm0_65535 }, },
  { 1096 /* movz */, ARM64::MOVZWi, Convert__Reg1_0__MovZSymbolG01_1__imm_0, 0, { MCK_GPR32, MCK_MovZSymbolG0 }, },
  { 1096 /* movz */, ARM64::MOVZWi, Convert__Reg1_0__MovZSymbolG11_1__imm_16, 0, { MCK_GPR32, MCK_MovZSymbolG1 }, },
  { 1096 /* movz */, ARM64::MOVZWi, Convert__Reg1_0__MovZSymbolG21_1__imm_32, 0, { MCK_GPR32, MCK_MovZSymbolG2 }, },
  { 1096 /* movz */, ARM64::MOVZXi, Convert__Reg1_0__Imm0_655351_1__imm_0, 0, { MCK_GPR64, MCK_Imm0_65535 }, },
  { 1096 /* movz */, ARM64::MOVZXi, Convert__Reg1_0__MovZSymbolG01_1__imm_0, 0, { MCK_GPR64, MCK_MovZSymbolG0 }, },
  { 1096 /* movz */, ARM64::MOVZXi, Convert__Reg1_0__MovZSymbolG11_1__imm_16, 0, { MCK_GPR64, MCK_MovZSymbolG1 }, },
  { 1096 /* movz */, ARM64::MOVZXi, Convert__Reg1_0__MovZSymbolG21_1__imm_32, 0, { MCK_GPR64, MCK_MovZSymbolG2 }, },
  { 1096 /* movz */, ARM64::MOVZWi, Convert__Reg1_0__Imm0_655351_1__MovImm32Shifter1_2, 0, { MCK_GPR32, MCK_Imm0_65535, MCK_MovImm32Shifter }, },
  { 1096 /* movz */, ARM64::MOVZXi, Convert__Reg1_0__Imm0_655351_1__MovImm64Shifter1_2, 0, { MCK_GPR64, MCK_Imm0_65535, MCK_MovImm64Shifter }, },
  { 1101 /* mrs */, ARM64::MRS, Convert__Reg1_0__SystemRegister1_1, 0, { MCK_GPR64, MCK_SystemRegister }, },
  { 1105 /* msr */, ARM64::MSRcpsr, Convert__SystemCPSRField1_0__Imm0_151_1, 0, { MCK_SystemCPSRField, MCK_Imm0_15 }, },
  { 1105 /* msr */, ARM64::MSR, Convert__SystemRegister1_0__Reg1_1, 0, { MCK_SystemRegister, MCK_GPR64 }, },
  { 1109 /* msub */, ARM64::MSUBWrrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 1109 /* msub */, ARM64::MSUBXrrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 1114 /* mul */, ARM64::MADDWrrr, Convert__Reg1_0__Reg1_1__Reg1_2__regWZR, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 1114 /* mul */, ARM64::MADDXrrr, Convert__Reg1_0__Reg1_1__Reg1_2__regXZR, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 1114 /* mul */, ARM64::MULv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1114 /* mul */, ARM64::MULv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1114 /* mul */, ARM64::MULv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1114 /* mul */, ARM64::MULv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1114 /* mul */, ARM64::MULv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1114 /* mul */, ARM64::MULv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1114 /* mul */, ARM64::MULv2i32_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1114 /* mul */, ARM64::MULv4i16_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1114 /* mul */, ARM64::MULv4i32_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1114 /* mul */, ARM64::MULv8i16_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1114 /* mul */, ARM64::MULv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1114 /* mul */, ARM64::MULv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1114 /* mul */, ARM64::MULv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1114 /* mul */, ARM64::MULv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1114 /* mul */, ARM64::MULv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1114 /* mul */, ARM64::MULv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1114 /* mul */, ARM64::MULv2i32_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1114 /* mul */, ARM64::MULv4i16_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1114 /* mul */, ARM64::MULv4i32_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1114 /* mul */, ARM64::MULv8i16_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1118 /* mvn */, ARM64::ORNWrs, Convert__Reg1_0__regWZR__Reg1_1__imm_0, 0, { MCK_GPR32, MCK_GPR32 }, },
  { 1118 /* mvn */, ARM64::ORNXrs, Convert__Reg1_0__regXZR__Reg1_1__imm_0, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 1118 /* mvn */, ARM64::NOTv16i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 1118 /* mvn */, ARM64::NOTv8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 1118 /* mvn */, ARM64::NOTv16i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1118 /* mvn */, ARM64::NOTv8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1122 /* mvni */, ARM64::MVNIv2i32, Convert__VectorReg1_1__Imm0_2551_2__LogicalVecShifter1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_Imm0_255, MCK_LogicalVecShifter }, },
  { 1122 /* mvni */, ARM64::MVNIv2smsl, Convert__VectorReg1_1__Imm0_2551_2__MoveVecShifter1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_Imm0_255, MCK_MoveVecShifter }, },
  { 1122 /* mvni */, ARM64::MVNIv4i16, Convert__VectorReg1_1__Imm0_2551_2__LogicalVecHalfWordShifter1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_Imm0_255, MCK_LogicalVecHalfWordShifter }, },
  { 1122 /* mvni */, ARM64::MVNIv4i32, Convert__VectorReg1_1__Imm0_2551_2__LogicalVecShifter1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_Imm0_255, MCK_LogicalVecShifter }, },
  { 1122 /* mvni */, ARM64::MVNIv4smsl, Convert__VectorReg1_1__Imm0_2551_2__MoveVecShifter1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_Imm0_255, MCK_MoveVecShifter }, },
  { 1122 /* mvni */, ARM64::MVNIv8i16, Convert__VectorReg1_1__Imm0_2551_2__LogicalVecHalfWordShifter1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_Imm0_255, MCK_LogicalVecHalfWordShifter }, },
  { 1122 /* mvni */, ARM64::MVNIv2i32, Convert__VectorReg1_0__Imm0_2551_2__LogicalVecShifter1_3, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_Imm0_255, MCK_LogicalVecShifter }, },
  { 1122 /* mvni */, ARM64::MVNIv2smsl, Convert__VectorReg1_0__Imm0_2551_2__MoveVecShifter1_3, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_Imm0_255, MCK_MoveVecShifter }, },
  { 1122 /* mvni */, ARM64::MVNIv4i16, Convert__VectorReg1_0__Imm0_2551_2__LogicalVecHalfWordShifter1_3, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_Imm0_255, MCK_LogicalVecHalfWordShifter }, },
  { 1122 /* mvni */, ARM64::MVNIv4i32, Convert__VectorReg1_0__Imm0_2551_2__LogicalVecShifter1_3, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_Imm0_255, MCK_LogicalVecShifter }, },
  { 1122 /* mvni */, ARM64::MVNIv4smsl, Convert__VectorReg1_0__Imm0_2551_2__MoveVecShifter1_3, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_Imm0_255, MCK_MoveVecShifter }, },
  { 1122 /* mvni */, ARM64::MVNIv8i16, Convert__VectorReg1_0__Imm0_2551_2__LogicalVecHalfWordShifter1_3, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_Imm0_255, MCK_LogicalVecHalfWordShifter }, },
  { 1127 /* neg */, ARM64::SUBWrs, Convert__Reg1_0__regWZR__Reg1_1__imm_0, 0, { MCK_GPR32, MCK_GPR32 }, },
  { 1127 /* neg */, ARM64::SUBXrs, Convert__Reg1_0__regXZR__Reg1_1__imm_0, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 1127 /* neg */, ARM64::NEGv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 1127 /* neg */, ARM64::NEGv16i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 1127 /* neg */, ARM64::NEGv2i64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 1127 /* neg */, ARM64::NEGv2i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 1127 /* neg */, ARM64::NEGv4i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 1127 /* neg */, ARM64::NEGv4i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 1127 /* neg */, ARM64::NEGv8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 1127 /* neg */, ARM64::NEGv8i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 1127 /* neg */, ARM64::SUBWrs, Convert__Reg1_0__regWZR__Reg1_1__ArithmeticShifter1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_ArithmeticShifter }, },
  { 1127 /* neg */, ARM64::SUBXrs, Convert__Reg1_0__regXZR__Reg1_1__ArithmeticShifter1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_ArithmeticShifter }, },
  { 1127 /* neg */, ARM64::NEGv16i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1127 /* neg */, ARM64::NEGv2i64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 1127 /* neg */, ARM64::NEGv2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1127 /* neg */, ARM64::NEGv4i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1127 /* neg */, ARM64::NEGv4i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1127 /* neg */, ARM64::NEGv8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1127 /* neg */, ARM64::NEGv8i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1131 /* negs */, ARM64::SUBSWrs, Convert__Reg1_0__regWZR__Reg1_1__imm_0, 0, { MCK_GPR32, MCK_GPR32 }, },
  { 1131 /* negs */, ARM64::SUBSXrs, Convert__Reg1_0__regXZR__Reg1_1__imm_0, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 1131 /* negs */, ARM64::SUBSWrs, Convert__Reg1_0__regWZR__Reg1_1__ArithmeticShifter1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_ArithmeticShifter }, },
  { 1131 /* negs */, ARM64::SUBSXrs, Convert__Reg1_0__regXZR__Reg1_1__ArithmeticShifter1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_ArithmeticShifter }, },
  { 1136 /* ngc */, ARM64::SBCWr, Convert__Reg1_0__regWZR__Reg1_1, 0, { MCK_GPR32, MCK_GPR32 }, },
  { 1136 /* ngc */, ARM64::SBCXr, Convert__Reg1_0__regXZR__Reg1_1, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 1140 /* ngcs */, ARM64::SBCSWr, Convert__Reg1_0__regWZR__Reg1_1, 0, { MCK_GPR32, MCK_GPR32 }, },
  { 1140 /* ngcs */, ARM64::SBCSXr, Convert__Reg1_0__regXZR__Reg1_1, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 1145 /* nop */, ARM64::HINT, Convert__imm_0, 0, {  }, },
  { 1149 /* not */, ARM64::NOTv16i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 1149 /* not */, ARM64::NOTv8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 1149 /* not */, ARM64::NOTv16i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1149 /* not */, ARM64::NOTv8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1153 /* orn */, ARM64::ORNWrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 1153 /* orn */, ARM64::ORNXrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 1153 /* orn */, ARM64::ORNv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1153 /* orn */, ARM64::ORNv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1153 /* orn */, ARM64::ORNWrs, Convert__Reg1_0__Reg1_1__Reg1_2__Shifter1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_Shifter }, },
  { 1153 /* orn */, ARM64::ORNXrs, Convert__Reg1_0__Reg1_1__Reg1_2__Shifter1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_Shifter }, },
  { 1153 /* orn */, ARM64::ORNv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1153 /* orn */, ARM64::ORNv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1157 /* orr */, ARM64::ORRWrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 1157 /* orr */, ARM64::ORRWri, Convert__Reg1_0__Reg1_1__LogicalImm321_2, 0, { MCK_GPR32sp, MCK_GPR32, MCK_LogicalImm32 }, },
  { 1157 /* orr */, ARM64::ORRXrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 1157 /* orr */, ARM64::ORRXri, Convert__Reg1_0__Reg1_1__LogicalImm641_2, 0, { MCK_GPR64sp, MCK_GPR64, MCK_LogicalImm64 }, },
  { 1157 /* orr */, ARM64::ORRv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1157 /* orr */, ARM64::ORRv2i32, Convert__VectorReg1_1__Tie0__Imm0_2551_2__LogicalVecShifter1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_Imm0_255, MCK_LogicalVecShifter }, },
  { 1157 /* orr */, ARM64::ORRv4i16, Convert__VectorReg1_1__Tie0__Imm0_2551_2__LogicalVecHalfWordShifter1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_Imm0_255, MCK_LogicalVecHalfWordShifter }, },
  { 1157 /* orr */, ARM64::ORRv4i32, Convert__VectorReg1_1__Tie0__Imm0_2551_2__LogicalVecShifter1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_Imm0_255, MCK_LogicalVecShifter }, },
  { 1157 /* orr */, ARM64::ORRv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1157 /* orr */, ARM64::ORRv8i16, Convert__VectorReg1_1__Tie0__Imm0_2551_2__LogicalVecHalfWordShifter1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_Imm0_255, MCK_LogicalVecHalfWordShifter }, },
  { 1157 /* orr */, ARM64::ORRWrs, Convert__Reg1_0__Reg1_1__Reg1_2__Shifter1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_Shifter }, },
  { 1157 /* orr */, ARM64::ORRXrs, Convert__Reg1_0__Reg1_1__Reg1_2__Shifter1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_Shifter }, },
  { 1157 /* orr */, ARM64::ORRv2i32, Convert__VectorReg1_0__Tie0__Imm0_2551_2__LogicalVecShifter1_3, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_Imm0_255, MCK_LogicalVecShifter }, },
  { 1157 /* orr */, ARM64::ORRv4i16, Convert__VectorReg1_0__Tie0__Imm0_2551_2__LogicalVecHalfWordShifter1_3, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_Imm0_255, MCK_LogicalVecHalfWordShifter }, },
  { 1157 /* orr */, ARM64::ORRv4i32, Convert__VectorReg1_0__Tie0__Imm0_2551_2__LogicalVecShifter1_3, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_Imm0_255, MCK_LogicalVecShifter }, },
  { 1157 /* orr */, ARM64::ORRv8i16, Convert__VectorReg1_0__Tie0__Imm0_2551_2__LogicalVecHalfWordShifter1_3, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_Imm0_255, MCK_LogicalVecHalfWordShifter }, },
  { 1157 /* orr */, ARM64::ORRv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1157 /* orr */, ARM64::ORRv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1161 /* pmul */, ARM64::PMULv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1161 /* pmul */, ARM64::PMULv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1161 /* pmul */, ARM64::PMULv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1161 /* pmul */, ARM64::PMULv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1166 /* pmull */, ARM64::PMULLv1i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_1q, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1166 /* pmull */, ARM64::PMULLv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1166 /* pmull */, ARM64::PMULLv1i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_1q, MCK_VectorReg, MCK__DOT_1d, MCK_VectorReg, MCK__DOT_1d }, },
  { 1166 /* pmull */, ARM64::PMULLv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1172 /* pmull2 */, ARM64::PMULLv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_1q, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1172 /* pmull2 */, ARM64::PMULLv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1172 /* pmull2 */, ARM64::PMULLv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_1q, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 1172 /* pmull2 */, ARM64::PMULLv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1179 /* prfm */, ARM64::PRFMl, Convert__Prefetch1_0__BranchTarget191_1, 0, { MCK_Prefetch, MCK_BranchTarget19 }, },
  { 1179 /* prfm */, ARM64::PRFMro, Convert__Prefetch1_0__MemoryRegisterOffset643_1, 0, { MCK_Prefetch, MCK_MemoryRegisterOffset64 }, },
  { 1179 /* prfm */, ARM64::PRFMui, Convert__Prefetch1_0__MemoryIndexed642_1, 0, { MCK_Prefetch, MCK_MemoryIndexed64 }, },
  { 1184 /* prfum */, ARM64::PRFUMi, Convert__Prefetch1_0__MemoryUnscaled2_1, 0, { MCK_Prefetch, MCK_MemoryUnscaled }, },
  { 1190 /* raddhn */, ARM64::RADDHNv2i64_v2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1190 /* raddhn */, ARM64::RADDHNv4i32_v4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1190 /* raddhn */, ARM64::RADDHNv8i16_v8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1190 /* raddhn */, ARM64::RADDHNv2i64_v2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 1190 /* raddhn */, ARM64::RADDHNv4i32_v4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1190 /* raddhn */, ARM64::RADDHNv8i16_v8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1197 /* raddhn2 */, ARM64::RADDHNv8i16_v16i8, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1197 /* raddhn2 */, ARM64::RADDHNv2i64_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1197 /* raddhn2 */, ARM64::RADDHNv4i32_v8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1197 /* raddhn2 */, ARM64::RADDHNv8i16_v16i8, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1197 /* raddhn2 */, ARM64::RADDHNv2i64_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 1197 /* raddhn2 */, ARM64::RADDHNv4i32_v8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1205 /* rbit */, ARM64::RBITWr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_GPR32 }, },
  { 1205 /* rbit */, ARM64::RBITXr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 1205 /* rbit */, ARM64::RBITv16i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 1205 /* rbit */, ARM64::RBITv8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 1205 /* rbit */, ARM64::RBITv16i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1205 /* rbit */, ARM64::RBITv8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1210 /* ret */, ARM64::RET, Convert__regLR, 0, {  }, },
  { 1210 /* ret */, ARM64::RET, Convert__Reg1_0, 0, { MCK_GPR64 }, },
  { 1214 /* rev */, ARM64::REVWr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_GPR32 }, },
  { 1214 /* rev */, ARM64::REVXr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 1218 /* rev16 */, ARM64::REV16Wr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR32, MCK_GPR32 }, },
  { 1218 /* rev16 */, ARM64::REV16Xr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 1218 /* rev16 */, ARM64::REV16v16i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 1218 /* rev16 */, ARM64::REV16v8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 1218 /* rev16 */, ARM64::REV16v16i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1218 /* rev16 */, ARM64::REV16v8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1224 /* rev32 */, ARM64::REV32Xr, Convert__Reg1_0__Reg1_1, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 1224 /* rev32 */, ARM64::REV32v16i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 1224 /* rev32 */, ARM64::REV32v4i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 1224 /* rev32 */, ARM64::REV32v8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 1224 /* rev32 */, ARM64::REV32v8i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 1224 /* rev32 */, ARM64::REV32v16i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1224 /* rev32 */, ARM64::REV32v4i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1224 /* rev32 */, ARM64::REV32v8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1224 /* rev32 */, ARM64::REV32v8i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1230 /* rev64 */, ARM64::REV64v16i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 1230 /* rev64 */, ARM64::REV64v2i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 1230 /* rev64 */, ARM64::REV64v4i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 1230 /* rev64 */, ARM64::REV64v4i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 1230 /* rev64 */, ARM64::REV64v8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 1230 /* rev64 */, ARM64::REV64v8i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 1230 /* rev64 */, ARM64::REV64v16i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1230 /* rev64 */, ARM64::REV64v2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1230 /* rev64 */, ARM64::REV64v4i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1230 /* rev64 */, ARM64::REV64v4i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1230 /* rev64 */, ARM64::REV64v8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1230 /* rev64 */, ARM64::REV64v8i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1236 /* ror */, ARM64::RORVWr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 1236 /* ror */, ARM64::EXTRWrri, Convert__Reg1_0__Reg1_1__Reg1_1__Imm0_311_2, 0, { MCK_GPR32, MCK_GPR32, MCK_Imm0_31 }, },
  { 1236 /* ror */, ARM64::RORVXr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 1236 /* ror */, ARM64::EXTRXrri, Convert__Reg1_0__Reg1_1__Reg1_1__Imm0_631_2, 0, { MCK_GPR64, MCK_GPR64, MCK_Imm0_63 }, },
  { 1240 /* rorv */, ARM64::RORVWr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 1240 /* rorv */, ARM64::RORVXr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 1245 /* rshrn */, ARM64::RSHRNv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1245 /* rshrn */, ARM64::RSHRNv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1245 /* rshrn */, ARM64::RSHRNv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1245 /* rshrn */, ARM64::RSHRNv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_32 }, },
  { 1245 /* rshrn */, ARM64::RSHRNv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_16 }, },
  { 1245 /* rshrn */, ARM64::RSHRNv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_8 }, },
  { 1251 /* rshrn2 */, ARM64::RSHRNv16i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1251 /* rshrn2 */, ARM64::RSHRNv4i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1251 /* rshrn2 */, ARM64::RSHRNv8i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1251 /* rshrn2 */, ARM64::RSHRNv16i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_8 }, },
  { 1251 /* rshrn2 */, ARM64::RSHRNv4i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_32 }, },
  { 1251 /* rshrn2 */, ARM64::RSHRNv8i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_16 }, },
  { 1258 /* rsubhn */, ARM64::RSUBHNv2i64_v2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1258 /* rsubhn */, ARM64::RSUBHNv4i32_v4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1258 /* rsubhn */, ARM64::RSUBHNv8i16_v8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1258 /* rsubhn */, ARM64::RSUBHNv2i64_v2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 1258 /* rsubhn */, ARM64::RSUBHNv4i32_v4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1258 /* rsubhn */, ARM64::RSUBHNv8i16_v8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1265 /* rsubhn2 */, ARM64::RSUBHNv8i16_v16i8, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1265 /* rsubhn2 */, ARM64::RSUBHNv2i64_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1265 /* rsubhn2 */, ARM64::RSUBHNv4i32_v8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1265 /* rsubhn2 */, ARM64::RSUBHNv8i16_v16i8, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1265 /* rsubhn2 */, ARM64::RSUBHNv2i64_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 1265 /* rsubhn2 */, ARM64::RSUBHNv4i32_v8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1273 /* saba */, ARM64::SABAv16i8, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1273 /* saba */, ARM64::SABAv2i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1273 /* saba */, ARM64::SABAv4i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1273 /* saba */, ARM64::SABAv4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1273 /* saba */, ARM64::SABAv8i8, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1273 /* saba */, ARM64::SABAv8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1273 /* saba */, ARM64::SABAv16i8, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1273 /* saba */, ARM64::SABAv2i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1273 /* saba */, ARM64::SABAv4i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1273 /* saba */, ARM64::SABAv4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1273 /* saba */, ARM64::SABAv8i8, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1273 /* saba */, ARM64::SABAv8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1278 /* sabal */, ARM64::SABALv2i32_v2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1278 /* sabal */, ARM64::SABALv4i16_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1278 /* sabal */, ARM64::SABALv8i8_v8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1278 /* sabal */, ARM64::SABALv2i32_v2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1278 /* sabal */, ARM64::SABALv4i16_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1278 /* sabal */, ARM64::SABALv8i8_v8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1284 /* sabal2 */, ARM64::SABALv4i32_v2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1284 /* sabal2 */, ARM64::SABALv8i16_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1284 /* sabal2 */, ARM64::SABALv16i8_v8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1284 /* sabal2 */, ARM64::SABALv4i32_v2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1284 /* sabal2 */, ARM64::SABALv8i16_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1284 /* sabal2 */, ARM64::SABALv16i8_v8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1291 /* sabd */, ARM64::SABDv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1291 /* sabd */, ARM64::SABDv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1291 /* sabd */, ARM64::SABDv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1291 /* sabd */, ARM64::SABDv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1291 /* sabd */, ARM64::SABDv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1291 /* sabd */, ARM64::SABDv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1291 /* sabd */, ARM64::SABDv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1291 /* sabd */, ARM64::SABDv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1291 /* sabd */, ARM64::SABDv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1291 /* sabd */, ARM64::SABDv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1291 /* sabd */, ARM64::SABDv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1291 /* sabd */, ARM64::SABDv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1296 /* sabdl */, ARM64::SABDLv2i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1296 /* sabdl */, ARM64::SABDLv4i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1296 /* sabdl */, ARM64::SABDLv8i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1296 /* sabdl */, ARM64::SABDLv2i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1296 /* sabdl */, ARM64::SABDLv4i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1296 /* sabdl */, ARM64::SABDLv8i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1302 /* sabdl2 */, ARM64::SABDLv4i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1302 /* sabdl2 */, ARM64::SABDLv8i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1302 /* sabdl2 */, ARM64::SABDLv16i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1302 /* sabdl2 */, ARM64::SABDLv4i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1302 /* sabdl2 */, ARM64::SABDLv8i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1302 /* sabdl2 */, ARM64::SABDLv16i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1309 /* sadalp */, ARM64::SADALPv2i32_v1i64, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_1d, MCK_VectorReg, MCK_VectorReg }, },
  { 1309 /* sadalp */, ARM64::SADALPv4i32_v2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 1309 /* sadalp */, ARM64::SADALPv4i16_v2i32, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 1309 /* sadalp */, ARM64::SADALPv8i8_v4i16, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 1309 /* sadalp */, ARM64::SADALPv8i16_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 1309 /* sadalp */, ARM64::SADALPv16i8_v8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 1309 /* sadalp */, ARM64::SADALPv2i32_v1i64, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_1d, MCK_VectorReg, MCK__DOT_2s }, },
  { 1309 /* sadalp */, ARM64::SADALPv4i32_v2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s }, },
  { 1309 /* sadalp */, ARM64::SADALPv4i16_v2i32, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_4h }, },
  { 1309 /* sadalp */, ARM64::SADALPv8i8_v4i16, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_8b }, },
  { 1309 /* sadalp */, ARM64::SADALPv8i16_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h }, },
  { 1309 /* sadalp */, ARM64::SADALPv16i8_v8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b }, },
  { 1316 /* saddl */, ARM64::SADDLv2i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1316 /* saddl */, ARM64::SADDLv4i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1316 /* saddl */, ARM64::SADDLv8i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1316 /* saddl */, ARM64::SADDLv2i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1316 /* saddl */, ARM64::SADDLv4i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1316 /* saddl */, ARM64::SADDLv8i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1322 /* saddl2 */, ARM64::SADDLv4i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1322 /* saddl2 */, ARM64::SADDLv8i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1322 /* saddl2 */, ARM64::SADDLv16i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1322 /* saddl2 */, ARM64::SADDLv4i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1322 /* saddl2 */, ARM64::SADDLv8i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1322 /* saddl2 */, ARM64::SADDLv16i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1329 /* saddlp */, ARM64::SADDLPv2i32_v1i64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_1d, MCK_VectorReg, MCK_VectorReg }, },
  { 1329 /* saddlp */, ARM64::SADDLPv4i32_v2i64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 1329 /* saddlp */, ARM64::SADDLPv4i16_v2i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 1329 /* saddlp */, ARM64::SADDLPv8i8_v4i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 1329 /* saddlp */, ARM64::SADDLPv8i16_v4i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 1329 /* saddlp */, ARM64::SADDLPv16i8_v8i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 1329 /* saddlp */, ARM64::SADDLPv2i32_v1i64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_1d, MCK_VectorReg, MCK__DOT_2s }, },
  { 1329 /* saddlp */, ARM64::SADDLPv4i32_v2i64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s }, },
  { 1329 /* saddlp */, ARM64::SADDLPv4i16_v2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_4h }, },
  { 1329 /* saddlp */, ARM64::SADDLPv8i8_v4i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_8b }, },
  { 1329 /* saddlp */, ARM64::SADDLPv8i16_v4i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h }, },
  { 1329 /* saddlp */, ARM64::SADDLPv16i8_v8i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b }, },
  { 1336 /* saddlv */, ARM64::SADDLVv16i8v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_FPR16, MCK_VectorReg }, },
  { 1336 /* saddlv */, ARM64::SADDLVv4i16v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_FPR32, MCK_VectorReg }, },
  { 1336 /* saddlv */, ARM64::SADDLVv4i32v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_FPR64, MCK_VectorReg }, },
  { 1336 /* saddlv */, ARM64::SADDLVv8i8v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_FPR16, MCK_VectorReg }, },
  { 1336 /* saddlv */, ARM64::SADDLVv8i16v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_FPR32, MCK_VectorReg }, },
  { 1336 /* saddlv */, ARM64::SADDLVv16i8v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR16, MCK_VectorReg, MCK__DOT_16b }, },
  { 1336 /* saddlv */, ARM64::SADDLVv8i8v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR16, MCK_VectorReg, MCK__DOT_8b }, },
  { 1336 /* saddlv */, ARM64::SADDLVv4i16v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_4h }, },
  { 1336 /* saddlv */, ARM64::SADDLVv8i16v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_8h }, },
  { 1336 /* saddlv */, ARM64::SADDLVv4i32v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR64, MCK_VectorReg, MCK__DOT_4s }, },
  { 1343 /* saddw */, ARM64::SADDWv2i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1343 /* saddw */, ARM64::SADDWv4i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1343 /* saddw */, ARM64::SADDWv8i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1343 /* saddw */, ARM64::SADDWv2i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s }, },
  { 1343 /* saddw */, ARM64::SADDWv4i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h }, },
  { 1343 /* saddw */, ARM64::SADDWv8i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b }, },
  { 1349 /* saddw2 */, ARM64::SADDWv4i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1349 /* saddw2 */, ARM64::SADDWv8i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1349 /* saddw2 */, ARM64::SADDWv16i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1349 /* saddw2 */, ARM64::SADDWv4i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s }, },
  { 1349 /* saddw2 */, ARM64::SADDWv8i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h }, },
  { 1349 /* saddw2 */, ARM64::SADDWv16i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b }, },
  { 1356 /* sbc */, ARM64::SBCWr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 1356 /* sbc */, ARM64::SBCXr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 1360 /* sbcs */, ARM64::SBCSWr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 1360 /* sbcs */, ARM64::SBCSXr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 1365 /* sbfm */, ARM64::SBFMWri, Convert__Reg1_0__Reg1_1__Imm0_311_2__Imm0_311_3, 0, { MCK_GPR32, MCK_GPR32, MCK_Imm0_31, MCK_Imm0_31 }, },
  { 1365 /* sbfm */, ARM64::SBFMXri, Convert__Reg1_0__Reg1_1__Imm0_631_2__Imm0_631_3, 0, { MCK_GPR64, MCK_GPR64, MCK_Imm0_63, MCK_Imm0_63 }, },
  { 1370 /* scvtf */, ARM64::SCVTFUWSri, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_GPR32 }, },
  { 1370 /* scvtf */, ARM64::SCVTFUXSri, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_GPR64 }, },
  { 1370 /* scvtf */, ARM64::SCVTFv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 1370 /* scvtf */, ARM64::SCVTFUWDri, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_GPR32 }, },
  { 1370 /* scvtf */, ARM64::SCVTFUXDri, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_GPR64 }, },
  { 1370 /* scvtf */, ARM64::SCVTFv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 1370 /* scvtf */, ARM64::SCVTFv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 1370 /* scvtf */, ARM64::SCVTFv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 1370 /* scvtf */, ARM64::SCVTFv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 1370 /* scvtf */, ARM64::SCVTFSWSri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_FPR32, MCK_GPR32, MCK_Imm1_32 }, },
  { 1370 /* scvtf */, ARM64::SCVTFSXSri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_FPR32, MCK_GPR64, MCK_Imm1_64 }, },
  { 1370 /* scvtf */, ARM64::SCVTFs, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_FPR32, MCK_FPR32, MCK_Imm1_32 }, },
  { 1370 /* scvtf */, ARM64::SCVTFSWDri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_FPR64, MCK_GPR32, MCK_Imm1_32 }, },
  { 1370 /* scvtf */, ARM64::SCVTFSXDri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_FPR64, MCK_GPR64, MCK_Imm1_64 }, },
  { 1370 /* scvtf */, ARM64::SCVTFd, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 1370 /* scvtf */, ARM64::SCVTFv2i64_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_641_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_64 }, },
  { 1370 /* scvtf */, ARM64::SCVTFv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1370 /* scvtf */, ARM64::SCVTFv4i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1370 /* scvtf */, ARM64::SCVTFv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 1370 /* scvtf */, ARM64::SCVTFv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1370 /* scvtf */, ARM64::SCVTFv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1370 /* scvtf */, ARM64::SCVTFv2i64_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_641_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_64 }, },
  { 1370 /* scvtf */, ARM64::SCVTFv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_Imm1_32 }, },
  { 1370 /* scvtf */, ARM64::SCVTFv4i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_32 }, },
  { 1376 /* sdiv */, ARM64::SDIVWr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 1376 /* sdiv */, ARM64::SDIVXr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 1381 /* sev */, ARM64::HINT, Convert__imm_4, 0, {  }, },
  { 1385 /* sevl */, ARM64::HINT, Convert__imm_5, 0, {  }, },
  { 1390 /* sha1c */, ARM64::SHA1Crrr, Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_FPR128, MCK_FPR32, MCK_VectorReg }, },
  { 1390 /* sha1c */, ARM64::SHA1Crrr, Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2, 0, { MCK_FPR128, MCK_FPR32, MCK_VectorReg, MCK__DOT_4s }, },
  { 1396 /* sha1h */, ARM64::SHA1Hrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 1402 /* sha1m */, ARM64::SHA1Mrrr, Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_FPR128, MCK_FPR32, MCK_VectorReg }, },
  { 1402 /* sha1m */, ARM64::SHA1Mrrr, Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2, 0, { MCK_FPR128, MCK_FPR32, MCK_VectorReg, MCK__DOT_4s }, },
  { 1408 /* sha1p */, ARM64::SHA1Prrr, Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_FPR128, MCK_FPR32, MCK_VectorReg }, },
  { 1408 /* sha1p */, ARM64::SHA1Prrr, Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2, 0, { MCK_FPR128, MCK_FPR32, MCK_VectorReg, MCK__DOT_4s }, },
  { 1414 /* sha1su0 */, ARM64::SHA1SU0rrr, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1414 /* sha1su0 */, ARM64::SHA1SU0rrr, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1422 /* sha1su1 */, ARM64::SHA1SU1rr, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 1422 /* sha1su1 */, ARM64::SHA1SU1rr, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1430 /* sha256h */, ARM64::SHA256Hrrr, Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_FPR128, MCK_FPR128, MCK_VectorReg }, },
  { 1430 /* sha256h */, ARM64::SHA256Hrrr, Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2, 0, { MCK_FPR128, MCK_FPR128, MCK_VectorReg, MCK__DOT_4s }, },
  { 1438 /* sha256h2 */, ARM64::SHA256H2rrr, Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_FPR128, MCK_FPR128, MCK_VectorReg }, },
  { 1438 /* sha256h2 */, ARM64::SHA256H2rrr, Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2, 0, { MCK_FPR128, MCK_FPR128, MCK_VectorReg, MCK__DOT_4s }, },
  { 1447 /* sha256su0 */, ARM64::SHA256SU0rr, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 1447 /* sha256su0 */, ARM64::SHA256SU0rr, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1457 /* sha256su1 */, ARM64::SHA256SU1rrr, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1457 /* sha256su1 */, ARM64::SHA256SU1rrr, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1467 /* shadd */, ARM64::SHADDv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1467 /* shadd */, ARM64::SHADDv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1467 /* shadd */, ARM64::SHADDv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1467 /* shadd */, ARM64::SHADDv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1467 /* shadd */, ARM64::SHADDv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1467 /* shadd */, ARM64::SHADDv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1467 /* shadd */, ARM64::SHADDv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1467 /* shadd */, ARM64::SHADDv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1467 /* shadd */, ARM64::SHADDv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1467 /* shadd */, ARM64::SHADDv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1467 /* shadd */, ARM64::SHADDv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1467 /* shadd */, ARM64::SHADDv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1473 /* shl */, ARM64::SHLd, Convert__Reg1_0__Reg1_1__Imm0_631_2, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm0_63 }, },
  { 1473 /* shl */, ARM64::SHLv16i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_71_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_7 }, },
  { 1473 /* shl */, ARM64::SHLv2i64_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_631_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_63 }, },
  { 1473 /* shl */, ARM64::SHLv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_311_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_31 }, },
  { 1473 /* shl */, ARM64::SHLv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_151_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_15 }, },
  { 1473 /* shl */, ARM64::SHLv4i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_311_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_31 }, },
  { 1473 /* shl */, ARM64::SHLv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_71_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_7 }, },
  { 1473 /* shl */, ARM64::SHLv8i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_151_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_15 }, },
  { 1473 /* shl */, ARM64::SHLv16i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_71_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_Imm0_7 }, },
  { 1473 /* shl */, ARM64::SHLv2i64_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_631_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_Imm0_63 }, },
  { 1473 /* shl */, ARM64::SHLv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_311_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_Imm0_31 }, },
  { 1473 /* shl */, ARM64::SHLv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_151_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_Imm0_15 }, },
  { 1473 /* shl */, ARM64::SHLv4i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_311_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_Imm0_31 }, },
  { 1473 /* shl */, ARM64::SHLv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_71_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_Imm0_7 }, },
  { 1473 /* shl */, ARM64::SHLv8i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_151_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_Imm0_15 }, },
  { 1477 /* shll */, ARM64::SHLLv2i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK__35_32 }, },
  { 1477 /* shll */, ARM64::SHLLv4i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK__35_16 }, },
  { 1477 /* shll */, ARM64::SHLLv8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK__35_8 }, },
  { 1477 /* shll */, ARM64::SHLLv2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK__35_32 }, },
  { 1477 /* shll */, ARM64::SHLLv4i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK__35_16 }, },
  { 1477 /* shll */, ARM64::SHLLv8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b, MCK__35_8 }, },
  { 1482 /* shll2 */, ARM64::SHLLv4i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK__35_32 }, },
  { 1482 /* shll2 */, ARM64::SHLLv8i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK__35_16 }, },
  { 1482 /* shll2 */, ARM64::SHLLv16i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK__35_8 }, },
  { 1482 /* shll2 */, ARM64::SHLLv4i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK__35_32 }, },
  { 1482 /* shll2 */, ARM64::SHLLv8i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK__35_16 }, },
  { 1482 /* shll2 */, ARM64::SHLLv16i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b, MCK__35_8 }, },
  { 1488 /* shrn */, ARM64::SHRNv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1488 /* shrn */, ARM64::SHRNv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1488 /* shrn */, ARM64::SHRNv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1488 /* shrn */, ARM64::SHRNv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_32 }, },
  { 1488 /* shrn */, ARM64::SHRNv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_16 }, },
  { 1488 /* shrn */, ARM64::SHRNv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_8 }, },
  { 1493 /* shrn2 */, ARM64::SHRNv16i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1493 /* shrn2 */, ARM64::SHRNv4i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1493 /* shrn2 */, ARM64::SHRNv8i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1493 /* shrn2 */, ARM64::SHRNv16i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_8 }, },
  { 1493 /* shrn2 */, ARM64::SHRNv4i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_32 }, },
  { 1493 /* shrn2 */, ARM64::SHRNv8i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_16 }, },
  { 1499 /* shsub */, ARM64::SHSUBv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1499 /* shsub */, ARM64::SHSUBv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1499 /* shsub */, ARM64::SHSUBv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1499 /* shsub */, ARM64::SHSUBv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1499 /* shsub */, ARM64::SHSUBv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1499 /* shsub */, ARM64::SHSUBv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1499 /* shsub */, ARM64::SHSUBv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1499 /* shsub */, ARM64::SHSUBv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1499 /* shsub */, ARM64::SHSUBv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1499 /* shsub */, ARM64::SHSUBv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1499 /* shsub */, ARM64::SHSUBv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1499 /* shsub */, ARM64::SHSUBv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1505 /* sli */, ARM64::SLId, Convert__Reg1_0__Tie0__Reg1_1__Imm0_631_2, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm0_63 }, },
  { 1505 /* sli */, ARM64::SLIv16i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm0_71_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_7 }, },
  { 1505 /* sli */, ARM64::SLIv2i64_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm0_631_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_63 }, },
  { 1505 /* sli */, ARM64::SLIv2i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm0_311_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_31 }, },
  { 1505 /* sli */, ARM64::SLIv4i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm0_151_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_15 }, },
  { 1505 /* sli */, ARM64::SLIv4i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm0_311_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_31 }, },
  { 1505 /* sli */, ARM64::SLIv8i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm0_71_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_7 }, },
  { 1505 /* sli */, ARM64::SLIv8i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm0_151_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_15 }, },
  { 1505 /* sli */, ARM64::SLIv16i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm0_71_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_Imm0_7 }, },
  { 1505 /* sli */, ARM64::SLIv2i64_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm0_631_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_Imm0_63 }, },
  { 1505 /* sli */, ARM64::SLIv2i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm0_311_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_Imm0_31 }, },
  { 1505 /* sli */, ARM64::SLIv4i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm0_151_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_Imm0_15 }, },
  { 1505 /* sli */, ARM64::SLIv4i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm0_311_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_Imm0_31 }, },
  { 1505 /* sli */, ARM64::SLIv8i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm0_71_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_Imm0_7 }, },
  { 1505 /* sli */, ARM64::SLIv8i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm0_151_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_Imm0_15 }, },
  { 1509 /* smaddl */, ARM64::SMADDLrrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_GPR64, MCK_GPR32, MCK_GPR32, MCK_GPR64 }, },
  { 1516 /* smax */, ARM64::SMAXv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1516 /* smax */, ARM64::SMAXv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1516 /* smax */, ARM64::SMAXv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1516 /* smax */, ARM64::SMAXv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1516 /* smax */, ARM64::SMAXv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1516 /* smax */, ARM64::SMAXv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1516 /* smax */, ARM64::SMAXv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1516 /* smax */, ARM64::SMAXv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1516 /* smax */, ARM64::SMAXv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1516 /* smax */, ARM64::SMAXv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1516 /* smax */, ARM64::SMAXv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1516 /* smax */, ARM64::SMAXv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1521 /* smaxp */, ARM64::SMAXPv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1521 /* smaxp */, ARM64::SMAXPv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1521 /* smaxp */, ARM64::SMAXPv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1521 /* smaxp */, ARM64::SMAXPv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1521 /* smaxp */, ARM64::SMAXPv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1521 /* smaxp */, ARM64::SMAXPv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1521 /* smaxp */, ARM64::SMAXPv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1521 /* smaxp */, ARM64::SMAXPv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1521 /* smaxp */, ARM64::SMAXPv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1521 /* smaxp */, ARM64::SMAXPv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1521 /* smaxp */, ARM64::SMAXPv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1521 /* smaxp */, ARM64::SMAXPv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1527 /* smaxv */, ARM64::SMAXVv16i8v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_FPR8, MCK_VectorReg }, },
  { 1527 /* smaxv */, ARM64::SMAXVv4i16v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_FPR16, MCK_VectorReg }, },
  { 1527 /* smaxv */, ARM64::SMAXVv4i32v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_FPR32, MCK_VectorReg }, },
  { 1527 /* smaxv */, ARM64::SMAXVv8i8v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_FPR8, MCK_VectorReg }, },
  { 1527 /* smaxv */, ARM64::SMAXVv8i16v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_FPR16, MCK_VectorReg }, },
  { 1527 /* smaxv */, ARM64::SMAXVv16i8v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR8, MCK_VectorReg, MCK__DOT_16b }, },
  { 1527 /* smaxv */, ARM64::SMAXVv8i8v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR8, MCK_VectorReg, MCK__DOT_8b }, },
  { 1527 /* smaxv */, ARM64::SMAXVv4i16v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR16, MCK_VectorReg, MCK__DOT_4h }, },
  { 1527 /* smaxv */, ARM64::SMAXVv8i16v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR16, MCK_VectorReg, MCK__DOT_8h }, },
  { 1527 /* smaxv */, ARM64::SMAXVv4i32v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_4s }, },
  { 1533 /* smc */, ARM64::SMC, Convert__Imm0_655351_0, 0, { MCK_Imm0_65535 }, },
  { 1537 /* smin */, ARM64::SMINv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1537 /* smin */, ARM64::SMINv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1537 /* smin */, ARM64::SMINv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1537 /* smin */, ARM64::SMINv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1537 /* smin */, ARM64::SMINv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1537 /* smin */, ARM64::SMINv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1537 /* smin */, ARM64::SMINv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1537 /* smin */, ARM64::SMINv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1537 /* smin */, ARM64::SMINv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1537 /* smin */, ARM64::SMINv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1537 /* smin */, ARM64::SMINv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1537 /* smin */, ARM64::SMINv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1542 /* sminp */, ARM64::SMINPv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1542 /* sminp */, ARM64::SMINPv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1542 /* sminp */, ARM64::SMINPv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1542 /* sminp */, ARM64::SMINPv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1542 /* sminp */, ARM64::SMINPv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1542 /* sminp */, ARM64::SMINPv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1542 /* sminp */, ARM64::SMINPv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1542 /* sminp */, ARM64::SMINPv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1542 /* sminp */, ARM64::SMINPv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1542 /* sminp */, ARM64::SMINPv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1542 /* sminp */, ARM64::SMINPv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1542 /* sminp */, ARM64::SMINPv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1548 /* sminv */, ARM64::SMINVv16i8v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_FPR8, MCK_VectorReg }, },
  { 1548 /* sminv */, ARM64::SMINVv4i16v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_FPR16, MCK_VectorReg }, },
  { 1548 /* sminv */, ARM64::SMINVv4i32v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_FPR32, MCK_VectorReg }, },
  { 1548 /* sminv */, ARM64::SMINVv8i8v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_FPR8, MCK_VectorReg }, },
  { 1548 /* sminv */, ARM64::SMINVv8i16v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_FPR16, MCK_VectorReg }, },
  { 1548 /* sminv */, ARM64::SMINVv16i8v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR8, MCK_VectorReg, MCK__DOT_16b }, },
  { 1548 /* sminv */, ARM64::SMINVv8i8v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR8, MCK_VectorReg, MCK__DOT_8b }, },
  { 1548 /* sminv */, ARM64::SMINVv4i16v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR16, MCK_VectorReg, MCK__DOT_4h }, },
  { 1548 /* sminv */, ARM64::SMINVv8i16v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR16, MCK_VectorReg, MCK__DOT_8h }, },
  { 1548 /* sminv */, ARM64::SMINVv4i32v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_4s }, },
  { 1554 /* smlal */, ARM64::SMLALv2i32_v2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1554 /* smlal */, ARM64::SMLALv4i16_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1554 /* smlal */, ARM64::SMLALv8i8_v8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1554 /* smlal */, ARM64::SMLALv2i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1554 /* smlal */, ARM64::SMLALv4i16_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1554 /* smlal */, ARM64::SMLALv2i32_v2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1554 /* smlal */, ARM64::SMLALv4i16_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1554 /* smlal */, ARM64::SMLALv8i8_v8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1554 /* smlal */, ARM64::SMLALv2i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1554 /* smlal */, ARM64::SMLALv4i16_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1560 /* smlal2 */, ARM64::SMLALv4i32_v2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1560 /* smlal2 */, ARM64::SMLALv8i16_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1560 /* smlal2 */, ARM64::SMLALv16i8_v8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1560 /* smlal2 */, ARM64::SMLALv4i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1560 /* smlal2 */, ARM64::SMLALv8i16_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1560 /* smlal2 */, ARM64::SMLALv4i32_v2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1560 /* smlal2 */, ARM64::SMLALv8i16_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1560 /* smlal2 */, ARM64::SMLALv16i8_v8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1560 /* smlal2 */, ARM64::SMLALv4i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1560 /* smlal2 */, ARM64::SMLALv8i16_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1567 /* smlsl */, ARM64::SMLSLv2i32_v2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1567 /* smlsl */, ARM64::SMLSLv4i16_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1567 /* smlsl */, ARM64::SMLSLv8i8_v8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1567 /* smlsl */, ARM64::SMLSLv2i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1567 /* smlsl */, ARM64::SMLSLv4i16_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1567 /* smlsl */, ARM64::SMLSLv2i32_v2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1567 /* smlsl */, ARM64::SMLSLv4i16_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1567 /* smlsl */, ARM64::SMLSLv8i8_v8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1567 /* smlsl */, ARM64::SMLSLv2i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1567 /* smlsl */, ARM64::SMLSLv4i16_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1573 /* smlsl2 */, ARM64::SMLSLv4i32_v2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1573 /* smlsl2 */, ARM64::SMLSLv8i16_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1573 /* smlsl2 */, ARM64::SMLSLv16i8_v8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1573 /* smlsl2 */, ARM64::SMLSLv4i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1573 /* smlsl2 */, ARM64::SMLSLv8i16_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1573 /* smlsl2 */, ARM64::SMLSLv4i32_v2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1573 /* smlsl2 */, ARM64::SMLSLv8i16_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1573 /* smlsl2 */, ARM64::SMLSLv16i8_v8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1573 /* smlsl2 */, ARM64::SMLSLv4i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1573 /* smlsl2 */, ARM64::SMLSLv8i16_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1580 /* smnegl */, ARM64::SMSUBLrrr, Convert__Reg1_0__Reg1_1__Reg1_2__regXZR, 0, { MCK_GPR64, MCK_GPR32, MCK_GPR32 }, },
  { 1587 /* smov */, ARM64::SMOVvi8to32, Convert__Reg1_1__VectorReg1_2__VectorIndexB1_3, 0, { MCK__DOT_b, MCK_GPR32, MCK_VectorReg, MCK_VectorIndexB }, },
  { 1587 /* smov */, ARM64::SMOVvi8to64, Convert__Reg1_1__VectorReg1_2__VectorIndexB1_3, 0, { MCK__DOT_b, MCK_GPR64, MCK_VectorReg, MCK_VectorIndexB }, },
  { 1587 /* smov */, ARM64::SMOVvi16to32, Convert__Reg1_1__VectorReg1_2__VectorIndexH1_3, 0, { MCK__DOT_h, MCK_GPR32, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1587 /* smov */, ARM64::SMOVvi16to64, Convert__Reg1_1__VectorReg1_2__VectorIndexH1_3, 0, { MCK__DOT_h, MCK_GPR64, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1587 /* smov */, ARM64::SMOVvi32to64, Convert__Reg1_1__VectorReg1_2__VectorIndexS1_3, 0, { MCK__DOT_s, MCK_GPR64, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1587 /* smov */, ARM64::SMOVvi8to32, Convert__Reg1_0__VectorReg1_1__VectorIndexB1_3, 0, { MCK_GPR32, MCK_VectorReg, MCK__DOT_b, MCK_VectorIndexB }, },
  { 1587 /* smov */, ARM64::SMOVvi16to32, Convert__Reg1_0__VectorReg1_1__VectorIndexH1_3, 0, { MCK_GPR32, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1587 /* smov */, ARM64::SMOVvi8to64, Convert__Reg1_0__VectorReg1_1__VectorIndexB1_3, 0, { MCK_GPR64, MCK_VectorReg, MCK__DOT_b, MCK_VectorIndexB }, },
  { 1587 /* smov */, ARM64::SMOVvi16to64, Convert__Reg1_0__VectorReg1_1__VectorIndexH1_3, 0, { MCK_GPR64, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1587 /* smov */, ARM64::SMOVvi32to64, Convert__Reg1_0__VectorReg1_1__VectorIndexS1_3, 0, { MCK_GPR64, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1592 /* smsubl */, ARM64::SMSUBLrrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_GPR64, MCK_GPR32, MCK_GPR32, MCK_GPR64 }, },
  { 1599 /* smulh */, ARM64::SMULHrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 1605 /* smull */, ARM64::SMADDLrrr, Convert__Reg1_0__Reg1_1__Reg1_2__regXZR, 0, { MCK_GPR64, MCK_GPR32, MCK_GPR32 }, },
  { 1605 /* smull */, ARM64::SMULLv2i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1605 /* smull */, ARM64::SMULLv4i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1605 /* smull */, ARM64::SMULLv8i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1605 /* smull */, ARM64::SMULLv2i32_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1605 /* smull */, ARM64::SMULLv4i16_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1605 /* smull */, ARM64::SMULLv2i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1605 /* smull */, ARM64::SMULLv4i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1605 /* smull */, ARM64::SMULLv8i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1605 /* smull */, ARM64::SMULLv2i32_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1605 /* smull */, ARM64::SMULLv4i16_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1611 /* smull2 */, ARM64::SMULLv4i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1611 /* smull2 */, ARM64::SMULLv8i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1611 /* smull2 */, ARM64::SMULLv16i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1611 /* smull2 */, ARM64::SMULLv4i32_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1611 /* smull2 */, ARM64::SMULLv8i16_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1611 /* smull2 */, ARM64::SMULLv4i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1611 /* smull2 */, ARM64::SMULLv8i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1611 /* smull2 */, ARM64::SMULLv16i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1611 /* smull2 */, ARM64::SMULLv4i32_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1611 /* smull2 */, ARM64::SMULLv8i16_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1618 /* sqabs */, ARM64::SQABSv1i8, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR8, MCK_FPR8 }, },
  { 1618 /* sqabs */, ARM64::SQABSv1i16, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR16, MCK_FPR16 }, },
  { 1618 /* sqabs */, ARM64::SQABSv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 1618 /* sqabs */, ARM64::SQABSv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 1618 /* sqabs */, ARM64::SQABSv16i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 1618 /* sqabs */, ARM64::SQABSv2i64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 1618 /* sqabs */, ARM64::SQABSv2i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 1618 /* sqabs */, ARM64::SQABSv4i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 1618 /* sqabs */, ARM64::SQABSv4i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 1618 /* sqabs */, ARM64::SQABSv8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 1618 /* sqabs */, ARM64::SQABSv8i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 1618 /* sqabs */, ARM64::SQABSv16i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1618 /* sqabs */, ARM64::SQABSv2i64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 1618 /* sqabs */, ARM64::SQABSv2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1618 /* sqabs */, ARM64::SQABSv4i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1618 /* sqabs */, ARM64::SQABSv4i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1618 /* sqabs */, ARM64::SQABSv8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1618 /* sqabs */, ARM64::SQABSv8i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1624 /* sqadd */, ARM64::SQADDv1i8, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR8, MCK_FPR8, MCK_FPR8 }, },
  { 1624 /* sqadd */, ARM64::SQADDv1i16, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },
  { 1624 /* sqadd */, ARM64::SQADDv1i32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 1624 /* sqadd */, ARM64::SQADDv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 1624 /* sqadd */, ARM64::SQADDv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1624 /* sqadd */, ARM64::SQADDv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1624 /* sqadd */, ARM64::SQADDv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1624 /* sqadd */, ARM64::SQADDv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1624 /* sqadd */, ARM64::SQADDv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1624 /* sqadd */, ARM64::SQADDv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1624 /* sqadd */, ARM64::SQADDv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1624 /* sqadd */, ARM64::SQADDv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1624 /* sqadd */, ARM64::SQADDv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 1624 /* sqadd */, ARM64::SQADDv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1624 /* sqadd */, ARM64::SQADDv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1624 /* sqadd */, ARM64::SQADDv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1624 /* sqadd */, ARM64::SQADDv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1624 /* sqadd */, ARM64::SQADDv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1630 /* sqdmlal */, ARM64::SQDMLALi16, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR16, MCK_FPR16 }, },
  { 1630 /* sqdmlal */, ARM64::SQDMLALi32, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR32, MCK_FPR32 }, },
  { 1630 /* sqdmlal */, ARM64::SQDMLALv2i32_v2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1630 /* sqdmlal */, ARM64::SQDMLALv4i16_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1630 /* sqdmlal */, ARM64::SQDMLALv2i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1630 /* sqdmlal */, ARM64::SQDMLALv4i16_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1630 /* sqdmlal */, ARM64::SQDMLALv1i32_indexed, Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_h, MCK_FPR32, MCK_FPR16, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1630 /* sqdmlal */, ARM64::SQDMLALv1i64_indexed, Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_s, MCK_FPR64, MCK_FPR32, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1630 /* sqdmlal */, ARM64::SQDMLALv1i32_indexed, Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2__VectorIndexH1_4, 0, { MCK_FPR32, MCK_FPR16, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1630 /* sqdmlal */, ARM64::SQDMLALv1i64_indexed, Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2__VectorIndexS1_4, 0, { MCK_FPR64, MCK_FPR32, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1630 /* sqdmlal */, ARM64::SQDMLALv2i32_v2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1630 /* sqdmlal */, ARM64::SQDMLALv4i16_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1630 /* sqdmlal */, ARM64::SQDMLALv2i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1630 /* sqdmlal */, ARM64::SQDMLALv4i16_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1638 /* sqdmlal2 */, ARM64::SQDMLALv4i32_v2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1638 /* sqdmlal2 */, ARM64::SQDMLALv8i16_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1638 /* sqdmlal2 */, ARM64::SQDMLALv4i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1638 /* sqdmlal2 */, ARM64::SQDMLALv8i16_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1638 /* sqdmlal2 */, ARM64::SQDMLALv4i32_v2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1638 /* sqdmlal2 */, ARM64::SQDMLALv8i16_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1638 /* sqdmlal2 */, ARM64::SQDMLALv4i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1638 /* sqdmlal2 */, ARM64::SQDMLALv8i16_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1647 /* sqdmlsl */, ARM64::SQDMLSLi16, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR16, MCK_FPR16 }, },
  { 1647 /* sqdmlsl */, ARM64::SQDMLSLi32, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR32, MCK_FPR32 }, },
  { 1647 /* sqdmlsl */, ARM64::SQDMLSLv2i32_v2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1647 /* sqdmlsl */, ARM64::SQDMLSLv4i16_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1647 /* sqdmlsl */, ARM64::SQDMLSLv2i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1647 /* sqdmlsl */, ARM64::SQDMLSLv4i16_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1647 /* sqdmlsl */, ARM64::SQDMLSLv1i32_indexed, Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_h, MCK_FPR32, MCK_FPR16, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1647 /* sqdmlsl */, ARM64::SQDMLSLv1i64_indexed, Convert__Reg1_1__Tie0__Reg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_s, MCK_FPR64, MCK_FPR32, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1647 /* sqdmlsl */, ARM64::SQDMLSLv1i32_indexed, Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2__VectorIndexH1_4, 0, { MCK_FPR32, MCK_FPR16, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1647 /* sqdmlsl */, ARM64::SQDMLSLv1i64_indexed, Convert__Reg1_0__Tie0__Reg1_1__VectorReg1_2__VectorIndexS1_4, 0, { MCK_FPR64, MCK_FPR32, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1647 /* sqdmlsl */, ARM64::SQDMLSLv2i32_v2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1647 /* sqdmlsl */, ARM64::SQDMLSLv4i16_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1647 /* sqdmlsl */, ARM64::SQDMLSLv2i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1647 /* sqdmlsl */, ARM64::SQDMLSLv4i16_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1655 /* sqdmlsl2 */, ARM64::SQDMLSLv4i32_v2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1655 /* sqdmlsl2 */, ARM64::SQDMLSLv8i16_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1655 /* sqdmlsl2 */, ARM64::SQDMLSLv4i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1655 /* sqdmlsl2 */, ARM64::SQDMLSLv8i16_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1655 /* sqdmlsl2 */, ARM64::SQDMLSLv4i32_v2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1655 /* sqdmlsl2 */, ARM64::SQDMLSLv8i16_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1655 /* sqdmlsl2 */, ARM64::SQDMLSLv4i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1655 /* sqdmlsl2 */, ARM64::SQDMLSLv8i16_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv1i16, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv1i32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv2i32_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv4i16_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv4i32_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv8i16_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv1i16_indexed, Convert__Reg1_1__Reg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_h, MCK_FPR16, MCK_FPR16, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv1i32_indexed, Convert__Reg1_1__Reg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_s, MCK_FPR32, MCK_FPR32, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv1i16_indexed, Convert__Reg1_0__Reg1_1__VectorReg1_2__VectorIndexH1_4, 0, { MCK_FPR16, MCK_FPR16, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv1i32_indexed, Convert__Reg1_0__Reg1_1__VectorReg1_2__VectorIndexS1_4, 0, { MCK_FPR32, MCK_FPR32, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv2i32_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv4i16_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv4i32_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1664 /* sqdmulh */, ARM64::SQDMULHv8i16_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1672 /* sqdmull */, ARM64::SQDMULLi16, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR16, MCK_FPR16 }, },
  { 1672 /* sqdmull */, ARM64::SQDMULLi32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR32, MCK_FPR32 }, },
  { 1672 /* sqdmull */, ARM64::SQDMULLv2i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1672 /* sqdmull */, ARM64::SQDMULLv4i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1672 /* sqdmull */, ARM64::SQDMULLv2i32_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1672 /* sqdmull */, ARM64::SQDMULLv4i16_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1672 /* sqdmull */, ARM64::SQDMULLv1i32_indexed, Convert__Reg1_1__Reg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_h, MCK_FPR32, MCK_FPR16, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1672 /* sqdmull */, ARM64::SQDMULLv1i64_indexed, Convert__Reg1_1__Reg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_s, MCK_FPR64, MCK_FPR32, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1672 /* sqdmull */, ARM64::SQDMULLv1i32_indexed, Convert__Reg1_0__Reg1_1__VectorReg1_2__VectorIndexH1_4, 0, { MCK_FPR32, MCK_FPR16, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1672 /* sqdmull */, ARM64::SQDMULLv1i64_indexed, Convert__Reg1_0__Reg1_1__VectorReg1_2__VectorIndexS1_4, 0, { MCK_FPR64, MCK_FPR32, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1672 /* sqdmull */, ARM64::SQDMULLv2i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1672 /* sqdmull */, ARM64::SQDMULLv4i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1672 /* sqdmull */, ARM64::SQDMULLv2i32_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1672 /* sqdmull */, ARM64::SQDMULLv4i16_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1680 /* sqdmull2 */, ARM64::SQDMULLv4i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1680 /* sqdmull2 */, ARM64::SQDMULLv8i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1680 /* sqdmull2 */, ARM64::SQDMULLv4i32_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1680 /* sqdmull2 */, ARM64::SQDMULLv8i16_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1680 /* sqdmull2 */, ARM64::SQDMULLv4i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1680 /* sqdmull2 */, ARM64::SQDMULLv8i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1680 /* sqdmull2 */, ARM64::SQDMULLv4i32_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1680 /* sqdmull2 */, ARM64::SQDMULLv8i16_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1689 /* sqneg */, ARM64::SQNEGv1i8, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR8, MCK_FPR8 }, },
  { 1689 /* sqneg */, ARM64::SQNEGv1i16, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR16, MCK_FPR16 }, },
  { 1689 /* sqneg */, ARM64::SQNEGv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 1689 /* sqneg */, ARM64::SQNEGv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 1689 /* sqneg */, ARM64::SQNEGv16i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 1689 /* sqneg */, ARM64::SQNEGv2i64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 1689 /* sqneg */, ARM64::SQNEGv2i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 1689 /* sqneg */, ARM64::SQNEGv4i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 1689 /* sqneg */, ARM64::SQNEGv4i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 1689 /* sqneg */, ARM64::SQNEGv8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 1689 /* sqneg */, ARM64::SQNEGv8i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 1689 /* sqneg */, ARM64::SQNEGv16i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1689 /* sqneg */, ARM64::SQNEGv2i64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 1689 /* sqneg */, ARM64::SQNEGv2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1689 /* sqneg */, ARM64::SQNEGv4i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1689 /* sqneg */, ARM64::SQNEGv4i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1689 /* sqneg */, ARM64::SQNEGv8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1689 /* sqneg */, ARM64::SQNEGv8i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv1i16, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv1i32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv2i32_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv4i16_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv4i32_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv8i16_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv1i16_indexed, Convert__Reg1_1__Reg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_h, MCK_FPR16, MCK_FPR16, MCK_VectorReg, MCK_VectorIndexH }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv1i32_indexed, Convert__Reg1_1__Reg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_s, MCK_FPR32, MCK_FPR32, MCK_VectorReg, MCK_VectorIndexS }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv1i16_indexed, Convert__Reg1_0__Reg1_1__VectorReg1_2__VectorIndexH1_4, 0, { MCK_FPR16, MCK_FPR16, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv1i32_indexed, Convert__Reg1_0__Reg1_1__VectorReg1_2__VectorIndexS1_4, 0, { MCK_FPR32, MCK_FPR32, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv2i32_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv4i16_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv4i32_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 1695 /* sqrdmulh */, ARM64::SQRDMULHv8i16_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 1704 /* sqrshl */, ARM64::SQRSHLv1i8, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR8, MCK_FPR8, MCK_FPR8 }, },
  { 1704 /* sqrshl */, ARM64::SQRSHLv1i16, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },
  { 1704 /* sqrshl */, ARM64::SQRSHLv1i32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 1704 /* sqrshl */, ARM64::SQRSHLv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 1704 /* sqrshl */, ARM64::SQRSHLv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1704 /* sqrshl */, ARM64::SQRSHLv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1704 /* sqrshl */, ARM64::SQRSHLv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1704 /* sqrshl */, ARM64::SQRSHLv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1704 /* sqrshl */, ARM64::SQRSHLv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1704 /* sqrshl */, ARM64::SQRSHLv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1704 /* sqrshl */, ARM64::SQRSHLv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1704 /* sqrshl */, ARM64::SQRSHLv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1704 /* sqrshl */, ARM64::SQRSHLv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 1704 /* sqrshl */, ARM64::SQRSHLv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1704 /* sqrshl */, ARM64::SQRSHLv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1704 /* sqrshl */, ARM64::SQRSHLv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1704 /* sqrshl */, ARM64::SQRSHLv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1704 /* sqrshl */, ARM64::SQRSHLv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1711 /* sqrshrn */, ARM64::SQRSHRNb, Convert__Reg1_0__Reg1_1__Imm1_81_2, 0, { MCK_FPR8, MCK_FPR16, MCK_Imm1_8 }, },
  { 1711 /* sqrshrn */, ARM64::SQRSHRNh, Convert__Reg1_0__Reg1_1__Imm1_161_2, 0, { MCK_FPR16, MCK_FPR32, MCK_Imm1_16 }, },
  { 1711 /* sqrshrn */, ARM64::SQRSHRNs, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_FPR32, MCK_FPR64, MCK_Imm1_32 }, },
  { 1711 /* sqrshrn */, ARM64::SQRSHRNv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1711 /* sqrshrn */, ARM64::SQRSHRNv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1711 /* sqrshrn */, ARM64::SQRSHRNv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1711 /* sqrshrn */, ARM64::SQRSHRNv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_32 }, },
  { 1711 /* sqrshrn */, ARM64::SQRSHRNv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_16 }, },
  { 1711 /* sqrshrn */, ARM64::SQRSHRNv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_8 }, },
  { 1719 /* sqrshrn2 */, ARM64::SQRSHRNv16i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1719 /* sqrshrn2 */, ARM64::SQRSHRNv4i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1719 /* sqrshrn2 */, ARM64::SQRSHRNv8i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1719 /* sqrshrn2 */, ARM64::SQRSHRNv16i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_8 }, },
  { 1719 /* sqrshrn2 */, ARM64::SQRSHRNv4i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_32 }, },
  { 1719 /* sqrshrn2 */, ARM64::SQRSHRNv8i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_16 }, },
  { 1728 /* sqrshrun */, ARM64::SQRSHRUNb, Convert__Reg1_0__Reg1_1__Imm1_81_2, 0, { MCK_FPR8, MCK_FPR16, MCK_Imm1_8 }, },
  { 1728 /* sqrshrun */, ARM64::SQRSHRUNh, Convert__Reg1_0__Reg1_1__Imm1_161_2, 0, { MCK_FPR16, MCK_FPR32, MCK_Imm1_16 }, },
  { 1728 /* sqrshrun */, ARM64::SQRSHRUNs, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_FPR32, MCK_FPR64, MCK_Imm1_32 }, },
  { 1728 /* sqrshrun */, ARM64::SQRSHRUNv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1728 /* sqrshrun */, ARM64::SQRSHRUNv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1728 /* sqrshrun */, ARM64::SQRSHRUNv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1728 /* sqrshrun */, ARM64::SQRSHRUNv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_32 }, },
  { 1728 /* sqrshrun */, ARM64::SQRSHRUNv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_16 }, },
  { 1728 /* sqrshrun */, ARM64::SQRSHRUNv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_8 }, },
  { 1737 /* sqrshrun2 */, ARM64::SQRSHRUNv16i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1737 /* sqrshrun2 */, ARM64::SQRSHRUNv4i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1737 /* sqrshrun2 */, ARM64::SQRSHRUNv8i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1737 /* sqrshrun2 */, ARM64::SQRSHRUNv16i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_8 }, },
  { 1737 /* sqrshrun2 */, ARM64::SQRSHRUNv4i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_32 }, },
  { 1737 /* sqrshrun2 */, ARM64::SQRSHRUNv8i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_16 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv1i8, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR8, MCK_FPR8, MCK_FPR8 }, },
  { 1747 /* sqshl */, ARM64::SQSHLb, Convert__Reg1_0__Reg1_1__Imm0_71_2, 0, { MCK_FPR8, MCK_FPR8, MCK_Imm0_7 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv1i16, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },
  { 1747 /* sqshl */, ARM64::SQSHLh, Convert__Reg1_0__Reg1_1__Imm0_151_2, 0, { MCK_FPR16, MCK_FPR16, MCK_Imm0_15 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv1i32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 1747 /* sqshl */, ARM64::SQSHLs, Convert__Reg1_0__Reg1_1__Imm0_311_2, 0, { MCK_FPR32, MCK_FPR32, MCK_Imm0_31 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 1747 /* sqshl */, ARM64::SQSHLd, Convert__Reg1_0__Reg1_1__Imm0_631_2, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm0_63 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv16i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_71_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_7 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1747 /* sqshl */, ARM64::SQSHLv2i64_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_631_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_63 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1747 /* sqshl */, ARM64::SQSHLv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_311_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_31 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1747 /* sqshl */, ARM64::SQSHLv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_151_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_15 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1747 /* sqshl */, ARM64::SQSHLv4i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_311_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_31 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1747 /* sqshl */, ARM64::SQSHLv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_71_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_7 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1747 /* sqshl */, ARM64::SQSHLv8i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_151_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_15 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1747 /* sqshl */, ARM64::SQSHLv16i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_71_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_Imm0_7 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv2i64_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_631_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_Imm0_63 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_311_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_Imm0_31 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_151_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_Imm0_15 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv4i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_311_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_Imm0_31 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_71_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_Imm0_7 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv8i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_151_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_Imm0_15 }, },
  { 1747 /* sqshl */, ARM64::SQSHLv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1747 /* sqshl */, ARM64::SQSHLv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 1747 /* sqshl */, ARM64::SQSHLv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1747 /* sqshl */, ARM64::SQSHLv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1747 /* sqshl */, ARM64::SQSHLv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1747 /* sqshl */, ARM64::SQSHLv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1747 /* sqshl */, ARM64::SQSHLv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1753 /* sqshlu */, ARM64::SQSHLUb, Convert__Reg1_0__Reg1_1__Imm0_71_2, 0, { MCK_FPR8, MCK_FPR8, MCK_Imm0_7 }, },
  { 1753 /* sqshlu */, ARM64::SQSHLUh, Convert__Reg1_0__Reg1_1__Imm0_151_2, 0, { MCK_FPR16, MCK_FPR16, MCK_Imm0_15 }, },
  { 1753 /* sqshlu */, ARM64::SQSHLUs, Convert__Reg1_0__Reg1_1__Imm0_311_2, 0, { MCK_FPR32, MCK_FPR32, MCK_Imm0_31 }, },
  { 1753 /* sqshlu */, ARM64::SQSHLUd, Convert__Reg1_0__Reg1_1__Imm0_631_2, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm0_63 }, },
  { 1753 /* sqshlu */, ARM64::SQSHLUv16i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_71_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_7 }, },
  { 1753 /* sqshlu */, ARM64::SQSHLUv2i64_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_631_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_63 }, },
  { 1753 /* sqshlu */, ARM64::SQSHLUv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_311_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_31 }, },
  { 1753 /* sqshlu */, ARM64::SQSHLUv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_151_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_15 }, },
  { 1753 /* sqshlu */, ARM64::SQSHLUv4i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_311_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_31 }, },
  { 1753 /* sqshlu */, ARM64::SQSHLUv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_71_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_7 }, },
  { 1753 /* sqshlu */, ARM64::SQSHLUv8i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_151_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_15 }, },
  { 1753 /* sqshlu */, ARM64::SQSHLUv16i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_71_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_Imm0_7 }, },
  { 1753 /* sqshlu */, ARM64::SQSHLUv2i64_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_631_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_Imm0_63 }, },
  { 1753 /* sqshlu */, ARM64::SQSHLUv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_311_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_Imm0_31 }, },
  { 1753 /* sqshlu */, ARM64::SQSHLUv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_151_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_Imm0_15 }, },
  { 1753 /* sqshlu */, ARM64::SQSHLUv4i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_311_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_Imm0_31 }, },
  { 1753 /* sqshlu */, ARM64::SQSHLUv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_71_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_Imm0_7 }, },
  { 1753 /* sqshlu */, ARM64::SQSHLUv8i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_151_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_Imm0_15 }, },
  { 1760 /* sqshrn */, ARM64::SQSHRNb, Convert__Reg1_0__Reg1_1__Imm1_81_2, 0, { MCK_FPR8, MCK_FPR16, MCK_Imm1_8 }, },
  { 1760 /* sqshrn */, ARM64::SQSHRNh, Convert__Reg1_0__Reg1_1__Imm1_161_2, 0, { MCK_FPR16, MCK_FPR32, MCK_Imm1_16 }, },
  { 1760 /* sqshrn */, ARM64::SQSHRNs, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_FPR32, MCK_FPR64, MCK_Imm1_32 }, },
  { 1760 /* sqshrn */, ARM64::SQSHRNv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1760 /* sqshrn */, ARM64::SQSHRNv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1760 /* sqshrn */, ARM64::SQSHRNv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1760 /* sqshrn */, ARM64::SQSHRNv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_32 }, },
  { 1760 /* sqshrn */, ARM64::SQSHRNv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_16 }, },
  { 1760 /* sqshrn */, ARM64::SQSHRNv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_8 }, },
  { 1767 /* sqshrn2 */, ARM64::SQSHRNv16i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1767 /* sqshrn2 */, ARM64::SQSHRNv4i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1767 /* sqshrn2 */, ARM64::SQSHRNv8i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1767 /* sqshrn2 */, ARM64::SQSHRNv16i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_8 }, },
  { 1767 /* sqshrn2 */, ARM64::SQSHRNv4i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_32 }, },
  { 1767 /* sqshrn2 */, ARM64::SQSHRNv8i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_16 }, },
  { 1775 /* sqshrun */, ARM64::SQSHRUNb, Convert__Reg1_0__Reg1_1__Imm1_81_2, 0, { MCK_FPR8, MCK_FPR16, MCK_Imm1_8 }, },
  { 1775 /* sqshrun */, ARM64::SQSHRUNh, Convert__Reg1_0__Reg1_1__Imm1_161_2, 0, { MCK_FPR16, MCK_FPR32, MCK_Imm1_16 }, },
  { 1775 /* sqshrun */, ARM64::SQSHRUNs, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_FPR32, MCK_FPR64, MCK_Imm1_32 }, },
  { 1775 /* sqshrun */, ARM64::SQSHRUNv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1775 /* sqshrun */, ARM64::SQSHRUNv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1775 /* sqshrun */, ARM64::SQSHRUNv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1775 /* sqshrun */, ARM64::SQSHRUNv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_32 }, },
  { 1775 /* sqshrun */, ARM64::SQSHRUNv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_16 }, },
  { 1775 /* sqshrun */, ARM64::SQSHRUNv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_8 }, },
  { 1783 /* sqshrun2 */, ARM64::SQSHRUNv16i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1783 /* sqshrun2 */, ARM64::SQSHRUNv4i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1783 /* sqshrun2 */, ARM64::SQSHRUNv8i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1783 /* sqshrun2 */, ARM64::SQSHRUNv16i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_8 }, },
  { 1783 /* sqshrun2 */, ARM64::SQSHRUNv4i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_32 }, },
  { 1783 /* sqshrun2 */, ARM64::SQSHRUNv8i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_16 }, },
  { 1792 /* sqsub */, ARM64::SQSUBv1i8, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR8, MCK_FPR8, MCK_FPR8 }, },
  { 1792 /* sqsub */, ARM64::SQSUBv1i16, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },
  { 1792 /* sqsub */, ARM64::SQSUBv1i32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 1792 /* sqsub */, ARM64::SQSUBv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 1792 /* sqsub */, ARM64::SQSUBv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1792 /* sqsub */, ARM64::SQSUBv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1792 /* sqsub */, ARM64::SQSUBv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1792 /* sqsub */, ARM64::SQSUBv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1792 /* sqsub */, ARM64::SQSUBv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1792 /* sqsub */, ARM64::SQSUBv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1792 /* sqsub */, ARM64::SQSUBv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1792 /* sqsub */, ARM64::SQSUBv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1792 /* sqsub */, ARM64::SQSUBv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 1792 /* sqsub */, ARM64::SQSUBv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1792 /* sqsub */, ARM64::SQSUBv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1792 /* sqsub */, ARM64::SQSUBv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1792 /* sqsub */, ARM64::SQSUBv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1792 /* sqsub */, ARM64::SQSUBv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1798 /* sqxtn */, ARM64::SQXTNv1i8, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR8, MCK_FPR16 }, },
  { 1798 /* sqxtn */, ARM64::SQXTNv1i16, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR16, MCK_FPR32 }, },
  { 1798 /* sqxtn */, ARM64::SQXTNv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR64 }, },
  { 1798 /* sqxtn */, ARM64::SQXTNv2i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 1798 /* sqxtn */, ARM64::SQXTNv4i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 1798 /* sqxtn */, ARM64::SQXTNv8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 1798 /* sqxtn */, ARM64::SQXTNv2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2d }, },
  { 1798 /* sqxtn */, ARM64::SQXTNv4i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4s }, },
  { 1798 /* sqxtn */, ARM64::SQXTNv8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8h }, },
  { 1804 /* sqxtn2 */, ARM64::SQXTNv16i8, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 1804 /* sqxtn2 */, ARM64::SQXTNv4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 1804 /* sqxtn2 */, ARM64::SQXTNv8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 1804 /* sqxtn2 */, ARM64::SQXTNv16i8, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_8h }, },
  { 1804 /* sqxtn2 */, ARM64::SQXTNv4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_2d }, },
  { 1804 /* sqxtn2 */, ARM64::SQXTNv8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_4s }, },
  { 1811 /* sqxtun */, ARM64::SQXTUNv1i8, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR8, MCK_FPR16 }, },
  { 1811 /* sqxtun */, ARM64::SQXTUNv1i16, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR16, MCK_FPR32 }, },
  { 1811 /* sqxtun */, ARM64::SQXTUNv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR64 }, },
  { 1811 /* sqxtun */, ARM64::SQXTUNv2i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 1811 /* sqxtun */, ARM64::SQXTUNv4i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 1811 /* sqxtun */, ARM64::SQXTUNv8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 1811 /* sqxtun */, ARM64::SQXTUNv2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2d }, },
  { 1811 /* sqxtun */, ARM64::SQXTUNv4i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4s }, },
  { 1811 /* sqxtun */, ARM64::SQXTUNv8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8h }, },
  { 1818 /* sqxtun2 */, ARM64::SQXTUNv16i8, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 1818 /* sqxtun2 */, ARM64::SQXTUNv4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 1818 /* sqxtun2 */, ARM64::SQXTUNv8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 1818 /* sqxtun2 */, ARM64::SQXTUNv16i8, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_8h }, },
  { 1818 /* sqxtun2 */, ARM64::SQXTUNv4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_2d }, },
  { 1818 /* sqxtun2 */, ARM64::SQXTUNv8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_4s }, },
  { 1826 /* srhadd */, ARM64::SRHADDv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1826 /* srhadd */, ARM64::SRHADDv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1826 /* srhadd */, ARM64::SRHADDv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1826 /* srhadd */, ARM64::SRHADDv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1826 /* srhadd */, ARM64::SRHADDv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1826 /* srhadd */, ARM64::SRHADDv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1826 /* srhadd */, ARM64::SRHADDv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1826 /* srhadd */, ARM64::SRHADDv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1826 /* srhadd */, ARM64::SRHADDv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1826 /* srhadd */, ARM64::SRHADDv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1826 /* srhadd */, ARM64::SRHADDv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1826 /* srhadd */, ARM64::SRHADDv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1833 /* sri */, ARM64::SRId, Convert__Reg1_0__Tie0__Reg1_1__Imm1_641_2, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 1833 /* sri */, ARM64::SRIv16i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1833 /* sri */, ARM64::SRIv2i64_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_641_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_64 }, },
  { 1833 /* sri */, ARM64::SRIv2i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1833 /* sri */, ARM64::SRIv4i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1833 /* sri */, ARM64::SRIv4i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1833 /* sri */, ARM64::SRIv8i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1833 /* sri */, ARM64::SRIv8i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1833 /* sri */, ARM64::SRIv16i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_Imm1_8 }, },
  { 1833 /* sri */, ARM64::SRIv2i64_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_641_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_64 }, },
  { 1833 /* sri */, ARM64::SRIv2i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_Imm1_32 }, },
  { 1833 /* sri */, ARM64::SRIv4i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_Imm1_16 }, },
  { 1833 /* sri */, ARM64::SRIv4i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_32 }, },
  { 1833 /* sri */, ARM64::SRIv8i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_Imm1_8 }, },
  { 1833 /* sri */, ARM64::SRIv8i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_16 }, },
  { 1837 /* srshl */, ARM64::SRSHLv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 1837 /* srshl */, ARM64::SRSHLv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1837 /* srshl */, ARM64::SRSHLv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1837 /* srshl */, ARM64::SRSHLv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1837 /* srshl */, ARM64::SRSHLv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1837 /* srshl */, ARM64::SRSHLv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1837 /* srshl */, ARM64::SRSHLv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1837 /* srshl */, ARM64::SRSHLv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1837 /* srshl */, ARM64::SRSHLv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1837 /* srshl */, ARM64::SRSHLv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 1837 /* srshl */, ARM64::SRSHLv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1837 /* srshl */, ARM64::SRSHLv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1837 /* srshl */, ARM64::SRSHLv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1837 /* srshl */, ARM64::SRSHLv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1837 /* srshl */, ARM64::SRSHLv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1843 /* srshr */, ARM64::SRSHRd, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 1843 /* srshr */, ARM64::SRSHRv16i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1843 /* srshr */, ARM64::SRSHRv2i64_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_641_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_64 }, },
  { 1843 /* srshr */, ARM64::SRSHRv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1843 /* srshr */, ARM64::SRSHRv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1843 /* srshr */, ARM64::SRSHRv4i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1843 /* srshr */, ARM64::SRSHRv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1843 /* srshr */, ARM64::SRSHRv8i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1843 /* srshr */, ARM64::SRSHRv16i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_Imm1_8 }, },
  { 1843 /* srshr */, ARM64::SRSHRv2i64_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_641_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_64 }, },
  { 1843 /* srshr */, ARM64::SRSHRv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_Imm1_32 }, },
  { 1843 /* srshr */, ARM64::SRSHRv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_Imm1_16 }, },
  { 1843 /* srshr */, ARM64::SRSHRv4i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_32 }, },
  { 1843 /* srshr */, ARM64::SRSHRv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_Imm1_8 }, },
  { 1843 /* srshr */, ARM64::SRSHRv8i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_16 }, },
  { 1849 /* srsra */, ARM64::SRSRAd, Convert__Reg1_0__Tie0__Reg1_1__Imm1_641_2, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 1849 /* srsra */, ARM64::SRSRAv16i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1849 /* srsra */, ARM64::SRSRAv2i64_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_641_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_64 }, },
  { 1849 /* srsra */, ARM64::SRSRAv2i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1849 /* srsra */, ARM64::SRSRAv4i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1849 /* srsra */, ARM64::SRSRAv4i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1849 /* srsra */, ARM64::SRSRAv8i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1849 /* srsra */, ARM64::SRSRAv8i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1849 /* srsra */, ARM64::SRSRAv16i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_Imm1_8 }, },
  { 1849 /* srsra */, ARM64::SRSRAv2i64_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_641_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_64 }, },
  { 1849 /* srsra */, ARM64::SRSRAv2i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_Imm1_32 }, },
  { 1849 /* srsra */, ARM64::SRSRAv4i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_Imm1_16 }, },
  { 1849 /* srsra */, ARM64::SRSRAv4i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_32 }, },
  { 1849 /* srsra */, ARM64::SRSRAv8i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_Imm1_8 }, },
  { 1849 /* srsra */, ARM64::SRSRAv8i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_16 }, },
  { 1855 /* sshl */, ARM64::SSHLv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 1855 /* sshl */, ARM64::SSHLv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1855 /* sshl */, ARM64::SSHLv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1855 /* sshl */, ARM64::SSHLv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1855 /* sshl */, ARM64::SSHLv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1855 /* sshl */, ARM64::SSHLv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1855 /* sshl */, ARM64::SSHLv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1855 /* sshl */, ARM64::SSHLv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1855 /* sshl */, ARM64::SSHLv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1855 /* sshl */, ARM64::SSHLv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 1855 /* sshl */, ARM64::SSHLv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1855 /* sshl */, ARM64::SSHLv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1855 /* sshl */, ARM64::SSHLv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1855 /* sshl */, ARM64::SSHLv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1855 /* sshl */, ARM64::SSHLv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1860 /* sshll */, ARM64::SSHLLv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_311_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_31 }, },
  { 1860 /* sshll */, ARM64::SSHLLv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_151_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_15 }, },
  { 1860 /* sshll */, ARM64::SSHLLv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_71_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_7 }, },
  { 1860 /* sshll */, ARM64::SSHLLv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_311_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_Imm0_31 }, },
  { 1860 /* sshll */, ARM64::SSHLLv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_151_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_Imm0_15 }, },
  { 1860 /* sshll */, ARM64::SSHLLv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_71_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b, MCK_Imm0_7 }, },
  { 1866 /* sshll2 */, ARM64::SSHLLv4i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_311_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_31 }, },
  { 1866 /* sshll2 */, ARM64::SSHLLv8i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_151_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_15 }, },
  { 1866 /* sshll2 */, ARM64::SSHLLv16i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_71_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_7 }, },
  { 1866 /* sshll2 */, ARM64::SSHLLv4i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_311_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_Imm0_31 }, },
  { 1866 /* sshll2 */, ARM64::SSHLLv8i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_151_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_Imm0_15 }, },
  { 1866 /* sshll2 */, ARM64::SSHLLv16i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_71_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b, MCK_Imm0_7 }, },
  { 1873 /* sshr */, ARM64::SSHRd, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 1873 /* sshr */, ARM64::SSHRv16i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1873 /* sshr */, ARM64::SSHRv2i64_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_641_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_64 }, },
  { 1873 /* sshr */, ARM64::SSHRv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1873 /* sshr */, ARM64::SSHRv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1873 /* sshr */, ARM64::SSHRv4i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1873 /* sshr */, ARM64::SSHRv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1873 /* sshr */, ARM64::SSHRv8i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1873 /* sshr */, ARM64::SSHRv16i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_Imm1_8 }, },
  { 1873 /* sshr */, ARM64::SSHRv2i64_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_641_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_64 }, },
  { 1873 /* sshr */, ARM64::SSHRv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_Imm1_32 }, },
  { 1873 /* sshr */, ARM64::SSHRv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_Imm1_16 }, },
  { 1873 /* sshr */, ARM64::SSHRv4i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_32 }, },
  { 1873 /* sshr */, ARM64::SSHRv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_Imm1_8 }, },
  { 1873 /* sshr */, ARM64::SSHRv8i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_16 }, },
  { 1878 /* ssra */, ARM64::SSRAd, Convert__Reg1_0__Tie0__Reg1_1__Imm1_641_2, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 1878 /* ssra */, ARM64::SSRAv16i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1878 /* ssra */, ARM64::SSRAv2i64_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_641_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_64 }, },
  { 1878 /* ssra */, ARM64::SSRAv2i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1878 /* ssra */, ARM64::SSRAv4i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1878 /* ssra */, ARM64::SSRAv4i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 1878 /* ssra */, ARM64::SSRAv8i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 1878 /* ssra */, ARM64::SSRAv8i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 1878 /* ssra */, ARM64::SSRAv16i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_Imm1_8 }, },
  { 1878 /* ssra */, ARM64::SSRAv2i64_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_641_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_64 }, },
  { 1878 /* ssra */, ARM64::SSRAv2i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_Imm1_32 }, },
  { 1878 /* ssra */, ARM64::SSRAv4i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_Imm1_16 }, },
  { 1878 /* ssra */, ARM64::SSRAv4i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_32 }, },
  { 1878 /* ssra */, ARM64::SSRAv8i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_Imm1_8 }, },
  { 1878 /* ssra */, ARM64::SSRAv8i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_16 }, },
  { 1883 /* ssubl */, ARM64::SSUBLv2i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1883 /* ssubl */, ARM64::SSUBLv4i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1883 /* ssubl */, ARM64::SSUBLv8i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1883 /* ssubl */, ARM64::SSUBLv2i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 1883 /* ssubl */, ARM64::SSUBLv4i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 1883 /* ssubl */, ARM64::SSUBLv8i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 1889 /* ssubl2 */, ARM64::SSUBLv4i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1889 /* ssubl2 */, ARM64::SSUBLv8i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1889 /* ssubl2 */, ARM64::SSUBLv16i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1889 /* ssubl2 */, ARM64::SSUBLv4i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 1889 /* ssubl2 */, ARM64::SSUBLv8i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 1889 /* ssubl2 */, ARM64::SSUBLv16i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 1896 /* ssubw */, ARM64::SSUBWv2i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1896 /* ssubw */, ARM64::SSUBWv4i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1896 /* ssubw */, ARM64::SSUBWv8i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1896 /* ssubw */, ARM64::SSUBWv2i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s }, },
  { 1896 /* ssubw */, ARM64::SSUBWv4i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h }, },
  { 1896 /* ssubw */, ARM64::SSUBWv8i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b }, },
  { 1902 /* ssubw2 */, ARM64::SSUBWv4i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1902 /* ssubw2 */, ARM64::SSUBWv8i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1902 /* ssubw2 */, ARM64::SSUBWv16i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 1902 /* ssubw2 */, ARM64::SSUBWv4i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s }, },
  { 1902 /* ssubw2 */, ARM64::SSUBWv8i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h }, },
  { 1902 /* ssubw2 */, ARM64::SSUBWv16i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b }, },
  { 1909 /* st1 */, ARM64::ST1Fourv16b, Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_16b, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Fourv1d, Convert__TypedVectorList4_1d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_1d, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Fourv2d, Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_2d, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Fourv2s, Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_2s, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Fourv4h, Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_4h, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Fourv4s, Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_4s, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Fourv8b, Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_8b, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Fourv8h, Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_8h, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Onev16b, Convert__TypedVectorList1_16b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_16b, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Onev1d, Convert__TypedVectorList1_1d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_1d, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Onev2d, Convert__TypedVectorList1_2d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_2d, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Onev2s, Convert__TypedVectorList1_2s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_2s, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Onev4h, Convert__TypedVectorList1_4h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_4h, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Onev4s, Convert__TypedVectorList1_4s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_4s, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Onev8b, Convert__TypedVectorList1_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_8b, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Onev8h, Convert__TypedVectorList1_8h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList1_8h, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Threev16b, Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_16b, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Threev1d, Convert__TypedVectorList3_1d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_1d, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Threev2d, Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_2d, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Threev2s, Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_2s, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Threev4h, Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_4h, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Threev4s, Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_4s, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Threev8b, Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_8b, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Threev8h, Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_8h, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Twov16b, Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_16b, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Twov1d, Convert__TypedVectorList2_1d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_1d, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Twov2d, Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_2d, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Twov2s, Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_2s, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Twov4h, Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_4h, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Twov4s, Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_4s, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Twov8b, Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_8b, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Twov8h, Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_8h, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Fourv16b, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_16b, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Onev16b, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_16b, MCK_VecListOne128, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Threev16b, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_16b, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Twov16b, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_16b, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Fourv1d, Convert__VecListFour641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_1d, MCK_VecListFour64, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Onev1d, Convert__VecListOne641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_1d, MCK_VecListOne64, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Threev1d, Convert__VecListThree641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_1d, MCK_VecListThree64, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Twov1d, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_1d, MCK_VecListTwo64, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Fourv2d, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2d, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Onev2d, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2d, MCK_VecListOne128, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Threev2d, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2d, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Twov2d, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2d, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Fourv2s, Convert__VecListFour641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2s, MCK_VecListFour64, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Onev2s, Convert__VecListOne641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2s, MCK_VecListOne64, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Threev2s, Convert__VecListThree641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2s, MCK_VecListThree64, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Twov2s, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2s, MCK_VecListTwo64, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Fourv4h, Convert__VecListFour641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4h, MCK_VecListFour64, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Onev4h, Convert__VecListOne641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4h, MCK_VecListOne64, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Threev4h, Convert__VecListThree641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4h, MCK_VecListThree64, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Twov4h, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4h, MCK_VecListTwo64, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Fourv4s, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4s, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Onev4s, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4s, MCK_VecListOne128, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Threev4s, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4s, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Twov4s, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4s, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Fourv8b, Convert__VecListFour641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8b, MCK_VecListFour64, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Onev8b, Convert__VecListOne641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8b, MCK_VecListOne64, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Threev8b, Convert__VecListThree641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8b, MCK_VecListThree64, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Twov8b, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8b, MCK_VecListTwo64, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Fourv8h, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8h, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Onev8h, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8h, MCK_VecListOne128, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Threev8h, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8h, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Twov8h, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8h, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Fourv16b_POST, Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_16b, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv16b_POST, Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_16b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv1d_POST, Convert__TypedVectorList4_1d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_1d, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv1d_POST, Convert__TypedVectorList4_1d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_1d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv2d_POST, Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_2d, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv2d_POST, Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_2d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv2s_POST, Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_2s, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv2s_POST, Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_2s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv4h_POST, Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_4h, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv4h_POST, Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_4h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv4s_POST, Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_4s, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv4s_POST, Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_4s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv8b_POST, Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_8b, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv8b_POST, Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_8b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv8h_POST, Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_8h, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv8h_POST, Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_8h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Onev16b_POST, Convert__TypedVectorList1_16b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_16b, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1909 /* st1 */, ARM64::ST1Onev16b_POST, Convert__TypedVectorList1_16b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_16b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Onev1d_POST, Convert__TypedVectorList1_1d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_1d, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 1909 /* st1 */, ARM64::ST1Onev1d_POST, Convert__TypedVectorList1_1d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_1d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Onev2d_POST, Convert__TypedVectorList1_2d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_2d, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1909 /* st1 */, ARM64::ST1Onev2d_POST, Convert__TypedVectorList1_2d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_2d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Onev2s_POST, Convert__TypedVectorList1_2s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_2s, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 1909 /* st1 */, ARM64::ST1Onev2s_POST, Convert__TypedVectorList1_2s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_2s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Onev4h_POST, Convert__TypedVectorList1_4h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_4h, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 1909 /* st1 */, ARM64::ST1Onev4h_POST, Convert__TypedVectorList1_4h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_4h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Onev4s_POST, Convert__TypedVectorList1_4s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_4s, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1909 /* st1 */, ARM64::ST1Onev4s_POST, Convert__TypedVectorList1_4s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_4s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Onev8b_POST, Convert__TypedVectorList1_8b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_8b, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 1909 /* st1 */, ARM64::ST1Onev8b_POST, Convert__TypedVectorList1_8b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_8b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Onev8h_POST, Convert__TypedVectorList1_8h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList1_8h, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1909 /* st1 */, ARM64::ST1Onev8h_POST, Convert__TypedVectorList1_8h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList1_8h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1i8, Convert__TypedVectorList1_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList1_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1i64, Convert__TypedVectorList1_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList1_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1i16, Convert__TypedVectorList1_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList1_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1i32, Convert__TypedVectorList1_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList1_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1Threev16b_POST, Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_16b, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 1909 /* st1 */, ARM64::ST1Threev16b_POST, Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_16b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Threev1d_POST, Convert__TypedVectorList3_1d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_1d, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 1909 /* st1 */, ARM64::ST1Threev1d_POST, Convert__TypedVectorList3_1d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_1d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Threev2d_POST, Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_2d, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 1909 /* st1 */, ARM64::ST1Threev2d_POST, Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_2d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Threev2s_POST, Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_2s, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 1909 /* st1 */, ARM64::ST1Threev2s_POST, Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_2s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Threev4h_POST, Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_4h, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 1909 /* st1 */, ARM64::ST1Threev4h_POST, Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_4h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Threev4s_POST, Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_4s, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 1909 /* st1 */, ARM64::ST1Threev4s_POST, Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_4s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Threev8b_POST, Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_8b, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 1909 /* st1 */, ARM64::ST1Threev8b_POST, Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_8b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Threev8h_POST, Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_8h, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 1909 /* st1 */, ARM64::ST1Threev8h_POST, Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_8h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Twov16b_POST, Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_16b, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1909 /* st1 */, ARM64::ST1Twov16b_POST, Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_16b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Twov1d_POST, Convert__TypedVectorList2_1d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_1d, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1909 /* st1 */, ARM64::ST1Twov1d_POST, Convert__TypedVectorList2_1d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_1d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Twov2d_POST, Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_2d, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1909 /* st1 */, ARM64::ST1Twov2d_POST, Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_2d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Twov2s_POST, Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_2s, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1909 /* st1 */, ARM64::ST1Twov2s_POST, Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_2s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Twov4h_POST, Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_4h, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1909 /* st1 */, ARM64::ST1Twov4h_POST, Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_4h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Twov4s_POST, Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_4s, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1909 /* st1 */, ARM64::ST1Twov4s_POST, Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_4s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Twov8b_POST, Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_8b, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1909 /* st1 */, ARM64::ST1Twov8b_POST, Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_8b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Twov8h_POST, Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_8h, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1909 /* st1 */, ARM64::ST1Twov8h_POST, Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_8h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv16b_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_16b, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv16b_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_16b, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Onev16b_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_16b, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1909 /* st1 */, ARM64::ST1Onev16b_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_16b, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Threev16b_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_16b, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 1909 /* st1 */, ARM64::ST1Threev16b_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_16b, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Twov16b_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_16b, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1909 /* st1 */, ARM64::ST1Twov16b_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_16b, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv1d_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_1d, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv1d_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_1d, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Onev1d_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_1d, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 1909 /* st1 */, ARM64::ST1Onev1d_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_1d, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Threev1d_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_1d, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 1909 /* st1 */, ARM64::ST1Threev1d_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_1d, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Twov1d_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_1d, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1909 /* st1 */, ARM64::ST1Twov1d_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_1d, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv2d_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2d, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv2d_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2d, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Onev2d_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2d, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1909 /* st1 */, ARM64::ST1Onev2d_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2d, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Threev2d_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2d, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 1909 /* st1 */, ARM64::ST1Threev2d_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2d, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Twov2d_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2d, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1909 /* st1 */, ARM64::ST1Twov2d_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2d, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv2s_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2s, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv2s_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2s, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Onev2s_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2s, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 1909 /* st1 */, ARM64::ST1Onev2s_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2s, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Threev2s_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2s, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 1909 /* st1 */, ARM64::ST1Threev2s_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2s, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Twov2s_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2s, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1909 /* st1 */, ARM64::ST1Twov2s_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2s, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv4h_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4h, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv4h_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4h, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Onev4h_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4h, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 1909 /* st1 */, ARM64::ST1Onev4h_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4h, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Threev4h_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4h, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 1909 /* st1 */, ARM64::ST1Threev4h_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4h, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Twov4h_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4h, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1909 /* st1 */, ARM64::ST1Twov4h_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4h, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv4s_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4s, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv4s_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4s, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Onev4s_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4s, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1909 /* st1 */, ARM64::ST1Onev4s_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4s, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Threev4s_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4s, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 1909 /* st1 */, ARM64::ST1Threev4s_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4s, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Twov4s_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4s, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1909 /* st1 */, ARM64::ST1Twov4s_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4s, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv8b_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8b, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv8b_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8b, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Onev8b_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8b, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 1909 /* st1 */, ARM64::ST1Onev8b_POST, Convert__VecListOne641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8b, MCK_VecListOne64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Threev8b_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8b, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 1909 /* st1 */, ARM64::ST1Threev8b_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8b, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Twov8b_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8b, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1909 /* st1 */, ARM64::ST1Twov8b_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8b, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv8h_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8h, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 1909 /* st1 */, ARM64::ST1Fourv8h_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8h, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Onev8h_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8h, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1909 /* st1 */, ARM64::ST1Onev8h_POST, Convert__VecListOne1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8h, MCK_VecListOne128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Threev8h_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8h, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 1909 /* st1 */, ARM64::ST1Threev8h_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8h, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1Twov8h_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8h, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1909 /* st1 */, ARM64::ST1Twov8h_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8h, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1i8, Convert__VecListOne1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_b, MCK_VecListOne128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1i64, Convert__VecListOne1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_d, MCK_VecListOne128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1i16, Convert__VecListOne1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_h, MCK_VecListOne128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1i32, Convert__VecListOne1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_s, MCK_VecListOne128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex }, },
  { 1909 /* st1 */, ARM64::ST1i8_POST, Convert__TypedVectorList1_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList1_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK__35_1 }, },
  { 1909 /* st1 */, ARM64::ST1i8_POST, Convert__TypedVectorList1_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList1_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1i64_POST, Convert__TypedVectorList1_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList1_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 1909 /* st1 */, ARM64::ST1i64_POST, Convert__TypedVectorList1_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList1_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1i16_POST, Convert__TypedVectorList1_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList1_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK__35_2 }, },
  { 1909 /* st1 */, ARM64::ST1i16_POST, Convert__TypedVectorList1_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList1_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1i32_POST, Convert__TypedVectorList1_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList1_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 1909 /* st1 */, ARM64::ST1i32_POST, Convert__TypedVectorList1_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList1_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1i8_POST, Convert__VecListOne1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_b, MCK_VecListOne128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK__35_1 }, },
  { 1909 /* st1 */, ARM64::ST1i8_POST, Convert__VecListOne1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_b, MCK_VecListOne128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1i64_POST, Convert__VecListOne1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_d, MCK_VecListOne128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 1909 /* st1 */, ARM64::ST1i64_POST, Convert__VecListOne1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_d, MCK_VecListOne128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1i16_POST, Convert__VecListOne1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_h, MCK_VecListOne128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK__35_2 }, },
  { 1909 /* st1 */, ARM64::ST1i16_POST, Convert__VecListOne1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_h, MCK_VecListOne128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1909 /* st1 */, ARM64::ST1i32_POST, Convert__VecListOne1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_s, MCK_VecListOne128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 1909 /* st1 */, ARM64::ST1i32_POST, Convert__VecListOne1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_s, MCK_VecListOne128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2Twov16b, Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_16b, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2Twov2d, Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_2d, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2Twov2s, Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_2s, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2Twov4h, Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_4h, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2Twov4s, Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_4s, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2Twov8b, Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_8b, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2Twov8h, Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList2_8h, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2Twov16b, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_16b, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2Twov2d, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2d, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2Twov2s, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2s, MCK_VecListTwo64, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2Twov4h, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4h, MCK_VecListTwo64, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2Twov4s, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4s, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2Twov8b, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8b, MCK_VecListTwo64, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2Twov8h, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8h, MCK_VecListTwo128, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2Twov16b_POST, Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_16b, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1913 /* st2 */, ARM64::ST2Twov16b_POST, Convert__TypedVectorList2_16b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_16b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2Twov2d_POST, Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_2d, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1913 /* st2 */, ARM64::ST2Twov2d_POST, Convert__TypedVectorList2_2d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_2d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2Twov2s_POST, Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_2s, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1913 /* st2 */, ARM64::ST2Twov2s_POST, Convert__TypedVectorList2_2s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_2s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2Twov4h_POST, Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_4h, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1913 /* st2 */, ARM64::ST2Twov4h_POST, Convert__TypedVectorList2_4h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_4h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2Twov4s_POST, Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_4s, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1913 /* st2 */, ARM64::ST2Twov4s_POST, Convert__TypedVectorList2_4s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_4s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2Twov8b_POST, Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_8b, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1913 /* st2 */, ARM64::ST2Twov8b_POST, Convert__TypedVectorList2_8b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_8b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2Twov8h_POST, Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList2_8h, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1913 /* st2 */, ARM64::ST2Twov8h_POST, Convert__TypedVectorList2_8h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList2_8h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2i8, Convert__TypedVectorList2_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList2_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2i64, Convert__TypedVectorList2_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList2_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2i16, Convert__TypedVectorList2_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList2_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2i32, Convert__TypedVectorList2_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList2_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2Twov16b_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_16b, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1913 /* st2 */, ARM64::ST2Twov16b_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_16b, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2Twov2d_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2d, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1913 /* st2 */, ARM64::ST2Twov2d_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2d, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2Twov2s_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2s, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1913 /* st2 */, ARM64::ST2Twov2s_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2s, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2Twov4h_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4h, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1913 /* st2 */, ARM64::ST2Twov4h_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4h, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2Twov4s_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4s, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1913 /* st2 */, ARM64::ST2Twov4s_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4s, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2Twov8b_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8b, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1913 /* st2 */, ARM64::ST2Twov8b_POST, Convert__VecListTwo641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8b, MCK_VecListTwo64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2Twov8h_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8h, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1913 /* st2 */, ARM64::ST2Twov8h_POST, Convert__VecListTwo1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8h, MCK_VecListTwo128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2i8, Convert__VecListTwo1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_b, MCK_VecListTwo128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2i64, Convert__VecListTwo1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_d, MCK_VecListTwo128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2i16, Convert__VecListTwo1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_h, MCK_VecListTwo128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2i32, Convert__VecListTwo1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_s, MCK_VecListTwo128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex }, },
  { 1913 /* st2 */, ARM64::ST2i8_POST, Convert__TypedVectorList2_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList2_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK__35_2 }, },
  { 1913 /* st2 */, ARM64::ST2i8_POST, Convert__TypedVectorList2_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList2_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2i64_POST, Convert__TypedVectorList2_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList2_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1913 /* st2 */, ARM64::ST2i64_POST, Convert__TypedVectorList2_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList2_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2i16_POST, Convert__TypedVectorList2_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList2_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 1913 /* st2 */, ARM64::ST2i16_POST, Convert__TypedVectorList2_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList2_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2i32_POST, Convert__TypedVectorList2_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList2_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 1913 /* st2 */, ARM64::ST2i32_POST, Convert__TypedVectorList2_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList2_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2i8_POST, Convert__VecListTwo1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_b, MCK_VecListTwo128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK__35_2 }, },
  { 1913 /* st2 */, ARM64::ST2i8_POST, Convert__VecListTwo1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_b, MCK_VecListTwo128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2i64_POST, Convert__VecListTwo1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_d, MCK_VecListTwo128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1913 /* st2 */, ARM64::ST2i64_POST, Convert__VecListTwo1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_d, MCK_VecListTwo128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2i16_POST, Convert__VecListTwo1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_h, MCK_VecListTwo128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 1913 /* st2 */, ARM64::ST2i16_POST, Convert__VecListTwo1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_h, MCK_VecListTwo128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1913 /* st2 */, ARM64::ST2i32_POST, Convert__VecListTwo1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_s, MCK_VecListTwo128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 1913 /* st2 */, ARM64::ST2i32_POST, Convert__VecListTwo1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_s, MCK_VecListTwo128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3Threev16b, Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_16b, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3Threev2d, Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_2d, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3Threev2s, Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_2s, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3Threev4h, Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_4h, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3Threev4s, Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_4s, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3Threev8b, Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_8b, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3Threev8h, Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList3_8h, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3Threev16b, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_16b, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3Threev2d, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2d, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3Threev2s, Convert__VecListThree641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2s, MCK_VecListThree64, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3Threev4h, Convert__VecListThree641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4h, MCK_VecListThree64, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3Threev4s, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4s, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3Threev8b, Convert__VecListThree641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8b, MCK_VecListThree64, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3Threev8h, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8h, MCK_VecListThree128, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3Threev16b_POST, Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_16b, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 1917 /* st3 */, ARM64::ST3Threev16b_POST, Convert__TypedVectorList3_16b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_16b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3Threev2d_POST, Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_2d, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 1917 /* st3 */, ARM64::ST3Threev2d_POST, Convert__TypedVectorList3_2d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_2d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3Threev2s_POST, Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_2s, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 1917 /* st3 */, ARM64::ST3Threev2s_POST, Convert__TypedVectorList3_2s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_2s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3Threev4h_POST, Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_4h, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 1917 /* st3 */, ARM64::ST3Threev4h_POST, Convert__TypedVectorList3_4h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_4h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3Threev4s_POST, Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_4s, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 1917 /* st3 */, ARM64::ST3Threev4s_POST, Convert__TypedVectorList3_4s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_4s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3Threev8b_POST, Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_8b, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 1917 /* st3 */, ARM64::ST3Threev8b_POST, Convert__TypedVectorList3_8b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_8b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3Threev8h_POST, Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList3_8h, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 1917 /* st3 */, ARM64::ST3Threev8h_POST, Convert__TypedVectorList3_8h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList3_8h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3i8, Convert__TypedVectorList3_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList3_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3i64, Convert__TypedVectorList3_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList3_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3i16, Convert__TypedVectorList3_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList3_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3i32, Convert__TypedVectorList3_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList3_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3Threev16b_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_16b, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 1917 /* st3 */, ARM64::ST3Threev16b_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_16b, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3Threev2d_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2d, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 1917 /* st3 */, ARM64::ST3Threev2d_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2d, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3Threev2s_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2s, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 1917 /* st3 */, ARM64::ST3Threev2s_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2s, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3Threev4h_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4h, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 1917 /* st3 */, ARM64::ST3Threev4h_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4h, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3Threev4s_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4s, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 1917 /* st3 */, ARM64::ST3Threev4s_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4s, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3Threev8b_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8b, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 1917 /* st3 */, ARM64::ST3Threev8b_POST, Convert__VecListThree641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8b, MCK_VecListThree64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3Threev8h_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8h, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK__35_48 }, },
  { 1917 /* st3 */, ARM64::ST3Threev8h_POST, Convert__VecListThree1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8h, MCK_VecListThree128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3i8, Convert__VecListThree1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_b, MCK_VecListThree128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3i64, Convert__VecListThree1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_d, MCK_VecListThree128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3i16, Convert__VecListThree1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_h, MCK_VecListThree128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3i32, Convert__VecListThree1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_s, MCK_VecListThree128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex }, },
  { 1917 /* st3 */, ARM64::ST3i8_POST, Convert__TypedVectorList3_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList3_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK__35_3 }, },
  { 1917 /* st3 */, ARM64::ST3i8_POST, Convert__TypedVectorList3_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList3_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3i64_POST, Convert__TypedVectorList3_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList3_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 1917 /* st3 */, ARM64::ST3i64_POST, Convert__TypedVectorList3_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList3_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3i16_POST, Convert__TypedVectorList3_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList3_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK__35_6 }, },
  { 1917 /* st3 */, ARM64::ST3i16_POST, Convert__TypedVectorList3_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList3_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3i32_POST, Convert__TypedVectorList3_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList3_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK__35_12 }, },
  { 1917 /* st3 */, ARM64::ST3i32_POST, Convert__TypedVectorList3_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList3_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3i8_POST, Convert__VecListThree1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_b, MCK_VecListThree128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK__35_3 }, },
  { 1917 /* st3 */, ARM64::ST3i8_POST, Convert__VecListThree1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_b, MCK_VecListThree128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3i64_POST, Convert__VecListThree1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_d, MCK_VecListThree128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK__35_24 }, },
  { 1917 /* st3 */, ARM64::ST3i64_POST, Convert__VecListThree1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_d, MCK_VecListThree128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3i16_POST, Convert__VecListThree1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_h, MCK_VecListThree128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK__35_6 }, },
  { 1917 /* st3 */, ARM64::ST3i16_POST, Convert__VecListThree1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_h, MCK_VecListThree128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1917 /* st3 */, ARM64::ST3i32_POST, Convert__VecListThree1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_s, MCK_VecListThree128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK__35_12 }, },
  { 1917 /* st3 */, ARM64::ST3i32_POST, Convert__VecListThree1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_s, MCK_VecListThree128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv16b, Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_16b, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4Fourv2d, Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_2d, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4Fourv2s, Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_2s, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4Fourv4h, Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_4h, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4Fourv4s, Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_4s, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4Fourv8b, Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_8b, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4Fourv8h, Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1, 0, { MCK_TypedVectorList4_8h, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4Fourv16b, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_16b, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4Fourv2d, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2d, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4Fourv2s, Convert__VecListFour641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_2s, MCK_VecListFour64, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4Fourv4h, Convert__VecListFour641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4h, MCK_VecListFour64, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4Fourv4s, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_4s, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4Fourv8b, Convert__VecListFour641_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8b, MCK_VecListFour64, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4Fourv8h, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2, 0, { MCK__DOT_8h, MCK_VecListFour128, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4Fourv16b_POST, Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_16b, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv16b_POST, Convert__TypedVectorList4_16b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_16b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv2d_POST, Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_2d, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv2d_POST, Convert__TypedVectorList4_2d1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_2d, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv2s_POST, Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_2s, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv2s_POST, Convert__TypedVectorList4_2s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_2s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv4h_POST, Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_4h, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv4h_POST, Convert__TypedVectorList4_4h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_4h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv4s_POST, Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_4s, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv4s_POST, Convert__TypedVectorList4_4s1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_4s, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv8b_POST, Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_8b, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv8b_POST, Convert__TypedVectorList4_8b1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_8b, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv8h_POST, Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1__regXZR, 0, { MCK_TypedVectorList4_8h, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv8h_POST, Convert__TypedVectorList4_8h1_0__MemorySIMDNoIndex1_1__Reg1_2, 0, { MCK_TypedVectorList4_8h, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4i8, Convert__TypedVectorList4_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList4_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4i64, Convert__TypedVectorList4_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList4_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4i16, Convert__TypedVectorList4_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList4_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4i32, Convert__TypedVectorList4_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2, 0, { MCK_TypedVectorList4_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4Fourv16b_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_16b, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv16b_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_16b, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv2d_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2d, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv2d_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2d, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv2s_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_2s, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv2s_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_2s, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv4h_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4h, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv4h_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4h, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv4s_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_4s, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv4s_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_4s, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv8b_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8b, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv8b_POST, Convert__VecListFour641_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8b, MCK_VecListFour64, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv8h_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK__DOT_8h, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK__35_64 }, },
  { 1921 /* st4 */, ARM64::ST4Fourv8h_POST, Convert__VecListFour1281_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK__DOT_8h, MCK_VecListFour128, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4i8, Convert__VecListFour1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_b, MCK_VecListFour128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4i64, Convert__VecListFour1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_d, MCK_VecListFour128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4i16, Convert__VecListFour1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_h, MCK_VecListFour128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4i32, Convert__VecListFour1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3, 0, { MCK__DOT_s, MCK_VecListFour128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex }, },
  { 1921 /* st4 */, ARM64::ST4i8_POST, Convert__TypedVectorList4_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList4_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 1921 /* st4 */, ARM64::ST4i8_POST, Convert__TypedVectorList4_0b1_0__VectorIndexB1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList4_0b, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4i64_POST, Convert__TypedVectorList4_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList4_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1921 /* st4 */, ARM64::ST4i64_POST, Convert__TypedVectorList4_0d1_0__VectorIndexD1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList4_0d, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4i16_POST, Convert__TypedVectorList4_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList4_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 1921 /* st4 */, ARM64::ST4i16_POST, Convert__TypedVectorList4_0h1_0__VectorIndexH1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList4_0h, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4i32_POST, Convert__TypedVectorList4_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__regXZR, 0, { MCK_TypedVectorList4_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1921 /* st4 */, ARM64::ST4i32_POST, Convert__TypedVectorList4_0s1_0__VectorIndexS1_1__MemorySIMDNoIndex1_2__Reg1_3, 0, { MCK_TypedVectorList4_0s, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4i8_POST, Convert__VecListFour1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_b, MCK_VecListFour128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK__35_4 }, },
  { 1921 /* st4 */, ARM64::ST4i8_POST, Convert__VecListFour1281_1__VectorIndexB1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_b, MCK_VecListFour128, MCK_VectorIndexB, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4i64_POST, Convert__VecListFour1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_d, MCK_VecListFour128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK__35_32 }, },
  { 1921 /* st4 */, ARM64::ST4i64_POST, Convert__VecListFour1281_1__VectorIndexD1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_d, MCK_VecListFour128, MCK_VectorIndexD, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4i16_POST, Convert__VecListFour1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_h, MCK_VecListFour128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK__35_8 }, },
  { 1921 /* st4 */, ARM64::ST4i16_POST, Convert__VecListFour1281_1__VectorIndexH1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_h, MCK_VecListFour128, MCK_VectorIndexH, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1921 /* st4 */, ARM64::ST4i32_POST, Convert__VecListFour1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__regXZR, 0, { MCK__DOT_s, MCK_VecListFour128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK__35_16 }, },
  { 1921 /* st4 */, ARM64::ST4i32_POST, Convert__VecListFour1281_1__VectorIndexS1_2__MemorySIMDNoIndex1_3__Reg1_4, 0, { MCK__DOT_s, MCK_VecListFour128, MCK_VectorIndexS, MCK_MemorySIMDNoIndex, MCK_GPR64 }, },
  { 1925 /* stlr */, ARM64::STLRW, Convert__Reg1_0__MemoryNoIndex1_1, 0, { MCK_GPR32, MCK_MemoryNoIndex }, },
  { 1925 /* stlr */, ARM64::STLRX, Convert__Reg1_0__MemoryNoIndex1_1, 0, { MCK_GPR64, MCK_MemoryNoIndex }, },
  { 1930 /* stlrb */, ARM64::STLRB, Convert__Reg1_0__MemoryNoIndex1_1, 0, { MCK_GPR32, MCK_MemoryNoIndex }, },
  { 1936 /* stlrh */, ARM64::STLRH, Convert__Reg1_0__MemoryNoIndex1_1, 0, { MCK_GPR32, MCK_MemoryNoIndex }, },
  { 1942 /* stlxp */, ARM64::STLXPW, Convert__Reg1_0__Reg1_1__Reg1_2__MemoryNoIndex1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_MemoryNoIndex }, },
  { 1942 /* stlxp */, ARM64::STLXPX, Convert__Reg1_0__Reg1_1__Reg1_2__MemoryNoIndex1_3, 0, { MCK_GPR32, MCK_GPR64, MCK_GPR64, MCK_MemoryNoIndex }, },
  { 1948 /* stlxr */, ARM64::STLXRW, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_MemoryNoIndex }, },
  { 1948 /* stlxr */, ARM64::STLXRX, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2, 0, { MCK_GPR32, MCK_GPR64, MCK_MemoryNoIndex }, },
  { 1954 /* stlxrb */, ARM64::STLXRB, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_MemoryNoIndex }, },
  { 1961 /* stlxrh */, ARM64::STLXRH, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_MemoryNoIndex }, },
  { 1968 /* stnp */, ARM64::STNPWi, Convert__Reg1_0__Reg1_1__MemoryIndexed32SImm72_2, 0, { MCK_GPR32, MCK_GPR32, MCK_MemoryIndexed32SImm7 }, },
  { 1968 /* stnp */, ARM64::STNPXi, Convert__Reg1_0__Reg1_1__MemoryIndexed64SImm72_2, 0, { MCK_GPR64, MCK_GPR64, MCK_MemoryIndexed64SImm7 }, },
  { 1968 /* stnp */, ARM64::STNPSi, Convert__Reg1_0__Reg1_1__MemoryIndexed32SImm72_2, 0, { MCK_FPR32, MCK_FPR32, MCK_MemoryIndexed32SImm7 }, },
  { 1968 /* stnp */, ARM64::STNPDi, Convert__Reg1_0__Reg1_1__MemoryIndexed64SImm72_2, 0, { MCK_FPR64, MCK_FPR64, MCK_MemoryIndexed64SImm7 }, },
  { 1968 /* stnp */, ARM64::STNPQi, Convert__Reg1_0__Reg1_1__MemoryIndexed128SImm72_2, 0, { MCK_FPR128, MCK_FPR128, MCK_MemoryIndexed128SImm7 }, },
  { 1973 /* stp */, ARM64::STPWi, Convert__Reg1_0__Reg1_1__MemoryIndexed32SImm72_2, 0, { MCK_GPR32, MCK_GPR32, MCK_MemoryIndexed32SImm7 }, },
  { 1973 /* stp */, ARM64::STPXi, Convert__Reg1_0__Reg1_1__MemoryIndexed64SImm72_2, 0, { MCK_GPR64, MCK_GPR64, MCK_MemoryIndexed64SImm7 }, },
  { 1973 /* stp */, ARM64::STPSi, Convert__Reg1_0__Reg1_1__MemoryIndexed32SImm72_2, 0, { MCK_FPR32, MCK_FPR32, MCK_MemoryIndexed32SImm7 }, },
  { 1973 /* stp */, ARM64::STPDi, Convert__Reg1_0__Reg1_1__MemoryIndexed64SImm72_2, 0, { MCK_FPR64, MCK_FPR64, MCK_MemoryIndexed64SImm7 }, },
  { 1973 /* stp */, ARM64::STPQi, Convert__Reg1_0__Reg1_1__MemoryIndexed128SImm72_2, 0, { MCK_FPR128, MCK_FPR128, MCK_MemoryIndexed128SImm7 }, },
  { 1973 /* stp */, ARM64::STPWpre, Convert__Reg1_0__Reg1_1__MemoryIndexed32SImm72_2, 0, { MCK_GPR32, MCK_GPR32, MCK_MemoryIndexed32SImm7, MCK__EXCLAIM_ }, },
  { 1973 /* stp */, ARM64::STPWpost, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2__SImm7s41_3, 0, { MCK_GPR32, MCK_GPR32, MCK_MemoryNoIndex, MCK_SImm7s4 }, },
  { 1973 /* stp */, ARM64::STPXpre, Convert__Reg1_0__Reg1_1__MemoryIndexed64SImm72_2, 0, { MCK_GPR64, MCK_GPR64, MCK_MemoryIndexed64SImm7, MCK__EXCLAIM_ }, },
  { 1973 /* stp */, ARM64::STPXpost, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2__SImm7s81_3, 0, { MCK_GPR64, MCK_GPR64, MCK_MemoryNoIndex, MCK_SImm7s8 }, },
  { 1973 /* stp */, ARM64::STPSpre, Convert__Reg1_0__Reg1_1__MemoryIndexed32SImm72_2, 0, { MCK_FPR32, MCK_FPR32, MCK_MemoryIndexed32SImm7, MCK__EXCLAIM_ }, },
  { 1973 /* stp */, ARM64::STPSpost, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2__SImm7s41_3, 0, { MCK_FPR32, MCK_FPR32, MCK_MemoryNoIndex, MCK_SImm7s4 }, },
  { 1973 /* stp */, ARM64::STPDpre, Convert__Reg1_0__Reg1_1__MemoryIndexed64SImm72_2, 0, { MCK_FPR64, MCK_FPR64, MCK_MemoryIndexed64SImm7, MCK__EXCLAIM_ }, },
  { 1973 /* stp */, ARM64::STPDpost, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2__SImm7s81_3, 0, { MCK_FPR64, MCK_FPR64, MCK_MemoryNoIndex, MCK_SImm7s8 }, },
  { 1973 /* stp */, ARM64::STPQpre, Convert__Reg1_0__Reg1_1__MemoryIndexed128SImm72_2, 0, { MCK_FPR128, MCK_FPR128, MCK_MemoryIndexed128SImm7, MCK__EXCLAIM_ }, },
  { 1973 /* stp */, ARM64::STPQpost, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2__SImm7s161_3, 0, { MCK_FPR128, MCK_FPR128, MCK_MemoryNoIndex, MCK_SImm7s16 }, },
  { 1977 /* str */, ARM64::STRWro, Convert__Reg1_0__MemoryRegisterOffset323_1, 0, { MCK_GPR32, MCK_MemoryRegisterOffset32 }, },
  { 1977 /* str */, ARM64::STRWui, Convert__Reg1_0__MemoryIndexed322_1, 0, { MCK_GPR32, MCK_MemoryIndexed32 }, },
  { 1977 /* str */, ARM64::STURWi, Convert__Reg1_0__MemoryUnscaledFB322_1, 0, { MCK_GPR32, MCK_MemoryUnscaledFB32 }, },
  { 1977 /* str */, ARM64::STRXro, Convert__Reg1_0__MemoryRegisterOffset643_1, 0, { MCK_GPR64, MCK_MemoryRegisterOffset64 }, },
  { 1977 /* str */, ARM64::STRXui, Convert__Reg1_0__MemoryIndexed642_1, 0, { MCK_GPR64, MCK_MemoryIndexed64 }, },
  { 1977 /* str */, ARM64::STURXi, Convert__Reg1_0__MemoryUnscaledFB642_1, 0, { MCK_GPR64, MCK_MemoryUnscaledFB64 }, },
  { 1977 /* str */, ARM64::STRBro, Convert__Reg1_0__MemoryRegisterOffset83_1, 0, { MCK_FPR8, MCK_MemoryRegisterOffset8 }, },
  { 1977 /* str */, ARM64::STRBui, Convert__Reg1_0__MemoryIndexed82_1, 0, { MCK_FPR8, MCK_MemoryIndexed8 }, },
  { 1977 /* str */, ARM64::STURBi, Convert__Reg1_0__MemoryUnscaledFB82_1, 0, { MCK_FPR8, MCK_MemoryUnscaledFB8 }, },
  { 1977 /* str */, ARM64::STRHro, Convert__Reg1_0__MemoryRegisterOffset163_1, 0, { MCK_FPR16, MCK_MemoryRegisterOffset16 }, },
  { 1977 /* str */, ARM64::STRHui, Convert__Reg1_0__MemoryIndexed162_1, 0, { MCK_FPR16, MCK_MemoryIndexed16 }, },
  { 1977 /* str */, ARM64::STURHi, Convert__Reg1_0__MemoryUnscaledFB162_1, 0, { MCK_FPR16, MCK_MemoryUnscaledFB16 }, },
  { 1977 /* str */, ARM64::STRSro, Convert__Reg1_0__MemoryRegisterOffset323_1, 0, { MCK_FPR32, MCK_MemoryRegisterOffset32 }, },
  { 1977 /* str */, ARM64::STRSui, Convert__Reg1_0__MemoryIndexed322_1, 0, { MCK_FPR32, MCK_MemoryIndexed32 }, },
  { 1977 /* str */, ARM64::STURSi, Convert__Reg1_0__MemoryUnscaledFB322_1, 0, { MCK_FPR32, MCK_MemoryUnscaledFB32 }, },
  { 1977 /* str */, ARM64::STRDro, Convert__Reg1_0__MemoryRegisterOffset643_1, 0, { MCK_FPR64, MCK_MemoryRegisterOffset64 }, },
  { 1977 /* str */, ARM64::STRDui, Convert__Reg1_0__MemoryIndexed642_1, 0, { MCK_FPR64, MCK_MemoryIndexed64 }, },
  { 1977 /* str */, ARM64::STURDi, Convert__Reg1_0__MemoryUnscaledFB642_1, 0, { MCK_FPR64, MCK_MemoryUnscaledFB64 }, },
  { 1977 /* str */, ARM64::STRQro, Convert__Reg1_0__MemoryRegisterOffset1283_1, 0, { MCK_FPR128, MCK_MemoryRegisterOffset128 }, },
  { 1977 /* str */, ARM64::STRQui, Convert__Reg1_0__MemoryIndexed1282_1, 0, { MCK_FPR128, MCK_MemoryIndexed128 }, },
  { 1977 /* str */, ARM64::STURQi, Convert__Reg1_0__MemoryUnscaledFB1282_1, 0, { MCK_FPR128, MCK_MemoryUnscaledFB128 }, },
  { 1977 /* str */, ARM64::STRWpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_GPR32, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 1977 /* str */, ARM64::STRWpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 1977 /* str */, ARM64::STRXpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_GPR64, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 1977 /* str */, ARM64::STRXpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR64, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 1977 /* str */, ARM64::STRBpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_FPR8, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 1977 /* str */, ARM64::STRBpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR8, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 1977 /* str */, ARM64::STRHpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_FPR16, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 1977 /* str */, ARM64::STRHpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR16, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 1977 /* str */, ARM64::STRSpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_FPR32, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 1977 /* str */, ARM64::STRSpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR32, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 1977 /* str */, ARM64::STRDpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_FPR64, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 1977 /* str */, ARM64::STRDpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR64, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 1977 /* str */, ARM64::STRQpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_FPR128, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 1977 /* str */, ARM64::STRQpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR128, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 1981 /* strb */, ARM64::STRBBro, Convert__Reg1_0__MemoryRegisterOffset83_1, 0, { MCK_GPR32, MCK_MemoryRegisterOffset8 }, },
  { 1981 /* strb */, ARM64::STRBBui, Convert__Reg1_0__MemoryIndexed82_1, 0, { MCK_GPR32, MCK_MemoryIndexed8 }, },
  { 1981 /* strb */, ARM64::STURBBi, Convert__Reg1_0__MemoryUnscaledFB82_1, 0, { MCK_GPR32, MCK_MemoryUnscaledFB8 }, },
  { 1981 /* strb */, ARM64::STRBBpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_GPR32, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 1981 /* strb */, ARM64::STRBBpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 1986 /* strh */, ARM64::STRHHro, Convert__Reg1_0__MemoryRegisterOffset163_1, 0, { MCK_GPR32, MCK_MemoryRegisterOffset16 }, },
  { 1986 /* strh */, ARM64::STRHHui, Convert__Reg1_0__MemoryIndexed162_1, 0, { MCK_GPR32, MCK_MemoryIndexed16 }, },
  { 1986 /* strh */, ARM64::STURHHi, Convert__Reg1_0__MemoryUnscaledFB162_1, 0, { MCK_GPR32, MCK_MemoryUnscaledFB16 }, },
  { 1986 /* strh */, ARM64::STRHHpost, Convert__Reg1_0__MemoryNoIndex1_1__SImm91_2, 0, { MCK_GPR32, MCK_MemoryNoIndex, MCK_SImm9 }, },
  { 1986 /* strh */, ARM64::STRHHpre, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled, MCK__EXCLAIM_ }, },
  { 1991 /* sttr */, ARM64::STTRWi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled }, },
  { 1991 /* sttr */, ARM64::STTRXi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR64, MCK_MemoryUnscaled }, },
  { 1996 /* sttrb */, ARM64::STTRBi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled }, },
  { 2002 /* sttrh */, ARM64::STTRHi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled }, },
  { 2008 /* stur */, ARM64::STURWi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled }, },
  { 2008 /* stur */, ARM64::STURXi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR64, MCK_MemoryUnscaled }, },
  { 2008 /* stur */, ARM64::STURBi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR8, MCK_MemoryUnscaled }, },
  { 2008 /* stur */, ARM64::STURHi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR16, MCK_MemoryUnscaled }, },
  { 2008 /* stur */, ARM64::STURSi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR32, MCK_MemoryUnscaled }, },
  { 2008 /* stur */, ARM64::STURDi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR64, MCK_MemoryUnscaled }, },
  { 2008 /* stur */, ARM64::STURQi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_FPR128, MCK_MemoryUnscaled }, },
  { 2013 /* sturb */, ARM64::STURBBi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled }, },
  { 2019 /* sturh */, ARM64::STURHHi, Convert__Reg1_0__MemoryUnscaled2_1, 0, { MCK_GPR32, MCK_MemoryUnscaled }, },
  { 2025 /* stxp */, ARM64::STXPW, Convert__Reg1_0__Reg1_1__Reg1_2__MemoryNoIndex1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_MemoryNoIndex }, },
  { 2025 /* stxp */, ARM64::STXPX, Convert__Reg1_0__Reg1_1__Reg1_2__MemoryNoIndex1_3, 0, { MCK_GPR32, MCK_GPR64, MCK_GPR64, MCK_MemoryNoIndex }, },
  { 2030 /* stxr */, ARM64::STXRW, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_MemoryNoIndex }, },
  { 2030 /* stxr */, ARM64::STXRX, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2, 0, { MCK_GPR32, MCK_GPR64, MCK_MemoryNoIndex }, },
  { 2035 /* stxrb */, ARM64::STXRB, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_MemoryNoIndex }, },
  { 2041 /* stxrh */, ARM64::STXRH, Convert__Reg1_0__Reg1_1__MemoryNoIndex1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_MemoryNoIndex }, },
  { 2047 /* sub */, ARM64::SUBWrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 2047 /* sub */, ARM64::SUBWrx, Convert__Reg1_0__Reg1_1__Reg1_2__imm_16, 0, { MCK_GPR32sp, MCK_GPR32sp, MCK_GPR32 }, },
  { 2047 /* sub */, ARM64::SUBXrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 2047 /* sub */, ARM64::SUBXrx64, Convert__Reg1_0__Reg1_1__Reg1_2__imm_24, 0, { MCK_GPR64sp, MCK_GPR64sp, MCK_GPR64 }, },
  { 2047 /* sub */, ARM64::SUBv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 2047 /* sub */, ARM64::SUBv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2047 /* sub */, ARM64::SUBv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2047 /* sub */, ARM64::SUBv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2047 /* sub */, ARM64::SUBv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2047 /* sub */, ARM64::SUBv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2047 /* sub */, ARM64::SUBv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2047 /* sub */, ARM64::SUBv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2047 /* sub */, ARM64::SUBWrs, Convert__Reg1_0__Reg1_1__Reg1_2__ArithmeticShifter1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_ArithmeticShifter }, },
  { 2047 /* sub */, ARM64::SUBWrx, Convert__Reg1_0__Reg1_1__Reg1_2__Extend1_3, 0, { MCK_GPR32sp, MCK_GPR32sp, MCK_GPR32, MCK_Extend }, },
  { 2047 /* sub */, ARM64::SUBWri, Convert__Reg1_0__Reg1_1__Imm1_2__AddSubShifter1_3, 0, { MCK_GPR32sp, MCK_GPR32sp, MCK_Imm, MCK_AddSubShifter }, },
  { 2047 /* sub */, ARM64::SUBXrs, Convert__Reg1_0__Reg1_1__Reg1_2__ArithmeticShifter1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_ArithmeticShifter }, },
  { 2047 /* sub */, ARM64::SUBXrx, Convert__Reg1_0__Reg1_1__Reg1_2__Extend641_3, 0, { MCK_GPR64sp, MCK_GPR64sp, MCK_GPR32, MCK_Extend64 }, },
  { 2047 /* sub */, ARM64::SUBXrx64, Convert__Reg1_0__Reg1_1__Reg1_2__ExtendLSL641_3, 0, { MCK_GPR64sp, MCK_GPR64sp, MCK_GPR64, MCK_ExtendLSL64 }, },
  { 2047 /* sub */, ARM64::SUBXri, Convert__Reg1_0__Reg1_1__Imm1_2__AddSubShifter1_3, 0, { MCK_GPR64sp, MCK_GPR64sp, MCK_Imm, MCK_AddSubShifter }, },
  { 2047 /* sub */, ARM64::SUBv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2047 /* sub */, ARM64::SUBv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 2047 /* sub */, ARM64::SUBv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2047 /* sub */, ARM64::SUBv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2047 /* sub */, ARM64::SUBv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2047 /* sub */, ARM64::SUBv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2047 /* sub */, ARM64::SUBv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2051 /* subhn */, ARM64::SUBHNv2i64_v2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2051 /* subhn */, ARM64::SUBHNv4i32_v4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2051 /* subhn */, ARM64::SUBHNv8i16_v8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2051 /* subhn */, ARM64::SUBHNv2i64_v2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 2051 /* subhn */, ARM64::SUBHNv4i32_v4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2051 /* subhn */, ARM64::SUBHNv8i16_v8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2057 /* subhn2 */, ARM64::SUBHNv8i16_v16i8, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2057 /* subhn2 */, ARM64::SUBHNv2i64_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2057 /* subhn2 */, ARM64::SUBHNv4i32_v8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2057 /* subhn2 */, ARM64::SUBHNv8i16_v16i8, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2057 /* subhn2 */, ARM64::SUBHNv2i64_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 2057 /* subhn2 */, ARM64::SUBHNv4i32_v8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2064 /* subs */, ARM64::SUBSWrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 2064 /* subs */, ARM64::SUBSWrx, Convert__Reg1_0__Reg1_1__Reg1_2__imm_16, 0, { MCK_GPR32, MCK_GPR32sp, MCK_GPR32 }, },
  { 2064 /* subs */, ARM64::SUBSXrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_0, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 2064 /* subs */, ARM64::SUBSXrx64, Convert__Reg1_0__Reg1_1__Reg1_2__imm_24, 0, { MCK_GPR64, MCK_GPR64sp, MCK_GPR64 }, },
  { 2064 /* subs */, ARM64::SUBSWrs, Convert__Reg1_0__Reg1_1__Reg1_2__ArithmeticShifter1_3, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_ArithmeticShifter }, },
  { 2064 /* subs */, ARM64::SUBSWrx, Convert__Reg1_0__Reg1_1__Reg1_2__Extend1_3, 0, { MCK_GPR32, MCK_GPR32sp, MCK_GPR32, MCK_Extend }, },
  { 2064 /* subs */, ARM64::SUBSWri, Convert__Reg1_0__Reg1_1__Imm1_2__AddSubShifter1_3, 0, { MCK_GPR32, MCK_GPR32sp, MCK_Imm, MCK_AddSubShifter }, },
  { 2064 /* subs */, ARM64::SUBSXrs, Convert__Reg1_0__Reg1_1__Reg1_2__ArithmeticShifter1_3, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_ArithmeticShifter }, },
  { 2064 /* subs */, ARM64::SUBSXrx, Convert__Reg1_0__Reg1_1__Reg1_2__Extend1_3, 0, { MCK_GPR64, MCK_GPR64sp, MCK_GPR32, MCK_Extend }, },
  { 2064 /* subs */, ARM64::SUBSXrx64, Convert__Reg1_0__Reg1_1__Reg1_2__ExtendLSL641_3, 0, { MCK_GPR64, MCK_GPR64sp, MCK_GPR64, MCK_ExtendLSL64 }, },
  { 2064 /* subs */, ARM64::SUBSXri, Convert__Reg1_0__Reg1_1__Imm1_2__AddSubShifter1_3, 0, { MCK_GPR64, MCK_GPR64sp, MCK_Imm, MCK_AddSubShifter }, },
  { 2069 /* suqadd */, ARM64::SUQADDv1i8, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR8, MCK_FPR8 }, },
  { 2069 /* suqadd */, ARM64::SUQADDv1i16, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR16, MCK_FPR16 }, },
  { 2069 /* suqadd */, ARM64::SUQADDv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 2069 /* suqadd */, ARM64::SUQADDv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 2069 /* suqadd */, ARM64::SUQADDv16i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 2069 /* suqadd */, ARM64::SUQADDv2i64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 2069 /* suqadd */, ARM64::SUQADDv2i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 2069 /* suqadd */, ARM64::SUQADDv4i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 2069 /* suqadd */, ARM64::SUQADDv4i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 2069 /* suqadd */, ARM64::SUQADDv8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 2069 /* suqadd */, ARM64::SUQADDv8i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 2069 /* suqadd */, ARM64::SUQADDv16i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2069 /* suqadd */, ARM64::SUQADDv2i64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 2069 /* suqadd */, ARM64::SUQADDv2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2069 /* suqadd */, ARM64::SUQADDv4i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2069 /* suqadd */, ARM64::SUQADDv4i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2069 /* suqadd */, ARM64::SUQADDv8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2069 /* suqadd */, ARM64::SUQADDv8i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2076 /* svc */, ARM64::SVC, Convert__Imm0_655351_0, 0, { MCK_Imm0_65535 }, },
  { 2080 /* sxtb */, ARM64::SBFMWri, Convert__Reg1_0__Reg1_1__imm_0__imm_7, 0, { MCK_GPR32, MCK_GPR32 }, },
  { 2080 /* sxtb */, ARM64::SBFMXri, Convert__Reg1_0__Reg1_1__imm_0__imm_7, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 2085 /* sxth */, ARM64::SBFMWri, Convert__Reg1_0__Reg1_1__imm_0__imm_15, 0, { MCK_GPR32, MCK_GPR32 }, },
  { 2085 /* sxth */, ARM64::SBFMXri, Convert__Reg1_0__Reg1_1__imm_0__imm_15, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 2090 /* sxtl */, ARM64::SSHLLv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__imm_0, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 2090 /* sxtl */, ARM64::SSHLLv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__imm_0, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 2090 /* sxtl */, ARM64::SSHLLv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__imm_0, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 2090 /* sxtl */, ARM64::SSHLLv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__imm_0, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s }, },
  { 2090 /* sxtl */, ARM64::SSHLLv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__imm_0, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h }, },
  { 2090 /* sxtl */, ARM64::SSHLLv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__imm_0, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b }, },
  { 2095 /* sxtl2 */, ARM64::SSHLLv4i32_shift, Convert__VectorReg1_1__VectorReg1_2__imm_0, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 2095 /* sxtl2 */, ARM64::SSHLLv8i16_shift, Convert__VectorReg1_1__VectorReg1_2__imm_0, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 2095 /* sxtl2 */, ARM64::SSHLLv16i8_shift, Convert__VectorReg1_1__VectorReg1_2__imm_0, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 2095 /* sxtl2 */, ARM64::SSHLLv4i32_shift, Convert__VectorReg1_0__VectorReg1_2__imm_0, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s }, },
  { 2095 /* sxtl2 */, ARM64::SSHLLv8i16_shift, Convert__VectorReg1_0__VectorReg1_2__imm_0, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h }, },
  { 2095 /* sxtl2 */, ARM64::SSHLLv16i8_shift, Convert__VectorReg1_0__VectorReg1_2__imm_0, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b }, },
  { 2101 /* sxtw */, ARM64::SBFMXri, Convert__Reg1_0__Reg1_1__imm_0__imm_31, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 2106 /* sys */, ARM64::SYS, Convert__Imm0_71_0__SysCR1_1__SysCR1_2__Imm0_71_3, 0, { MCK_Imm0_7, MCK_SysCR, MCK_SysCR, MCK_Imm0_7 }, },
  { 2106 /* sys */, ARM64::SYSxt, Convert__Imm0_71_0__SysCR1_1__SysCR1_2__Imm0_71_3__Reg1_4, 0, { MCK_Imm0_7, MCK_SysCR, MCK_SysCR, MCK_Imm0_7, MCK_GPR64 }, },
  { 2110 /* sysl */, ARM64::SYSLxt, Convert__Reg1_0__Imm0_71_1__SysCR1_2__SysCR1_3__Imm0_71_4, 0, { MCK_GPR64, MCK_Imm0_7, MCK_SysCR, MCK_SysCR, MCK_Imm0_7 }, },
  { 2115 /* tbl */, ARM64::TBLv16i8Four, Convert__VectorReg1_1__VecListFour1281_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VecListFour128, MCK_VectorReg }, },
  { 2115 /* tbl */, ARM64::TBLv16i8One, Convert__VectorReg1_1__VecListOne1281_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VecListOne128, MCK_VectorReg }, },
  { 2115 /* tbl */, ARM64::TBLv16i8Three, Convert__VectorReg1_1__VecListThree1281_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VecListThree128, MCK_VectorReg }, },
  { 2115 /* tbl */, ARM64::TBLv16i8Two, Convert__VectorReg1_1__VecListTwo1281_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VecListTwo128, MCK_VectorReg }, },
  { 2115 /* tbl */, ARM64::TBLv8i8Four, Convert__VectorReg1_1__VecListFour1281_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VecListFour128, MCK_VectorReg }, },
  { 2115 /* tbl */, ARM64::TBLv8i8One, Convert__VectorReg1_1__VecListOne1281_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VecListOne128, MCK_VectorReg }, },
  { 2115 /* tbl */, ARM64::TBLv8i8Three, Convert__VectorReg1_1__VecListThree1281_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VecListThree128, MCK_VectorReg }, },
  { 2115 /* tbl */, ARM64::TBLv8i8Two, Convert__VectorReg1_1__VecListTwo1281_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VecListTwo128, MCK_VectorReg }, },
  { 2115 /* tbl */, ARM64::TBLv16i8Four, Convert__VectorReg1_0__TypedVectorList4_16b1_2__VectorReg1_3, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_TypedVectorList4_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2115 /* tbl */, ARM64::TBLv16i8One, Convert__VectorReg1_0__TypedVectorList1_16b1_2__VectorReg1_3, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_TypedVectorList1_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2115 /* tbl */, ARM64::TBLv16i8Three, Convert__VectorReg1_0__TypedVectorList3_16b1_2__VectorReg1_3, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_TypedVectorList3_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2115 /* tbl */, ARM64::TBLv16i8Two, Convert__VectorReg1_0__TypedVectorList2_16b1_2__VectorReg1_3, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_TypedVectorList2_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2115 /* tbl */, ARM64::TBLv8i8Four, Convert__VectorReg1_0__TypedVectorList4_16b1_2__VectorReg1_3, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_TypedVectorList4_16b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2115 /* tbl */, ARM64::TBLv8i8One, Convert__VectorReg1_0__TypedVectorList1_16b1_2__VectorReg1_3, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_TypedVectorList1_16b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2115 /* tbl */, ARM64::TBLv8i8Three, Convert__VectorReg1_0__TypedVectorList3_16b1_2__VectorReg1_3, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_TypedVectorList3_16b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2115 /* tbl */, ARM64::TBLv8i8Two, Convert__VectorReg1_0__TypedVectorList2_16b1_2__VectorReg1_3, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_TypedVectorList2_16b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2119 /* tbnz */, ARM64::TBNZ, Convert__Reg1_0__Imm0_631_1__BranchTarget141_2, 0, { MCK_GPR64, MCK_Imm0_63, MCK_BranchTarget14 }, },
  { 2124 /* tbx */, ARM64::TBXv16i8Four, Convert__VectorReg1_1__Tie0__VecListFour1281_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VecListFour128, MCK_VectorReg }, },
  { 2124 /* tbx */, ARM64::TBXv16i8One, Convert__VectorReg1_1__Tie0__VecListOne1281_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VecListOne128, MCK_VectorReg }, },
  { 2124 /* tbx */, ARM64::TBXv16i8Three, Convert__VectorReg1_1__Tie0__VecListThree1281_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VecListThree128, MCK_VectorReg }, },
  { 2124 /* tbx */, ARM64::TBXv16i8Two, Convert__VectorReg1_1__Tie0__VecListTwo1281_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VecListTwo128, MCK_VectorReg }, },
  { 2124 /* tbx */, ARM64::TBXv8i8Four, Convert__VectorReg1_1__Tie0__VecListFour1281_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VecListFour128, MCK_VectorReg }, },
  { 2124 /* tbx */, ARM64::TBXv8i8One, Convert__VectorReg1_1__Tie0__VecListOne1281_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VecListOne128, MCK_VectorReg }, },
  { 2124 /* tbx */, ARM64::TBXv8i8Three, Convert__VectorReg1_1__Tie0__VecListThree1281_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VecListThree128, MCK_VectorReg }, },
  { 2124 /* tbx */, ARM64::TBXv8i8Two, Convert__VectorReg1_1__Tie0__VecListTwo1281_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VecListTwo128, MCK_VectorReg }, },
  { 2124 /* tbx */, ARM64::TBXv16i8Four, Convert__VectorReg1_0__Tie0__TypedVectorList4_16b1_2__VectorReg1_3, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_TypedVectorList4_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2124 /* tbx */, ARM64::TBXv16i8One, Convert__VectorReg1_0__Tie0__TypedVectorList1_16b1_2__VectorReg1_3, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_TypedVectorList1_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2124 /* tbx */, ARM64::TBXv16i8Three, Convert__VectorReg1_0__Tie0__TypedVectorList3_16b1_2__VectorReg1_3, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_TypedVectorList3_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2124 /* tbx */, ARM64::TBXv16i8Two, Convert__VectorReg1_0__Tie0__TypedVectorList2_16b1_2__VectorReg1_3, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_TypedVectorList2_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2124 /* tbx */, ARM64::TBXv8i8Four, Convert__VectorReg1_0__Tie0__TypedVectorList4_16b1_2__VectorReg1_3, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_TypedVectorList4_16b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2124 /* tbx */, ARM64::TBXv8i8One, Convert__VectorReg1_0__Tie0__TypedVectorList1_16b1_2__VectorReg1_3, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_TypedVectorList1_16b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2124 /* tbx */, ARM64::TBXv8i8Three, Convert__VectorReg1_0__Tie0__TypedVectorList3_16b1_2__VectorReg1_3, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_TypedVectorList3_16b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2124 /* tbx */, ARM64::TBXv8i8Two, Convert__VectorReg1_0__Tie0__TypedVectorList2_16b1_2__VectorReg1_3, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_TypedVectorList2_16b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2128 /* tbz */, ARM64::TBZ, Convert__Reg1_0__Imm0_631_1__BranchTarget141_2, 0, { MCK_GPR64, MCK_Imm0_63, MCK_BranchTarget14 }, },
  { 2132 /* trn1 */, ARM64::TRN1v16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2132 /* trn1 */, ARM64::TRN1v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2132 /* trn1 */, ARM64::TRN1v2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2132 /* trn1 */, ARM64::TRN1v4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2132 /* trn1 */, ARM64::TRN1v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2132 /* trn1 */, ARM64::TRN1v8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2132 /* trn1 */, ARM64::TRN1v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2132 /* trn1 */, ARM64::TRN1v16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2132 /* trn1 */, ARM64::TRN1v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 2132 /* trn1 */, ARM64::TRN1v2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2132 /* trn1 */, ARM64::TRN1v4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2132 /* trn1 */, ARM64::TRN1v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2132 /* trn1 */, ARM64::TRN1v8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2132 /* trn1 */, ARM64::TRN1v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2137 /* trn2 */, ARM64::TRN2v16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2137 /* trn2 */, ARM64::TRN2v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2137 /* trn2 */, ARM64::TRN2v2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2137 /* trn2 */, ARM64::TRN2v4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2137 /* trn2 */, ARM64::TRN2v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2137 /* trn2 */, ARM64::TRN2v8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2137 /* trn2 */, ARM64::TRN2v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2137 /* trn2 */, ARM64::TRN2v16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2137 /* trn2 */, ARM64::TRN2v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 2137 /* trn2 */, ARM64::TRN2v2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2137 /* trn2 */, ARM64::TRN2v4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2137 /* trn2 */, ARM64::TRN2v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2137 /* trn2 */, ARM64::TRN2v8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2137 /* trn2 */, ARM64::TRN2v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2142 /* tst */, ARM64::ANDSWrs, Convert__regWZR__Reg1_0__Reg1_1__imm_0, 0, { MCK_GPR32, MCK_GPR32 }, },
  { 2142 /* tst */, ARM64::ANDSWri, Convert__regWZR__Reg1_0__LogicalImm321_1, 0, { MCK_GPR32, MCK_LogicalImm32 }, },
  { 2142 /* tst */, ARM64::ANDSXrs, Convert__regXZR__Reg1_0__Reg1_1__imm_0, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 2142 /* tst */, ARM64::ANDSXri, Convert__regXZR__Reg1_0__LogicalImm641_1, 0, { MCK_GPR64, MCK_LogicalImm64 }, },
  { 2142 /* tst */, ARM64::ANDSWrs, Convert__regWZR__Reg1_0__Reg1_1__Shifter1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_Shifter }, },
  { 2142 /* tst */, ARM64::ANDSXrs, Convert__regXZR__Reg1_0__Reg1_1__Shifter1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_Shifter }, },
  { 2146 /* uaba */, ARM64::UABAv16i8, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2146 /* uaba */, ARM64::UABAv2i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2146 /* uaba */, ARM64::UABAv4i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2146 /* uaba */, ARM64::UABAv4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2146 /* uaba */, ARM64::UABAv8i8, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2146 /* uaba */, ARM64::UABAv8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2146 /* uaba */, ARM64::UABAv16i8, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2146 /* uaba */, ARM64::UABAv2i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2146 /* uaba */, ARM64::UABAv4i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2146 /* uaba */, ARM64::UABAv4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2146 /* uaba */, ARM64::UABAv8i8, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2146 /* uaba */, ARM64::UABAv8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2151 /* uabal */, ARM64::UABALv2i32_v2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2151 /* uabal */, ARM64::UABALv4i16_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2151 /* uabal */, ARM64::UABALv8i8_v8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2151 /* uabal */, ARM64::UABALv2i32_v2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2151 /* uabal */, ARM64::UABALv4i16_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2151 /* uabal */, ARM64::UABALv8i8_v8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2157 /* uabal2 */, ARM64::UABALv4i32_v2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2157 /* uabal2 */, ARM64::UABALv8i16_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2157 /* uabal2 */, ARM64::UABALv16i8_v8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2157 /* uabal2 */, ARM64::UABALv4i32_v2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2157 /* uabal2 */, ARM64::UABALv8i16_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2157 /* uabal2 */, ARM64::UABALv16i8_v8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2164 /* uabd */, ARM64::UABDv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2164 /* uabd */, ARM64::UABDv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2164 /* uabd */, ARM64::UABDv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2164 /* uabd */, ARM64::UABDv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2164 /* uabd */, ARM64::UABDv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2164 /* uabd */, ARM64::UABDv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2164 /* uabd */, ARM64::UABDv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2164 /* uabd */, ARM64::UABDv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2164 /* uabd */, ARM64::UABDv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2164 /* uabd */, ARM64::UABDv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2164 /* uabd */, ARM64::UABDv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2164 /* uabd */, ARM64::UABDv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2169 /* uabdl */, ARM64::UABDLv2i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2169 /* uabdl */, ARM64::UABDLv4i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2169 /* uabdl */, ARM64::UABDLv8i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2169 /* uabdl */, ARM64::UABDLv2i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2169 /* uabdl */, ARM64::UABDLv4i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2169 /* uabdl */, ARM64::UABDLv8i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2175 /* uabdl2 */, ARM64::UABDLv4i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2175 /* uabdl2 */, ARM64::UABDLv8i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2175 /* uabdl2 */, ARM64::UABDLv16i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2175 /* uabdl2 */, ARM64::UABDLv4i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2175 /* uabdl2 */, ARM64::UABDLv8i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2175 /* uabdl2 */, ARM64::UABDLv16i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2182 /* uadalp */, ARM64::UADALPv2i32_v1i64, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_1d, MCK_VectorReg, MCK_VectorReg }, },
  { 2182 /* uadalp */, ARM64::UADALPv4i32_v2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 2182 /* uadalp */, ARM64::UADALPv4i16_v2i32, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 2182 /* uadalp */, ARM64::UADALPv8i8_v4i16, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 2182 /* uadalp */, ARM64::UADALPv8i16_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 2182 /* uadalp */, ARM64::UADALPv16i8_v8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 2182 /* uadalp */, ARM64::UADALPv2i32_v1i64, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_1d, MCK_VectorReg, MCK__DOT_2s }, },
  { 2182 /* uadalp */, ARM64::UADALPv4i32_v2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s }, },
  { 2182 /* uadalp */, ARM64::UADALPv4i16_v2i32, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_4h }, },
  { 2182 /* uadalp */, ARM64::UADALPv8i8_v4i16, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_8b }, },
  { 2182 /* uadalp */, ARM64::UADALPv8i16_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h }, },
  { 2182 /* uadalp */, ARM64::UADALPv16i8_v8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b }, },
  { 2189 /* uaddl */, ARM64::UADDLv2i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2189 /* uaddl */, ARM64::UADDLv4i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2189 /* uaddl */, ARM64::UADDLv8i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2189 /* uaddl */, ARM64::UADDLv2i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2189 /* uaddl */, ARM64::UADDLv4i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2189 /* uaddl */, ARM64::UADDLv8i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2195 /* uaddl2 */, ARM64::UADDLv4i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2195 /* uaddl2 */, ARM64::UADDLv8i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2195 /* uaddl2 */, ARM64::UADDLv16i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2195 /* uaddl2 */, ARM64::UADDLv4i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2195 /* uaddl2 */, ARM64::UADDLv8i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2195 /* uaddl2 */, ARM64::UADDLv16i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2202 /* uaddlp */, ARM64::UADDLPv2i32_v1i64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_1d, MCK_VectorReg, MCK_VectorReg }, },
  { 2202 /* uaddlp */, ARM64::UADDLPv4i32_v2i64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 2202 /* uaddlp */, ARM64::UADDLPv4i16_v2i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 2202 /* uaddlp */, ARM64::UADDLPv8i8_v4i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 2202 /* uaddlp */, ARM64::UADDLPv8i16_v4i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 2202 /* uaddlp */, ARM64::UADDLPv16i8_v8i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 2202 /* uaddlp */, ARM64::UADDLPv2i32_v1i64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_1d, MCK_VectorReg, MCK__DOT_2s }, },
  { 2202 /* uaddlp */, ARM64::UADDLPv4i32_v2i64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s }, },
  { 2202 /* uaddlp */, ARM64::UADDLPv4i16_v2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_4h }, },
  { 2202 /* uaddlp */, ARM64::UADDLPv8i8_v4i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_8b }, },
  { 2202 /* uaddlp */, ARM64::UADDLPv8i16_v4i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h }, },
  { 2202 /* uaddlp */, ARM64::UADDLPv16i8_v8i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b }, },
  { 2209 /* uaddlv */, ARM64::UADDLVv16i8v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_FPR16, MCK_VectorReg }, },
  { 2209 /* uaddlv */, ARM64::UADDLVv4i16v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_FPR32, MCK_VectorReg }, },
  { 2209 /* uaddlv */, ARM64::UADDLVv4i32v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_FPR64, MCK_VectorReg }, },
  { 2209 /* uaddlv */, ARM64::UADDLVv8i8v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_FPR16, MCK_VectorReg }, },
  { 2209 /* uaddlv */, ARM64::UADDLVv8i16v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_FPR32, MCK_VectorReg }, },
  { 2209 /* uaddlv */, ARM64::UADDLVv16i8v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR16, MCK_VectorReg, MCK__DOT_16b }, },
  { 2209 /* uaddlv */, ARM64::UADDLVv8i8v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR16, MCK_VectorReg, MCK__DOT_8b }, },
  { 2209 /* uaddlv */, ARM64::UADDLVv4i16v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_4h }, },
  { 2209 /* uaddlv */, ARM64::UADDLVv8i16v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_8h }, },
  { 2209 /* uaddlv */, ARM64::UADDLVv4i32v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR64, MCK_VectorReg, MCK__DOT_4s }, },
  { 2216 /* uaddw */, ARM64::UADDWv2i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2216 /* uaddw */, ARM64::UADDWv4i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2216 /* uaddw */, ARM64::UADDWv8i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2216 /* uaddw */, ARM64::UADDWv2i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s }, },
  { 2216 /* uaddw */, ARM64::UADDWv4i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h }, },
  { 2216 /* uaddw */, ARM64::UADDWv8i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b }, },
  { 2222 /* uaddw2 */, ARM64::UADDWv4i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2222 /* uaddw2 */, ARM64::UADDWv8i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2222 /* uaddw2 */, ARM64::UADDWv16i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2222 /* uaddw2 */, ARM64::UADDWv4i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s }, },
  { 2222 /* uaddw2 */, ARM64::UADDWv8i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h }, },
  { 2222 /* uaddw2 */, ARM64::UADDWv16i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b }, },
  { 2229 /* ubfm */, ARM64::UBFMWri, Convert__Reg1_0__Reg1_1__Imm0_311_2__Imm0_311_3, 0, { MCK_GPR32, MCK_GPR32, MCK_Imm0_31, MCK_Imm0_31 }, },
  { 2229 /* ubfm */, ARM64::UBFMXri, Convert__Reg1_0__Reg1_1__Imm0_631_2__Imm0_631_3, 0, { MCK_GPR64, MCK_GPR64, MCK_Imm0_63, MCK_Imm0_63 }, },
  { 2234 /* ucvtf */, ARM64::UCVTFUWSri, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_GPR32 }, },
  { 2234 /* ucvtf */, ARM64::UCVTFUXSri, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_GPR64 }, },
  { 2234 /* ucvtf */, ARM64::UCVTFv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 2234 /* ucvtf */, ARM64::UCVTFUWDri, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_GPR32 }, },
  { 2234 /* ucvtf */, ARM64::UCVTFUXDri, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_GPR64 }, },
  { 2234 /* ucvtf */, ARM64::UCVTFv1i64, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 2234 /* ucvtf */, ARM64::UCVTFv2f64, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 2234 /* ucvtf */, ARM64::UCVTFv2f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 2234 /* ucvtf */, ARM64::UCVTFv4f32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 2234 /* ucvtf */, ARM64::UCVTFSWSri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_FPR32, MCK_GPR32, MCK_Imm1_32 }, },
  { 2234 /* ucvtf */, ARM64::UCVTFSXSri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_FPR32, MCK_GPR64, MCK_Imm1_64 }, },
  { 2234 /* ucvtf */, ARM64::UCVTFs, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_FPR32, MCK_FPR32, MCK_Imm1_32 }, },
  { 2234 /* ucvtf */, ARM64::UCVTFSWDri, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_FPR64, MCK_GPR32, MCK_Imm1_32 }, },
  { 2234 /* ucvtf */, ARM64::UCVTFSXDri, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_FPR64, MCK_GPR64, MCK_Imm1_64 }, },
  { 2234 /* ucvtf */, ARM64::UCVTFd, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 2234 /* ucvtf */, ARM64::UCVTFv2i64_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_641_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_64 }, },
  { 2234 /* ucvtf */, ARM64::UCVTFv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 2234 /* ucvtf */, ARM64::UCVTFv4i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 2234 /* ucvtf */, ARM64::UCVTFv2f64, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 2234 /* ucvtf */, ARM64::UCVTFv2f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2234 /* ucvtf */, ARM64::UCVTFv4f32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2234 /* ucvtf */, ARM64::UCVTFv2i64_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_641_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_64 }, },
  { 2234 /* ucvtf */, ARM64::UCVTFv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_Imm1_32 }, },
  { 2234 /* ucvtf */, ARM64::UCVTFv4i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_32 }, },
  { 2240 /* udiv */, ARM64::UDIVWr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
  { 2240 /* udiv */, ARM64::UDIVXr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 2245 /* uhadd */, ARM64::UHADDv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2245 /* uhadd */, ARM64::UHADDv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2245 /* uhadd */, ARM64::UHADDv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2245 /* uhadd */, ARM64::UHADDv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2245 /* uhadd */, ARM64::UHADDv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2245 /* uhadd */, ARM64::UHADDv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2245 /* uhadd */, ARM64::UHADDv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2245 /* uhadd */, ARM64::UHADDv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2245 /* uhadd */, ARM64::UHADDv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2245 /* uhadd */, ARM64::UHADDv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2245 /* uhadd */, ARM64::UHADDv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2245 /* uhadd */, ARM64::UHADDv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2251 /* uhsub */, ARM64::UHSUBv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2251 /* uhsub */, ARM64::UHSUBv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2251 /* uhsub */, ARM64::UHSUBv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2251 /* uhsub */, ARM64::UHSUBv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2251 /* uhsub */, ARM64::UHSUBv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2251 /* uhsub */, ARM64::UHSUBv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2251 /* uhsub */, ARM64::UHSUBv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2251 /* uhsub */, ARM64::UHSUBv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2251 /* uhsub */, ARM64::UHSUBv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2251 /* uhsub */, ARM64::UHSUBv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2251 /* uhsub */, ARM64::UHSUBv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2251 /* uhsub */, ARM64::UHSUBv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2257 /* umaddl */, ARM64::UMADDLrrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_GPR64, MCK_GPR32, MCK_GPR32, MCK_GPR64 }, },
  { 2264 /* umax */, ARM64::UMAXv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2264 /* umax */, ARM64::UMAXv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2264 /* umax */, ARM64::UMAXv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2264 /* umax */, ARM64::UMAXv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2264 /* umax */, ARM64::UMAXv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2264 /* umax */, ARM64::UMAXv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2264 /* umax */, ARM64::UMAXv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2264 /* umax */, ARM64::UMAXv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2264 /* umax */, ARM64::UMAXv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2264 /* umax */, ARM64::UMAXv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2264 /* umax */, ARM64::UMAXv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2264 /* umax */, ARM64::UMAXv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2269 /* umaxp */, ARM64::UMAXPv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2269 /* umaxp */, ARM64::UMAXPv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2269 /* umaxp */, ARM64::UMAXPv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2269 /* umaxp */, ARM64::UMAXPv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2269 /* umaxp */, ARM64::UMAXPv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2269 /* umaxp */, ARM64::UMAXPv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2269 /* umaxp */, ARM64::UMAXPv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2269 /* umaxp */, ARM64::UMAXPv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2269 /* umaxp */, ARM64::UMAXPv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2269 /* umaxp */, ARM64::UMAXPv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2269 /* umaxp */, ARM64::UMAXPv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2269 /* umaxp */, ARM64::UMAXPv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2275 /* umaxv */, ARM64::UMAXVv16i8v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_FPR8, MCK_VectorReg }, },
  { 2275 /* umaxv */, ARM64::UMAXVv4i16v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_FPR16, MCK_VectorReg }, },
  { 2275 /* umaxv */, ARM64::UMAXVv4i32v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_FPR32, MCK_VectorReg }, },
  { 2275 /* umaxv */, ARM64::UMAXVv8i8v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_FPR8, MCK_VectorReg }, },
  { 2275 /* umaxv */, ARM64::UMAXVv8i16v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_FPR16, MCK_VectorReg }, },
  { 2275 /* umaxv */, ARM64::UMAXVv16i8v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR8, MCK_VectorReg, MCK__DOT_16b }, },
  { 2275 /* umaxv */, ARM64::UMAXVv8i8v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR8, MCK_VectorReg, MCK__DOT_8b }, },
  { 2275 /* umaxv */, ARM64::UMAXVv4i16v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR16, MCK_VectorReg, MCK__DOT_4h }, },
  { 2275 /* umaxv */, ARM64::UMAXVv8i16v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR16, MCK_VectorReg, MCK__DOT_8h }, },
  { 2275 /* umaxv */, ARM64::UMAXVv4i32v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_4s }, },
  { 2281 /* umin */, ARM64::UMINv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2281 /* umin */, ARM64::UMINv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2281 /* umin */, ARM64::UMINv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2281 /* umin */, ARM64::UMINv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2281 /* umin */, ARM64::UMINv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2281 /* umin */, ARM64::UMINv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2281 /* umin */, ARM64::UMINv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2281 /* umin */, ARM64::UMINv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2281 /* umin */, ARM64::UMINv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2281 /* umin */, ARM64::UMINv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2281 /* umin */, ARM64::UMINv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2281 /* umin */, ARM64::UMINv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2286 /* uminp */, ARM64::UMINPv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2286 /* uminp */, ARM64::UMINPv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2286 /* uminp */, ARM64::UMINPv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2286 /* uminp */, ARM64::UMINPv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2286 /* uminp */, ARM64::UMINPv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2286 /* uminp */, ARM64::UMINPv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2286 /* uminp */, ARM64::UMINPv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2286 /* uminp */, ARM64::UMINPv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2286 /* uminp */, ARM64::UMINPv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2286 /* uminp */, ARM64::UMINPv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2286 /* uminp */, ARM64::UMINPv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2286 /* uminp */, ARM64::UMINPv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2292 /* uminv */, ARM64::UMINVv16i8v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_16b, MCK_FPR8, MCK_VectorReg }, },
  { 2292 /* uminv */, ARM64::UMINVv4i16v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_FPR16, MCK_VectorReg }, },
  { 2292 /* uminv */, ARM64::UMINVv4i32v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_FPR32, MCK_VectorReg }, },
  { 2292 /* uminv */, ARM64::UMINVv8i8v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_FPR8, MCK_VectorReg }, },
  { 2292 /* uminv */, ARM64::UMINVv8i16v, Convert__Reg1_1__VectorReg1_2, 0, { MCK__DOT_8h, MCK_FPR16, MCK_VectorReg }, },
  { 2292 /* uminv */, ARM64::UMINVv16i8v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR8, MCK_VectorReg, MCK__DOT_16b }, },
  { 2292 /* uminv */, ARM64::UMINVv8i8v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR8, MCK_VectorReg, MCK__DOT_8b }, },
  { 2292 /* uminv */, ARM64::UMINVv4i16v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR16, MCK_VectorReg, MCK__DOT_4h }, },
  { 2292 /* uminv */, ARM64::UMINVv8i16v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR16, MCK_VectorReg, MCK__DOT_8h }, },
  { 2292 /* uminv */, ARM64::UMINVv4i32v, Convert__Reg1_0__VectorReg1_1, 0, { MCK_FPR32, MCK_VectorReg, MCK__DOT_4s }, },
  { 2298 /* umlal */, ARM64::UMLALv2i32_v2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2298 /* umlal */, ARM64::UMLALv4i16_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2298 /* umlal */, ARM64::UMLALv8i8_v8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2298 /* umlal */, ARM64::UMLALv2i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 2298 /* umlal */, ARM64::UMLALv4i16_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 2298 /* umlal */, ARM64::UMLALv2i32_v2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2298 /* umlal */, ARM64::UMLALv4i16_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2298 /* umlal */, ARM64::UMLALv8i8_v8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2298 /* umlal */, ARM64::UMLALv2i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 2298 /* umlal */, ARM64::UMLALv4i16_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 2304 /* umlal2 */, ARM64::UMLALv4i32_v2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2304 /* umlal2 */, ARM64::UMLALv8i16_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2304 /* umlal2 */, ARM64::UMLALv16i8_v8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2304 /* umlal2 */, ARM64::UMLALv4i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 2304 /* umlal2 */, ARM64::UMLALv8i16_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 2304 /* umlal2 */, ARM64::UMLALv4i32_v2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2304 /* umlal2 */, ARM64::UMLALv8i16_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2304 /* umlal2 */, ARM64::UMLALv16i8_v8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2304 /* umlal2 */, ARM64::UMLALv4i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 2304 /* umlal2 */, ARM64::UMLALv8i16_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 2311 /* umlsl */, ARM64::UMLSLv2i32_v2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2311 /* umlsl */, ARM64::UMLSLv4i16_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2311 /* umlsl */, ARM64::UMLSLv8i8_v8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2311 /* umlsl */, ARM64::UMLSLv2i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 2311 /* umlsl */, ARM64::UMLSLv4i16_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 2311 /* umlsl */, ARM64::UMLSLv2i32_v2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2311 /* umlsl */, ARM64::UMLSLv4i16_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2311 /* umlsl */, ARM64::UMLSLv8i8_v8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2311 /* umlsl */, ARM64::UMLSLv2i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 2311 /* umlsl */, ARM64::UMLSLv4i16_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 2317 /* umlsl2 */, ARM64::UMLSLv4i32_v2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2317 /* umlsl2 */, ARM64::UMLSLv8i16_v4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2317 /* umlsl2 */, ARM64::UMLSLv16i8_v8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2317 /* umlsl2 */, ARM64::UMLSLv4i32_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 2317 /* umlsl2 */, ARM64::UMLSLv8i16_indexed, Convert__VectorReg1_1__Tie0__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 2317 /* umlsl2 */, ARM64::UMLSLv4i32_v2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2317 /* umlsl2 */, ARM64::UMLSLv8i16_v4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2317 /* umlsl2 */, ARM64::UMLSLv16i8_v8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2317 /* umlsl2 */, ARM64::UMLSLv4i32_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 2317 /* umlsl2 */, ARM64::UMLSLv8i16_indexed, Convert__VectorReg1_0__Tie0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 2324 /* umnegl */, ARM64::UMSUBLrrr, Convert__Reg1_0__Reg1_1__Reg1_2__regXZR, 0, { MCK_GPR64, MCK_GPR32, MCK_GPR32 }, },
  { 2331 /* umov */, ARM64::UMOVvi8, Convert__Reg1_1__VectorReg1_2__VectorIndexB1_3, 0, { MCK__DOT_b, MCK_GPR32, MCK_VectorReg, MCK_VectorIndexB }, },
  { 2331 /* umov */, ARM64::UMOVvi64, Convert__Reg1_1__VectorReg1_2__VectorIndexD1_3, 0, { MCK__DOT_d, MCK_GPR64, MCK_VectorReg, MCK_VectorIndexD }, },
  { 2331 /* umov */, ARM64::UMOVvi16, Convert__Reg1_1__VectorReg1_2__VectorIndexH1_3, 0, { MCK__DOT_h, MCK_GPR32, MCK_VectorReg, MCK_VectorIndexH }, },
  { 2331 /* umov */, ARM64::UMOVvi32, Convert__Reg1_1__VectorReg1_2__VectorIndexS1_3, 0, { MCK__DOT_s, MCK_GPR32, MCK_VectorReg, MCK_VectorIndexS }, },
  { 2331 /* umov */, ARM64::UMOVvi8, Convert__Reg1_0__VectorReg1_1__VectorIndexB1_3, 0, { MCK_GPR32, MCK_VectorReg, MCK__DOT_b, MCK_VectorIndexB }, },
  { 2331 /* umov */, ARM64::UMOVvi16, Convert__Reg1_0__VectorReg1_1__VectorIndexH1_3, 0, { MCK_GPR32, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 2331 /* umov */, ARM64::UMOVvi32, Convert__Reg1_0__VectorReg1_1__VectorIndexS1_3, 0, { MCK_GPR32, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 2331 /* umov */, ARM64::UMOVvi64, Convert__Reg1_0__VectorReg1_1__VectorIndexD1_3, 0, { MCK_GPR64, MCK_VectorReg, MCK__DOT_d, MCK_VectorIndexD }, },
  { 2336 /* umsubl */, ARM64::UMSUBLrrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_GPR64, MCK_GPR32, MCK_GPR32, MCK_GPR64 }, },
  { 2343 /* umulh */, ARM64::UMULHrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
  { 2349 /* umull */, ARM64::UMADDLrrr, Convert__Reg1_0__Reg1_1__Reg1_2__regXZR, 0, { MCK_GPR64, MCK_GPR32, MCK_GPR32 }, },
  { 2349 /* umull */, ARM64::UMULLv2i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2349 /* umull */, ARM64::UMULLv4i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2349 /* umull */, ARM64::UMULLv8i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2349 /* umull */, ARM64::UMULLv2i32_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 2349 /* umull */, ARM64::UMULLv4i16_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 2349 /* umull */, ARM64::UMULLv2i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2349 /* umull */, ARM64::UMULLv4i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2349 /* umull */, ARM64::UMULLv8i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2349 /* umull */, ARM64::UMULLv2i32_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 2349 /* umull */, ARM64::UMULLv4i16_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 2355 /* umull2 */, ARM64::UMULLv4i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2355 /* umull2 */, ARM64::UMULLv8i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2355 /* umull2 */, ARM64::UMULLv16i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2355 /* umull2 */, ARM64::UMULLv4i32_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexS1_4, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexS }, },
  { 2355 /* umull2 */, ARM64::UMULLv8i16_indexed, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3__VectorIndexH1_4, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg, MCK_VectorIndexH }, },
  { 2355 /* umull2 */, ARM64::UMULLv4i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2355 /* umull2 */, ARM64::UMULLv8i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2355 /* umull2 */, ARM64::UMULLv16i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2355 /* umull2 */, ARM64::UMULLv4i32_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexS1_6, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_s, MCK_VectorIndexS }, },
  { 2355 /* umull2 */, ARM64::UMULLv8i16_indexed, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4__VectorIndexH1_6, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_h, MCK_VectorIndexH }, },
  { 2362 /* uqadd */, ARM64::UQADDv1i8, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR8, MCK_FPR8, MCK_FPR8 }, },
  { 2362 /* uqadd */, ARM64::UQADDv1i16, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },
  { 2362 /* uqadd */, ARM64::UQADDv1i32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 2362 /* uqadd */, ARM64::UQADDv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 2362 /* uqadd */, ARM64::UQADDv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2362 /* uqadd */, ARM64::UQADDv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2362 /* uqadd */, ARM64::UQADDv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2362 /* uqadd */, ARM64::UQADDv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2362 /* uqadd */, ARM64::UQADDv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2362 /* uqadd */, ARM64::UQADDv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2362 /* uqadd */, ARM64::UQADDv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2362 /* uqadd */, ARM64::UQADDv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2362 /* uqadd */, ARM64::UQADDv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 2362 /* uqadd */, ARM64::UQADDv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2362 /* uqadd */, ARM64::UQADDv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2362 /* uqadd */, ARM64::UQADDv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2362 /* uqadd */, ARM64::UQADDv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2362 /* uqadd */, ARM64::UQADDv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2368 /* uqrshl */, ARM64::UQRSHLv1i8, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR8, MCK_FPR8, MCK_FPR8 }, },
  { 2368 /* uqrshl */, ARM64::UQRSHLv1i16, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },
  { 2368 /* uqrshl */, ARM64::UQRSHLv1i32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 2368 /* uqrshl */, ARM64::UQRSHLv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 2368 /* uqrshl */, ARM64::UQRSHLv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2368 /* uqrshl */, ARM64::UQRSHLv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2368 /* uqrshl */, ARM64::UQRSHLv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2368 /* uqrshl */, ARM64::UQRSHLv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2368 /* uqrshl */, ARM64::UQRSHLv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2368 /* uqrshl */, ARM64::UQRSHLv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2368 /* uqrshl */, ARM64::UQRSHLv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2368 /* uqrshl */, ARM64::UQRSHLv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2368 /* uqrshl */, ARM64::UQRSHLv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 2368 /* uqrshl */, ARM64::UQRSHLv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2368 /* uqrshl */, ARM64::UQRSHLv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2368 /* uqrshl */, ARM64::UQRSHLv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2368 /* uqrshl */, ARM64::UQRSHLv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2368 /* uqrshl */, ARM64::UQRSHLv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2375 /* uqrshrn */, ARM64::UQRSHRNb, Convert__Reg1_0__Reg1_1__Imm1_81_2, 0, { MCK_FPR8, MCK_FPR16, MCK_Imm1_8 }, },
  { 2375 /* uqrshrn */, ARM64::UQRSHRNh, Convert__Reg1_0__Reg1_1__Imm1_161_2, 0, { MCK_FPR16, MCK_FPR32, MCK_Imm1_16 }, },
  { 2375 /* uqrshrn */, ARM64::UQRSHRNs, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_FPR32, MCK_FPR64, MCK_Imm1_32 }, },
  { 2375 /* uqrshrn */, ARM64::UQRSHRNv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 2375 /* uqrshrn */, ARM64::UQRSHRNv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 2375 /* uqrshrn */, ARM64::UQRSHRNv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 2375 /* uqrshrn */, ARM64::UQRSHRNv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_32 }, },
  { 2375 /* uqrshrn */, ARM64::UQRSHRNv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_16 }, },
  { 2375 /* uqrshrn */, ARM64::UQRSHRNv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_8 }, },
  { 2383 /* uqrshrn2 */, ARM64::UQRSHRNv16i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 2383 /* uqrshrn2 */, ARM64::UQRSHRNv4i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 2383 /* uqrshrn2 */, ARM64::UQRSHRNv8i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 2383 /* uqrshrn2 */, ARM64::UQRSHRNv16i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_8 }, },
  { 2383 /* uqrshrn2 */, ARM64::UQRSHRNv4i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_32 }, },
  { 2383 /* uqrshrn2 */, ARM64::UQRSHRNv8i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_16 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv1i8, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR8, MCK_FPR8, MCK_FPR8 }, },
  { 2392 /* uqshl */, ARM64::UQSHLb, Convert__Reg1_0__Reg1_1__Imm0_71_2, 0, { MCK_FPR8, MCK_FPR8, MCK_Imm0_7 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv1i16, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },
  { 2392 /* uqshl */, ARM64::UQSHLh, Convert__Reg1_0__Reg1_1__Imm0_151_2, 0, { MCK_FPR16, MCK_FPR16, MCK_Imm0_15 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv1i32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 2392 /* uqshl */, ARM64::UQSHLs, Convert__Reg1_0__Reg1_1__Imm0_311_2, 0, { MCK_FPR32, MCK_FPR32, MCK_Imm0_31 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 2392 /* uqshl */, ARM64::UQSHLd, Convert__Reg1_0__Reg1_1__Imm0_631_2, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm0_63 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv16i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_71_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_7 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2392 /* uqshl */, ARM64::UQSHLv2i64_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_631_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_63 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2392 /* uqshl */, ARM64::UQSHLv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_311_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_31 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2392 /* uqshl */, ARM64::UQSHLv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_151_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_15 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2392 /* uqshl */, ARM64::UQSHLv4i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_311_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_31 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2392 /* uqshl */, ARM64::UQSHLv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_71_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_7 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2392 /* uqshl */, ARM64::UQSHLv8i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_151_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_15 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2392 /* uqshl */, ARM64::UQSHLv16i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_71_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_Imm0_7 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv2i64_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_631_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_Imm0_63 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_311_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_Imm0_31 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_151_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_Imm0_15 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv4i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_311_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_Imm0_31 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_71_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_Imm0_7 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv8i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_151_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_Imm0_15 }, },
  { 2392 /* uqshl */, ARM64::UQSHLv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2392 /* uqshl */, ARM64::UQSHLv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 2392 /* uqshl */, ARM64::UQSHLv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2392 /* uqshl */, ARM64::UQSHLv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2392 /* uqshl */, ARM64::UQSHLv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2392 /* uqshl */, ARM64::UQSHLv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2392 /* uqshl */, ARM64::UQSHLv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2398 /* uqshrn */, ARM64::UQSHRNb, Convert__Reg1_0__Reg1_1__Imm1_81_2, 0, { MCK_FPR8, MCK_FPR16, MCK_Imm1_8 }, },
  { 2398 /* uqshrn */, ARM64::UQSHRNh, Convert__Reg1_0__Reg1_1__Imm1_161_2, 0, { MCK_FPR16, MCK_FPR32, MCK_Imm1_16 }, },
  { 2398 /* uqshrn */, ARM64::UQSHRNs, Convert__Reg1_0__Reg1_1__Imm1_321_2, 0, { MCK_FPR32, MCK_FPR64, MCK_Imm1_32 }, },
  { 2398 /* uqshrn */, ARM64::UQSHRNv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 2398 /* uqshrn */, ARM64::UQSHRNv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 2398 /* uqshrn */, ARM64::UQSHRNv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 2398 /* uqshrn */, ARM64::UQSHRNv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_32 }, },
  { 2398 /* uqshrn */, ARM64::UQSHRNv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_16 }, },
  { 2398 /* uqshrn */, ARM64::UQSHRNv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_8 }, },
  { 2405 /* uqshrn2 */, ARM64::UQSHRNv16i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 2405 /* uqshrn2 */, ARM64::UQSHRNv4i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 2405 /* uqshrn2 */, ARM64::UQSHRNv8i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 2405 /* uqshrn2 */, ARM64::UQSHRNv16i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_8 }, },
  { 2405 /* uqshrn2 */, ARM64::UQSHRNv4i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_32 }, },
  { 2405 /* uqshrn2 */, ARM64::UQSHRNv8i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_16 }, },
  { 2413 /* uqsub */, ARM64::UQSUBv1i8, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR8, MCK_FPR8, MCK_FPR8 }, },
  { 2413 /* uqsub */, ARM64::UQSUBv1i16, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },
  { 2413 /* uqsub */, ARM64::UQSUBv1i32, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },
  { 2413 /* uqsub */, ARM64::UQSUBv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 2413 /* uqsub */, ARM64::UQSUBv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2413 /* uqsub */, ARM64::UQSUBv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2413 /* uqsub */, ARM64::UQSUBv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2413 /* uqsub */, ARM64::UQSUBv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2413 /* uqsub */, ARM64::UQSUBv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2413 /* uqsub */, ARM64::UQSUBv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2413 /* uqsub */, ARM64::UQSUBv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2413 /* uqsub */, ARM64::UQSUBv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2413 /* uqsub */, ARM64::UQSUBv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 2413 /* uqsub */, ARM64::UQSUBv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2413 /* uqsub */, ARM64::UQSUBv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2413 /* uqsub */, ARM64::UQSUBv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2413 /* uqsub */, ARM64::UQSUBv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2413 /* uqsub */, ARM64::UQSUBv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2419 /* uqxtn */, ARM64::UQXTNv1i8, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR8, MCK_FPR16 }, },
  { 2419 /* uqxtn */, ARM64::UQXTNv1i16, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR16, MCK_FPR32 }, },
  { 2419 /* uqxtn */, ARM64::UQXTNv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR64 }, },
  { 2419 /* uqxtn */, ARM64::UQXTNv2i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 2419 /* uqxtn */, ARM64::UQXTNv4i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 2419 /* uqxtn */, ARM64::UQXTNv8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 2419 /* uqxtn */, ARM64::UQXTNv2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2d }, },
  { 2419 /* uqxtn */, ARM64::UQXTNv4i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4s }, },
  { 2419 /* uqxtn */, ARM64::UQXTNv8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8h }, },
  { 2425 /* uqxtn2 */, ARM64::UQXTNv16i8, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 2425 /* uqxtn2 */, ARM64::UQXTNv4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 2425 /* uqxtn2 */, ARM64::UQXTNv8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 2425 /* uqxtn2 */, ARM64::UQXTNv16i8, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_8h }, },
  { 2425 /* uqxtn2 */, ARM64::UQXTNv4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_2d }, },
  { 2425 /* uqxtn2 */, ARM64::UQXTNv8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_4s }, },
  { 2432 /* urecpe */, ARM64::URECPEv2i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 2432 /* urecpe */, ARM64::URECPEv4i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 2432 /* urecpe */, ARM64::URECPEv2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2432 /* urecpe */, ARM64::URECPEv4i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2439 /* urhadd */, ARM64::URHADDv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2439 /* urhadd */, ARM64::URHADDv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2439 /* urhadd */, ARM64::URHADDv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2439 /* urhadd */, ARM64::URHADDv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2439 /* urhadd */, ARM64::URHADDv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2439 /* urhadd */, ARM64::URHADDv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2439 /* urhadd */, ARM64::URHADDv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2439 /* urhadd */, ARM64::URHADDv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2439 /* urhadd */, ARM64::URHADDv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2439 /* urhadd */, ARM64::URHADDv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2439 /* urhadd */, ARM64::URHADDv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2439 /* urhadd */, ARM64::URHADDv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2446 /* urshl */, ARM64::URSHLv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 2446 /* urshl */, ARM64::URSHLv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2446 /* urshl */, ARM64::URSHLv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2446 /* urshl */, ARM64::URSHLv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2446 /* urshl */, ARM64::URSHLv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2446 /* urshl */, ARM64::URSHLv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2446 /* urshl */, ARM64::URSHLv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2446 /* urshl */, ARM64::URSHLv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2446 /* urshl */, ARM64::URSHLv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2446 /* urshl */, ARM64::URSHLv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 2446 /* urshl */, ARM64::URSHLv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2446 /* urshl */, ARM64::URSHLv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2446 /* urshl */, ARM64::URSHLv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2446 /* urshl */, ARM64::URSHLv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2446 /* urshl */, ARM64::URSHLv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2452 /* urshr */, ARM64::URSHRd, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 2452 /* urshr */, ARM64::URSHRv16i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 2452 /* urshr */, ARM64::URSHRv2i64_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_641_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_64 }, },
  { 2452 /* urshr */, ARM64::URSHRv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 2452 /* urshr */, ARM64::URSHRv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 2452 /* urshr */, ARM64::URSHRv4i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 2452 /* urshr */, ARM64::URSHRv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 2452 /* urshr */, ARM64::URSHRv8i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 2452 /* urshr */, ARM64::URSHRv16i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_Imm1_8 }, },
  { 2452 /* urshr */, ARM64::URSHRv2i64_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_641_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_64 }, },
  { 2452 /* urshr */, ARM64::URSHRv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_Imm1_32 }, },
  { 2452 /* urshr */, ARM64::URSHRv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_Imm1_16 }, },
  { 2452 /* urshr */, ARM64::URSHRv4i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_32 }, },
  { 2452 /* urshr */, ARM64::URSHRv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_Imm1_8 }, },
  { 2452 /* urshr */, ARM64::URSHRv8i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_16 }, },
  { 2458 /* ursqrte */, ARM64::URSQRTEv2i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 2458 /* ursqrte */, ARM64::URSQRTEv4i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 2458 /* ursqrte */, ARM64::URSQRTEv2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2458 /* ursqrte */, ARM64::URSQRTEv4i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2466 /* ursra */, ARM64::URSRAd, Convert__Reg1_0__Tie0__Reg1_1__Imm1_641_2, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 2466 /* ursra */, ARM64::URSRAv16i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 2466 /* ursra */, ARM64::URSRAv2i64_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_641_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_64 }, },
  { 2466 /* ursra */, ARM64::URSRAv2i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 2466 /* ursra */, ARM64::URSRAv4i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 2466 /* ursra */, ARM64::URSRAv4i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 2466 /* ursra */, ARM64::URSRAv8i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 2466 /* ursra */, ARM64::URSRAv8i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 2466 /* ursra */, ARM64::URSRAv16i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_Imm1_8 }, },
  { 2466 /* ursra */, ARM64::URSRAv2i64_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_641_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_64 }, },
  { 2466 /* ursra */, ARM64::URSRAv2i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_Imm1_32 }, },
  { 2466 /* ursra */, ARM64::URSRAv4i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_Imm1_16 }, },
  { 2466 /* ursra */, ARM64::URSRAv4i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_32 }, },
  { 2466 /* ursra */, ARM64::URSRAv8i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_Imm1_8 }, },
  { 2466 /* ursra */, ARM64::URSRAv8i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_16 }, },
  { 2472 /* ushl */, ARM64::USHLv1i64, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },
  { 2472 /* ushl */, ARM64::USHLv16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2472 /* ushl */, ARM64::USHLv2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2472 /* ushl */, ARM64::USHLv2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2472 /* ushl */, ARM64::USHLv4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2472 /* ushl */, ARM64::USHLv4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2472 /* ushl */, ARM64::USHLv8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2472 /* ushl */, ARM64::USHLv8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2472 /* ushl */, ARM64::USHLv16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2472 /* ushl */, ARM64::USHLv2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 2472 /* ushl */, ARM64::USHLv2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2472 /* ushl */, ARM64::USHLv4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2472 /* ushl */, ARM64::USHLv4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2472 /* ushl */, ARM64::USHLv8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2472 /* ushl */, ARM64::USHLv8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2477 /* ushll */, ARM64::USHLLv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_311_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_31 }, },
  { 2477 /* ushll */, ARM64::USHLLv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_151_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_15 }, },
  { 2477 /* ushll */, ARM64::USHLLv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_71_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_7 }, },
  { 2477 /* ushll */, ARM64::USHLLv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_311_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_Imm0_31 }, },
  { 2477 /* ushll */, ARM64::USHLLv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_151_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_Imm0_15 }, },
  { 2477 /* ushll */, ARM64::USHLLv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_71_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b, MCK_Imm0_7 }, },
  { 2483 /* ushll2 */, ARM64::USHLLv4i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_311_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_31 }, },
  { 2483 /* ushll2 */, ARM64::USHLLv8i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_151_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_15 }, },
  { 2483 /* ushll2 */, ARM64::USHLLv16i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm0_71_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm0_7 }, },
  { 2483 /* ushll2 */, ARM64::USHLLv4i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_311_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_Imm0_31 }, },
  { 2483 /* ushll2 */, ARM64::USHLLv8i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_151_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_Imm0_15 }, },
  { 2483 /* ushll2 */, ARM64::USHLLv16i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm0_71_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b, MCK_Imm0_7 }, },
  { 2490 /* ushr */, ARM64::USHRd, Convert__Reg1_0__Reg1_1__Imm1_641_2, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 2490 /* ushr */, ARM64::USHRv16i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 2490 /* ushr */, ARM64::USHRv2i64_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_641_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_64 }, },
  { 2490 /* ushr */, ARM64::USHRv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 2490 /* ushr */, ARM64::USHRv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 2490 /* ushr */, ARM64::USHRv4i32_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 2490 /* ushr */, ARM64::USHRv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 2490 /* ushr */, ARM64::USHRv8i16_shift, Convert__VectorReg1_1__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 2490 /* ushr */, ARM64::USHRv16i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_Imm1_8 }, },
  { 2490 /* ushr */, ARM64::USHRv2i64_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_641_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_64 }, },
  { 2490 /* ushr */, ARM64::USHRv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_Imm1_32 }, },
  { 2490 /* ushr */, ARM64::USHRv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_Imm1_16 }, },
  { 2490 /* ushr */, ARM64::USHRv4i32_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_32 }, },
  { 2490 /* ushr */, ARM64::USHRv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_Imm1_8 }, },
  { 2490 /* ushr */, ARM64::USHRv8i16_shift, Convert__VectorReg1_0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_16 }, },
  { 2495 /* usqadd */, ARM64::USQADDv1i8, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR8, MCK_FPR8 }, },
  { 2495 /* usqadd */, ARM64::USQADDv1i16, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR16, MCK_FPR16 }, },
  { 2495 /* usqadd */, ARM64::USQADDv1i32, Convert__Reg1_0__Reg1_1, 0, { MCK_FPR32, MCK_FPR32 }, },
  { 2495 /* usqadd */, ARM64::USQADDv1i64, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FPR64, MCK_FPR64 }, },
  { 2495 /* usqadd */, ARM64::USQADDv16i8, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 2495 /* usqadd */, ARM64::USQADDv2i64, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 2495 /* usqadd */, ARM64::USQADDv2i32, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 2495 /* usqadd */, ARM64::USQADDv4i16, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 2495 /* usqadd */, ARM64::USQADDv4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 2495 /* usqadd */, ARM64::USQADDv8i8, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 2495 /* usqadd */, ARM64::USQADDv8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 2495 /* usqadd */, ARM64::USQADDv16i8, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2495 /* usqadd */, ARM64::USQADDv2i64, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 2495 /* usqadd */, ARM64::USQADDv2i32, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2495 /* usqadd */, ARM64::USQADDv4i16, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2495 /* usqadd */, ARM64::USQADDv4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2495 /* usqadd */, ARM64::USQADDv8i8, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2495 /* usqadd */, ARM64::USQADDv8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2502 /* usra */, ARM64::USRAd, Convert__Reg1_0__Tie0__Reg1_1__Imm1_641_2, 0, { MCK_FPR64, MCK_FPR64, MCK_Imm1_64 }, },
  { 2502 /* usra */, ARM64::USRAv16i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 2502 /* usra */, ARM64::USRAv2i64_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_641_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_64 }, },
  { 2502 /* usra */, ARM64::USRAv2i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 2502 /* usra */, ARM64::USRAv4i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 2502 /* usra */, ARM64::USRAv4i32_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_321_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_32 }, },
  { 2502 /* usra */, ARM64::USRAv8i8_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_81_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_8 }, },
  { 2502 /* usra */, ARM64::USRAv8i16_shift, Convert__VectorReg1_1__Tie0__VectorReg1_2__Imm1_161_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_Imm1_16 }, },
  { 2502 /* usra */, ARM64::USRAv16i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_Imm1_8 }, },
  { 2502 /* usra */, ARM64::USRAv2i64_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_641_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_Imm1_64 }, },
  { 2502 /* usra */, ARM64::USRAv2i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_Imm1_32 }, },
  { 2502 /* usra */, ARM64::USRAv4i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_Imm1_16 }, },
  { 2502 /* usra */, ARM64::USRAv4i32_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_321_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_Imm1_32 }, },
  { 2502 /* usra */, ARM64::USRAv8i8_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_81_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_Imm1_8 }, },
  { 2502 /* usra */, ARM64::USRAv8i16_shift, Convert__VectorReg1_0__Tie0__VectorReg1_2__Imm1_161_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_Imm1_16 }, },
  { 2507 /* usubl */, ARM64::USUBLv2i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2507 /* usubl */, ARM64::USUBLv4i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2507 /* usubl */, ARM64::USUBLv8i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2507 /* usubl */, ARM64::USUBLv2i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2507 /* usubl */, ARM64::USUBLv4i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2507 /* usubl */, ARM64::USUBLv8i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2513 /* usubl2 */, ARM64::USUBLv4i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2513 /* usubl2 */, ARM64::USUBLv8i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2513 /* usubl2 */, ARM64::USUBLv16i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2513 /* usubl2 */, ARM64::USUBLv4i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2513 /* usubl2 */, ARM64::USUBLv8i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2513 /* usubl2 */, ARM64::USUBLv16i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2520 /* usubw */, ARM64::USUBWv2i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2520 /* usubw */, ARM64::USUBWv4i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2520 /* usubw */, ARM64::USUBWv8i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2520 /* usubw */, ARM64::USUBWv2i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s }, },
  { 2520 /* usubw */, ARM64::USUBWv4i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h }, },
  { 2520 /* usubw */, ARM64::USUBWv8i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b }, },
  { 2526 /* usubw2 */, ARM64::USUBWv4i32_v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2526 /* usubw2 */, ARM64::USUBWv8i16_v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2526 /* usubw2 */, ARM64::USUBWv16i8_v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2526 /* usubw2 */, ARM64::USUBWv4i32_v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s }, },
  { 2526 /* usubw2 */, ARM64::USUBWv8i16_v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h }, },
  { 2526 /* usubw2 */, ARM64::USUBWv16i8_v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b }, },
  { 2533 /* uxtb */, ARM64::UBFMWri, Convert__Reg1_0__Reg1_1__imm_0__imm_7, 0, { MCK_GPR32, MCK_GPR32 }, },
  { 2533 /* uxtb */, ARM64::UBFMXri, Convert__Reg1_0__Reg1_1__imm_0__imm_7, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 2538 /* uxth */, ARM64::UBFMWri, Convert__Reg1_0__Reg1_1__imm_0__imm_15, 0, { MCK_GPR32, MCK_GPR32 }, },
  { 2538 /* uxth */, ARM64::UBFMXri, Convert__Reg1_0__Reg1_1__imm_0__imm_15, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 2543 /* uxtl */, ARM64::USHLLv2i32_shift, Convert__VectorReg1_1__VectorReg1_2__imm_0, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 2543 /* uxtl */, ARM64::USHLLv4i16_shift, Convert__VectorReg1_1__VectorReg1_2__imm_0, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 2543 /* uxtl */, ARM64::USHLLv8i8_shift, Convert__VectorReg1_1__VectorReg1_2__imm_0, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 2543 /* uxtl */, ARM64::USHLLv2i32_shift, Convert__VectorReg1_0__VectorReg1_2__imm_0, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2s }, },
  { 2543 /* uxtl */, ARM64::USHLLv4i16_shift, Convert__VectorReg1_0__VectorReg1_2__imm_0, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4h }, },
  { 2543 /* uxtl */, ARM64::USHLLv8i8_shift, Convert__VectorReg1_0__VectorReg1_2__imm_0, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8b }, },
  { 2548 /* uxtl2 */, ARM64::USHLLv4i32_shift, Convert__VectorReg1_1__VectorReg1_2__imm_0, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg }, },
  { 2548 /* uxtl2 */, ARM64::USHLLv8i16_shift, Convert__VectorReg1_1__VectorReg1_2__imm_0, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 2548 /* uxtl2 */, ARM64::USHLLv16i8_shift, Convert__VectorReg1_1__VectorReg1_2__imm_0, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 2548 /* uxtl2 */, ARM64::USHLLv4i32_shift, Convert__VectorReg1_0__VectorReg1_2__imm_0, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_4s }, },
  { 2548 /* uxtl2 */, ARM64::USHLLv8i16_shift, Convert__VectorReg1_0__VectorReg1_2__imm_0, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_8h }, },
  { 2548 /* uxtl2 */, ARM64::USHLLv16i8_shift, Convert__VectorReg1_0__VectorReg1_2__imm_0, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_16b }, },
  { 2554 /* uxtw */, ARM64::UBFMXri, Convert__Reg1_0__Reg1_1__imm_0__imm_31, 0, { MCK_GPR64, MCK_GPR64 }, },
  { 2559 /* uzp1 */, ARM64::UZP1v16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2559 /* uzp1 */, ARM64::UZP1v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2559 /* uzp1 */, ARM64::UZP1v2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2559 /* uzp1 */, ARM64::UZP1v4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2559 /* uzp1 */, ARM64::UZP1v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2559 /* uzp1 */, ARM64::UZP1v8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2559 /* uzp1 */, ARM64::UZP1v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2559 /* uzp1 */, ARM64::UZP1v16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2559 /* uzp1 */, ARM64::UZP1v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 2559 /* uzp1 */, ARM64::UZP1v2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2559 /* uzp1 */, ARM64::UZP1v4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2559 /* uzp1 */, ARM64::UZP1v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2559 /* uzp1 */, ARM64::UZP1v8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2559 /* uzp1 */, ARM64::UZP1v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2564 /* uzp2 */, ARM64::UZP2v16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2564 /* uzp2 */, ARM64::UZP2v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2564 /* uzp2 */, ARM64::UZP2v2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2564 /* uzp2 */, ARM64::UZP2v4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2564 /* uzp2 */, ARM64::UZP2v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2564 /* uzp2 */, ARM64::UZP2v8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2564 /* uzp2 */, ARM64::UZP2v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2564 /* uzp2 */, ARM64::UZP2v16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2564 /* uzp2 */, ARM64::UZP2v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 2564 /* uzp2 */, ARM64::UZP2v2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2564 /* uzp2 */, ARM64::UZP2v4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2564 /* uzp2 */, ARM64::UZP2v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2564 /* uzp2 */, ARM64::UZP2v8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2564 /* uzp2 */, ARM64::UZP2v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2569 /* wfe */, ARM64::HINT, Convert__imm_2, 0, {  }, },
  { 2573 /* wfi */, ARM64::HINT, Convert__imm_3, 0, {  }, },
  { 2577 /* xtn */, ARM64::XTNv2i32, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg }, },
  { 2577 /* xtn */, ARM64::XTNv4i16, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg }, },
  { 2577 /* xtn */, ARM64::XTNv8i8, Convert__VectorReg1_1__VectorReg1_2, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg }, },
  { 2577 /* xtn */, ARM64::XTNv2i32, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2d }, },
  { 2577 /* xtn */, ARM64::XTNv4i16, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4s }, },
  { 2577 /* xtn */, ARM64::XTNv8i8, Convert__VectorReg1_0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8h }, },
  { 2581 /* xtn2 */, ARM64::XTNv16i8, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg }, },
  { 2581 /* xtn2 */, ARM64::XTNv4i32, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg }, },
  { 2581 /* xtn2 */, ARM64::XTNv8i16, Convert__VectorReg1_1__Tie0__VectorReg1_2, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg }, },
  { 2581 /* xtn2 */, ARM64::XTNv16i8, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_8h }, },
  { 2581 /* xtn2 */, ARM64::XTNv4i32, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_2d }, },
  { 2581 /* xtn2 */, ARM64::XTNv8i16, Convert__VectorReg1_0__Tie0__VectorReg1_2, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_4s }, },
  { 2586 /* yield */, ARM64::HINT, Convert__imm_1, 0, {  }, },
  { 2592 /* zip1 */, ARM64::ZIP1v16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2592 /* zip1 */, ARM64::ZIP1v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2592 /* zip1 */, ARM64::ZIP1v2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2592 /* zip1 */, ARM64::ZIP1v4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2592 /* zip1 */, ARM64::ZIP1v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2592 /* zip1 */, ARM64::ZIP1v8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2592 /* zip1 */, ARM64::ZIP1v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2592 /* zip1 */, ARM64::ZIP1v16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2592 /* zip1 */, ARM64::ZIP1v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 2592 /* zip1 */, ARM64::ZIP1v2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2592 /* zip1 */, ARM64::ZIP1v4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2592 /* zip1 */, ARM64::ZIP1v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2592 /* zip1 */, ARM64::ZIP1v8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2592 /* zip1 */, ARM64::ZIP1v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
  { 2597 /* zip2 */, ARM64::ZIP2v16i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_16b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2597 /* zip2 */, ARM64::ZIP2v2i64, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2d, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2597 /* zip2 */, ARM64::ZIP2v2i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_2s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2597 /* zip2 */, ARM64::ZIP2v4i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2597 /* zip2 */, ARM64::ZIP2v4i32, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_4s, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2597 /* zip2 */, ARM64::ZIP2v8i8, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8b, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2597 /* zip2 */, ARM64::ZIP2v8i16, Convert__VectorReg1_1__VectorReg1_2__VectorReg1_3, 0, { MCK__DOT_8h, MCK_VectorReg, MCK_VectorReg, MCK_VectorReg }, },
  { 2597 /* zip2 */, ARM64::ZIP2v16i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b, MCK_VectorReg, MCK__DOT_16b }, },
  { 2597 /* zip2 */, ARM64::ZIP2v2i64, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d, MCK_VectorReg, MCK__DOT_2d }, },
  { 2597 /* zip2 */, ARM64::ZIP2v2i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s, MCK_VectorReg, MCK__DOT_2s }, },
  { 2597 /* zip2 */, ARM64::ZIP2v4i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h, MCK_VectorReg, MCK__DOT_4h }, },
  { 2597 /* zip2 */, ARM64::ZIP2v4i32, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s, MCK_VectorReg, MCK__DOT_4s }, },
  { 2597 /* zip2 */, ARM64::ZIP2v8i8, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b, MCK_VectorReg, MCK__DOT_8b }, },
  { 2597 /* zip2 */, ARM64::ZIP2v8i16, Convert__VectorReg1_0__VectorReg1_2__VectorReg1_4, 0, { MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h, MCK_VectorReg, MCK__DOT_8h }, },
};

bool ARM64AsmParser::
mnemonicIsValid(StringRef Mnemonic, unsigned VariantID) {
  // Find the appropriate table for this asm variant.
  const MatchEntry *Start, *End;
  switch (VariantID) {
  default: // unreachable
  case 0: Start = MatchTable0; End = array_endof(MatchTable0); break;
  }
  // Search the table.
  std::pair<const MatchEntry*, const MatchEntry*> MnemonicRange =
    std::equal_range(Start, End, Mnemonic, LessOpcode());
  return MnemonicRange.first != MnemonicRange.second;
}

unsigned ARM64AsmParser::
MatchInstructionImpl(const SmallVectorImpl<MCParsedAsmOperand*> &Operands,
                     MCInst &Inst,
unsigned &ErrorInfo, bool matchingInlineAsm, unsigned VariantID) {
  // Eliminate obvious mismatches.
  if (Operands.size() > 8) {
    ErrorInfo = 8;
    return Match_InvalidOperand;
  }

  // Get the current feature set.
  unsigned AvailableFeatures = getAvailableFeatures();

  // Get the instruction mnemonic, which is the first token.
  StringRef Mnemonic = ((ARM64Operand*)Operands[0])->getToken();

  // Some state to try to produce better error messages.
  bool HadMatchOtherThanFeatures = false;
  bool HadMatchOtherThanPredicate = false;
  unsigned RetCode = Match_InvalidOperand;
  unsigned MissingFeatures = ~0U;
  // Set ErrorInfo to the operand that mismatches if it is
  // wrong for all instances of the instruction.
  ErrorInfo = ~0U;
  // Find the appropriate table for this asm variant.
  const MatchEntry *Start, *End;
  switch (VariantID) {
  default: // unreachable
  case 0: Start = MatchTable0; End = array_endof(MatchTable0); break;
  }
  // Search the table.
  std::pair<const MatchEntry*, const MatchEntry*> MnemonicRange =
    std::equal_range(Start, End, Mnemonic, LessOpcode());

  // Return a more specific error code if no mnemonics match.
  if (MnemonicRange.first == MnemonicRange.second)
    return Match_MnemonicFail;

  for (const MatchEntry *it = MnemonicRange.first, *ie = MnemonicRange.second;
       it != ie; ++it) {
    // equal_range guarantees that instruction mnemonic matches.
    assert(Mnemonic == it->getMnemonic());
    bool OperandsValid = true;
    for (unsigned i = 0; i != 7; ++i) {
      if (i + 1 >= Operands.size()) {
        OperandsValid = (it->Classes[i] == InvalidMatchClass);
        if (!OperandsValid) ErrorInfo = i + 1;
        break;
      }
      unsigned Diag = validateOperandClass(Operands[i+1],
                                           (MatchClassKind)it->Classes[i]);
      if (Diag == Match_Success)
        continue;
      // If the generic handler indicates an invalid operand
      // failure, check for a special case.
      if (Diag == Match_InvalidOperand) {
        Diag = validateTargetOperandClass(Operands[i+1],
                                           (MatchClassKind)it->Classes[i]);
        if (Diag == Match_Success)
          continue;
      }
      // If this operand is broken for all of the instances of this
      // mnemonic, keep track of it so we can report loc info.
      // If we already had a match that only failed due to a
      // target predicate, that diagnostic is preferred.
      if (!HadMatchOtherThanPredicate &&
          (it == MnemonicRange.first || ErrorInfo <= i+1)) {
        ErrorInfo = i+1;
        // InvalidOperand is the default. Prefer specificity.
        if (Diag != Match_InvalidOperand)
          RetCode = Diag;
      }
      // Otherwise, just reject this instance of the mnemonic.
      OperandsValid = false;
      break;
    }

    if (!OperandsValid) continue;
    if ((AvailableFeatures & it->RequiredFeatures) != it->RequiredFeatures) {
      HadMatchOtherThanFeatures = true;
      unsigned NewMissingFeatures = it->RequiredFeatures & ~AvailableFeatures;
      if (CountPopulation_32(NewMissingFeatures) <=
          CountPopulation_32(MissingFeatures))
        MissingFeatures = NewMissingFeatures;
      continue;
    }

    if (matchingInlineAsm) {
      Inst.setOpcode(it->Opcode);
      convertToMapAndConstraints(it->ConvertFn, Operands);
      return Match_Success;
    }

    // We have selected a definite instruction, convert the parsed
    // operands into the appropriate MCInst.
    convertToMCInst(it->ConvertFn, Inst, it->Opcode, Operands);

    // We have a potential match. Check the target predicate to
    // handle any context sensitive constraints.
    unsigned MatchResult;
    if ((MatchResult = checkTargetMatchPredicate(Inst)) != Match_Success) {
      Inst.clear();
      RetCode = MatchResult;
      HadMatchOtherThanPredicate = true;
      continue;
    }

    return Match_Success;
  }

  // Okay, we had no match.  Try to return a useful error code.
  if (HadMatchOtherThanPredicate || !HadMatchOtherThanFeatures)
    return RetCode;

  // Missing feature matches return which features were missing
  ErrorInfo = MissingFeatures;
  return Match_MissingFeature;
}

namespace {
  struct OperandMatchEntry {
    uint8_t RequiredFeatures;
    uint16_t Mnemonic;
    uint8_t Class;
    uint8_t OperandMask;

    StringRef getMnemonic() const {
      return StringRef(MnemonicTable + Mnemonic + 1,
                       MnemonicTable[Mnemonic]);
    }
  };

  // Predicate for searching for an opcode.
  struct LessOpcodeOperand {
    bool operator()(const OperandMatchEntry &LHS, StringRef RHS) {
      return LHS.getMnemonic()  < RHS;
    }
    bool operator()(StringRef LHS, const OperandMatchEntry &RHS) {
      return LHS < RHS.getMnemonic();
    }
    bool operator()(const OperandMatchEntry &LHS, const OperandMatchEntry &RHS) {
      return LHS.getMnemonic() < RHS.getMnemonic();
    }
  };
} // end anonymous namespace.

static const OperandMatchEntry OperandMatchTable[1044] = {
  /* Operand List Mask, Mnemonic, Operand Class, Features */
  { 0, 45 /* adr */, MCK_AdrLabel, 2 /* 1 */ },
  { 0, 49 /* adrp */, MCK_AdrpLabel, 2 /* 1 */ },
  { 0, 291 /* dmb */, MCK_Barrier, 1 /* 0 */ },
  { 0, 300 /* dsb */, MCK_Barrier, 1 /* 0 */ },
  { 0, 652 /* fmov */, MCK_FPImm, 2 /* 1 */ },
  { 0, 652 /* fmov */, MCK_FPImm, 2 /* 1 */ },
  { 0, 652 /* fmov */, MCK_FPImm, 4 /* 2 */ },
  { 0, 652 /* fmov */, MCK_FPImm, 4 /* 2 */ },
  { 0, 652 /* fmov */, MCK_FPImm, 4 /* 2 */ },
  { 0, 652 /* fmov */, MCK_FPImm, 4 /* 2 */ },
  { 0, 652 /* fmov */, MCK_FPImm, 4 /* 2 */ },
  { 0, 652 /* fmov */, MCK_FPImm, 4 /* 2 */ },
  { 0, 813 /* isb */, MCK_Barrier, 1 /* 0 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 817 /* ld1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 821 /* ld1r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 826 /* ld2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 830 /* ld2r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 835 /* ld3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 839 /* ld3r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 844 /* ld4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 848 /* ld4r */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1101 /* mrs */, MCK_SystemRegister, 2 /* 1 */ },
  { 0, 1105 /* msr */, MCK_SystemCPSRField, 1 /* 0 */ },
  { 0, 1105 /* msr */, MCK_SystemRegister, 1 /* 0 */ },
  { 0, 1179 /* prfm */, MCK_Prefetch, 1 /* 0 */ },
  { 0, 1179 /* prfm */, MCK_Prefetch, 1 /* 0 */ },
  { 0, 1179 /* prfm */, MCK_Prefetch, 1 /* 0 */ },
  { 0, 1184 /* prfum */, MCK_Prefetch, 1 /* 0 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1909 /* st1 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1913 /* st2 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1917 /* st3 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 2 /* 1 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 4 /* 2 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 1921 /* st4 */, MCK_MemorySIMDNoIndex, 8 /* 3 */ },
  { 0, 2106 /* sys */, MCK_SysCR, 6 /* 1, 2 */ },
  { 0, 2106 /* sys */, MCK_SysCR, 6 /* 1, 2 */ },
  { 0, 2110 /* sysl */, MCK_SysCR, 12 /* 2, 3 */ },
};

ARM64AsmParser::OperandMatchResultTy ARM64AsmParser::
tryCustomParseOperand(SmallVectorImpl<MCParsedAsmOperand*> &Operands,
                      unsigned MCK) {

  switch(MCK) {
  case MCK_AdrLabel:
    return tryParseAdrLabel(Operands);
  case MCK_AdrpLabel:
    return tryParseAdrpLabel(Operands);
  case MCK_Barrier:
    return tryParseBarrierOperand(Operands);
  case MCK_FPImm:
    return tryParseFPImm(Operands);
  case MCK_MemorySIMDNoIndex:
    return tryParseNoIndexMemory(Operands);
  case MCK_Prefetch:
    return tryParsePrefetch(Operands);
  case MCK_SysCR:
    return tryParseSysCROperand(Operands);
  case MCK_SystemCPSRField:
    return tryParseCPSRField(Operands);
  case MCK_SystemRegister:
    return tryParseSystemRegister(Operands);
  default:
    return MatchOperand_NoMatch;
  }
  return MatchOperand_NoMatch;
}

ARM64AsmParser::OperandMatchResultTy ARM64AsmParser::
MatchOperandParserImpl(SmallVectorImpl<MCParsedAsmOperand*> &Operands,
                       StringRef Mnemonic) {
  // Get the current feature set.
  unsigned AvailableFeatures = getAvailableFeatures();

  // Get the next operand index.
  unsigned NextOpNum = Operands.size()-1;
  // Search the table.
  std::pair<const OperandMatchEntry*, const OperandMatchEntry*> MnemonicRange =
    std::equal_range(OperandMatchTable, OperandMatchTable+1044, Mnemonic,
                     LessOpcodeOperand());

  if (MnemonicRange.first == MnemonicRange.second)
    return MatchOperand_NoMatch;

  for (const OperandMatchEntry *it = MnemonicRange.first,
       *ie = MnemonicRange.second; it != ie; ++it) {
    // equal_range guarantees that instruction mnemonic matches.
    assert(Mnemonic == it->getMnemonic());

    // check if the available features match
    if ((AvailableFeatures & it->RequiredFeatures) != it->RequiredFeatures) {
      continue;
    }

    // check if the operand in question has a custom parser.
    if (!(it->OperandMask & (1 << NextOpNum)))
      continue;

    // call custom parse method to handle the operand
    OperandMatchResultTy Result = tryCustomParseOperand(Operands, it->Class);
    if (Result != MatchOperand_NoMatch)
      return Result;
  }

  // Okay, we had no match.
  return MatchOperand_NoMatch;
}

#endif // GET_MATCHER_IMPLEMENTATION

