{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1615059409554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615059409554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 06 21:36:49 2021 " "Processing started: Sat Mar 06 21:36:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615059409554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1615059409554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyFirstProject -c MyFirstProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyFirstProject -c MyFirstProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1615059409554 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1615059409898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myfirstproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file myfirstproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MyFirstProject " "Found entity 1: MyFirstProject" {  } { { "MyFirstProject.bdf" "" { Schematic "C:/altera/13.0sp1/lab_1/MyFirstProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615059409992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615059409992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dec_2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dec_2_4 " "Found entity 1: dec_2_4" {  } { { "dec_2_4.bdf" "" { Schematic "C:/altera/13.0sp1/lab_1/dec_2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615059409992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615059409992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.bdf" "" { Schematic "C:/altera/13.0sp1/lab_1/mux_4_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615059409992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615059409992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "C:/altera/13.0sp1/lab_1/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615059409992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615059409992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_dff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file my_dff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my_dff " "Found entity 1: my_dff" {  } { { "my_dff.bdf" "" { Schematic "C:/altera/13.0sp1/lab_1/my_dff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615059409992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615059409992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_jkff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file my_jkff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my_jkff " "Found entity 1: my_jkff" {  } { { "my_jkff.bdf" "" { Schematic "C:/altera/13.0sp1/lab_1/my_jkff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615059410007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615059410007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_tff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file my_tff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my_tff " "Found entity 1: my_tff" {  } { { "my_tff.bdf" "" { Schematic "C:/altera/13.0sp1/lab_1/my_tff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615059410007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615059410007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mux_4_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file my_mux_4_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my_mux_4_1 " "Found entity 1: my_mux_4_1" {  } { { "my_mux_4_1.bdf" "" { Schematic "C:/altera/13.0sp1/lab_1/my_mux_4_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615059410007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615059410007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file my_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my_register " "Found entity 1: my_register" {  } { { "my_register.bdf" "" { Schematic "C:/altera/13.0sp1/lab_1/my_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615059410007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615059410007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_register " "Elaborating entity \"my_register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1615059410039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 mux_4_1:inst " "Elaborating entity \"mux_4_1\" for hierarchy \"mux_4_1:inst\"" {  } { { "my_register.bdf" "inst" { Schematic "C:/altera/13.0sp1/lab_1/my_register.bdf" { { 184 120 280 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615059410054 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "my_dff_3 my_dff_3~_emulated my_dff_3~1 " "Register \"my_dff_3\" is converted into an equivalent circuit using register \"my_dff_3~_emulated\" and latch \"my_dff_3~1\"" {  } { { "my_register.bdf" "" { Schematic "C:/altera/13.0sp1/lab_1/my_register.bdf" { { 32 192 272 96 "my_dff_3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1615059410460 "|my_register|my_dff_3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "my_dff_2 my_dff_2~_emulated my_dff_3~1 " "Register \"my_dff_2\" is converted into an equivalent circuit using register \"my_dff_2~_emulated\" and latch \"my_dff_3~1\"" {  } { { "my_register.bdf" "" { Schematic "C:/altera/13.0sp1/lab_1/my_register.bdf" { { 32 408 488 96 "my_dff_2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1615059410460 "|my_register|my_dff_2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "my_dff_1 my_dff_1~_emulated my_dff_3~1 " "Register \"my_dff_1\" is converted into an equivalent circuit using register \"my_dff_1~_emulated\" and latch \"my_dff_3~1\"" {  } { { "my_register.bdf" "" { Schematic "C:/altera/13.0sp1/lab_1/my_register.bdf" { { 32 608 688 96 "my_dff_1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1615059410460 "|my_register|my_dff_1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "my_dff_0 my_dff_0~_emulated my_dff_3~1 " "Register \"my_dff_0\" is converted into an equivalent circuit using register \"my_dff_0~_emulated\" and latch \"my_dff_3~1\"" {  } { { "my_register.bdf" "" { Schematic "C:/altera/13.0sp1/lab_1/my_register.bdf" { { 32 816 896 96 "my_dff_0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1615059410460 "|my_register|my_dff_0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1615059410460 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1615059410632 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615059410632 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1615059410648 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1615059410648 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1615059410648 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1615059410648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "440 " "Peak virtual memory: 440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615059410664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 06 21:36:50 2021 " "Processing ended: Sat Mar 06 21:36:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615059410664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615059410664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615059410664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615059410664 ""}
