{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 08:47:11 2023 " "Info: Processing started: Sun Apr 16 08:47:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab -c lab " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab -c lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab " "Info: Found entity 1: lab" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab " "Info: Elaborating entity \"lab\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_current_state lab.v(87) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(87): variable \"sub_current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A lab.v(91) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(91): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B lab.v(91) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(91): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A lab.v(97) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(97): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B lab.v(97) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(97): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp lab.v(97) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(97): variable \"temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A lab.v(103) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(103): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B lab.v(103) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(103): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp2 lab.v(103) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(103): variable \"temp2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A lab.v(109) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(109): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B lab.v(109) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(109): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp3 lab.v(109) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(109): variable \"temp3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab.v(112) " "Warning (10230): Verilog HDL assignment warning at lab.v(112): truncated value with size 32 to match size of target (1)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab.v(113) " "Warning (10230): Verilog HDL assignment warning at lab.v(113): truncated value with size 32 to match size of target (1)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab.v(87) " "Warning (10270): Verilog HDL Case Statement warning at lab.v(87): incomplete case statement has no default case item" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 87 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lab.v(87) " "Info (10264): Verilog HDL Case Statement information at lab.v(87): all case item expressions in this case statement are onehot" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 87 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "and_current_state lab.v(117) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(117): variable \"and_current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A lab.v(121) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(121): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B lab.v(121) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(121): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A lab.v(126) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(126): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B lab.v(126) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(126): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A lab.v(131) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(131): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B lab.v(131) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(131): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A lab.v(136) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(136): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B lab.v(136) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(136): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab.v(138) " "Warning (10230): Verilog HDL assignment warning at lab.v(138): truncated value with size 32 to match size of target (1)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab.v(139) " "Warning (10230): Verilog HDL assignment warning at lab.v(139): truncated value with size 32 to match size of target (1)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab.v(117) " "Warning (10270): Verilog HDL Case Statement warning at lab.v(117): incomplete case statement has no default case item" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 117 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lab.v(117) " "Info (10264): Verilog HDL Case Statement information at lab.v(117): all case item expressions in this case statement are onehot" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 117 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_current_state lab.v(144) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(144): variable \"add_current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A lab.v(148) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(148): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B lab.v(148) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(148): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A lab.v(154) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(154): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B lab.v(154) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(154): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp lab.v(154) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(154): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A lab.v(160) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(160): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B lab.v(160) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(160): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp2 lab.v(160) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(160): variable \"tmp2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A lab.v(166) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(166): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B lab.v(166) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(166): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp3 lab.v(166) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(166): variable \"tmp3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab.v(169) " "Warning (10230): Verilog HDL assignment warning at lab.v(169): truncated value with size 32 to match size of target (1)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab.v(170) " "Warning (10230): Verilog HDL assignment warning at lab.v(170): truncated value with size 32 to match size of target (1)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab.v(144) " "Warning (10270): Verilog HDL Case Statement warning at lab.v(144): incomplete case statement has no default case item" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 144 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lab.v(144) " "Info (10264): Verilog HDL Case Statement information at lab.v(144): all case item expressions in this case statement are onehot" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 144 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x_or_current_state lab.v(175) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(175): variable \"x_or_current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A lab.v(179) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(179): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B lab.v(179) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(179): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A lab.v(184) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(184): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B lab.v(184) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(184): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A lab.v(189) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(189): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B lab.v(189) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(189): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A lab.v(194) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(194): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B lab.v(194) " "Warning (10235): Verilog HDL Always Construct warning at lab.v(194): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab.v(196) " "Warning (10230): Verilog HDL assignment warning at lab.v(196): truncated value with size 32 to match size of target (1)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab.v(197) " "Warning (10230): Verilog HDL assignment warning at lab.v(197): truncated value with size 32 to match size of target (1)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab.v(175) " "Warning (10270): Verilog HDL Case Statement warning at lab.v(175): incomplete case statement has no default case item" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 175 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lab.v(175) " "Info (10264): Verilog HDL Case Statement information at lab.v(175): all case item expressions in this case statement are onehot" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 175 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp lab.v(84) " "Warning (10240): Verilog HDL Always Construct warning at lab.v(84): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C lab.v(84) " "Warning (10240): Verilog HDL Always Construct warning at lab.v(84): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Carry lab.v(84) " "Warning (10240): Verilog HDL Always Construct warning at lab.v(84): inferring latch(es) for variable \"Carry\", which holds its previous value in one or more paths through the always construct" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp2 lab.v(84) " "Warning (10240): Verilog HDL Always Construct warning at lab.v(84): inferring latch(es) for variable \"temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp3 lab.v(84) " "Warning (10240): Verilog HDL Always Construct warning at lab.v(84): inferring latch(es) for variable \"temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp4 lab.v(84) " "Warning (10240): Verilog HDL Always Construct warning at lab.v(84): inferring latch(es) for variable \"temp4\", which holds its previous value in one or more paths through the always construct" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zero lab.v(84) " "Warning (10240): Verilog HDL Always Construct warning at lab.v(84): inferring latch(es) for variable \"Zero\", which holds its previous value in one or more paths through the always construct" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sign lab.v(84) " "Warning (10240): Verilog HDL Always Construct warning at lab.v(84): inferring latch(es) for variable \"Sign\", which holds its previous value in one or more paths through the always construct" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp lab.v(84) " "Warning (10240): Verilog HDL Always Construct warning at lab.v(84): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp2 lab.v(84) " "Warning (10240): Verilog HDL Always Construct warning at lab.v(84): inferring latch(es) for variable \"tmp2\", which holds its previous value in one or more paths through the always construct" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp3 lab.v(84) " "Warning (10240): Verilog HDL Always Construct warning at lab.v(84): inferring latch(es) for variable \"tmp3\", which holds its previous value in one or more paths through the always construct" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp4 lab.v(84) " "Warning (10240): Verilog HDL Always Construct warning at lab.v(84): inferring latch(es) for variable \"tmp4\", which holds its previous value in one or more paths through the always construct" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sign lab.v(174) " "Info (10041): Inferred latch for \"Sign\" at lab.v(174)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero lab.v(174) " "Info (10041): Inferred latch for \"Zero\" at lab.v(174)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry lab.v(174) " "Info (10041): Inferred latch for \"Carry\" at lab.v(174)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] lab.v(174) " "Info (10041): Inferred latch for \"C\[0\]\" at lab.v(174)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] lab.v(174) " "Info (10041): Inferred latch for \"C\[1\]\" at lab.v(174)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] lab.v(174) " "Info (10041): Inferred latch for \"C\[2\]\" at lab.v(174)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] lab.v(174) " "Info (10041): Inferred latch for \"C\[3\]\" at lab.v(174)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp3\[1\] lab.v(143) " "Info (10041): Inferred latch for \"tmp3\[1\]\" at lab.v(143)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp2\[1\] lab.v(143) " "Info (10041): Inferred latch for \"tmp2\[1\]\" at lab.v(143)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] lab.v(143) " "Info (10041): Inferred latch for \"tmp\[1\]\" at lab.v(143)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[1\] lab.v(86) " "Info (10041): Inferred latch for \"temp3\[1\]\" at lab.v(86)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[1\] lab.v(86) " "Info (10041): Inferred latch for \"temp2\[1\]\" at lab.v(86)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] lab.v(86) " "Info (10041): Inferred latch for \"temp\[1\]\" at lab.v(86)" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Sign\$latch C\[3\]\$latch " "Info: Duplicate LATCH primitive \"Sign\$latch\" merged with LATCH primitive \"C\[3\]\$latch\"" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "C\[0\]\$latch " "Warning: Latch C\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA and_current_state.and2__S1 " "Warning: Ports D and ENA on the latch are fed by the same signal and_current_state.and2__S1" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "C\[1\]\$latch " "Warning: Latch C\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.do_x_or " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.do_x_or" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "C\[2\]\$latch " "Warning: Latch C\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.do_x_or " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.do_x_or" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "C\[3\]\$latch " "Warning: Latch C\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.do_x_or " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.do_x_or" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Carry\$latch " "Warning: Latch Carry\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.do_x_or " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.do_x_or" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Zero\$latch " "Warning: Latch Zero\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.do_x_or " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.do_x_or" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 18 " "Info: 18 registers lost all their fanouts during netlist optimizations. The first 18 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_or_next_state~15 " "Info: Register \"x_or_next_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_or_next_state~16 " "Info: Register \"x_or_next_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_or_current_state~15 " "Info: Register \"x_or_current_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_or_current_state~16 " "Info: Register \"x_or_current_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "add_next_state~15 " "Info: Register \"add_next_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "add_next_state~16 " "Info: Register \"add_next_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "add_current_state~15 " "Info: Register \"add_current_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "add_current_state~16 " "Info: Register \"add_current_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "and_next_state~15 " "Info: Register \"and_next_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "and_next_state~16 " "Info: Register \"and_next_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "and_current_state~15 " "Info: Register \"and_current_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "and_current_state~16 " "Info: Register \"and_current_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sub_next_state~15 " "Info: Register \"sub_next_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sub_next_state~16 " "Info: Register \"sub_next_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sub_current_state~15 " "Info: Register \"sub_current_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sub_current_state~16 " "Info: Register \"sub_current_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "current_state~42 " "Info: Register \"current_state~42\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "current_state~43 " "Info: Register \"current_state~43\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Info: Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "133 " "Info: Implemented 133 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 08:47:13 2023 " "Info: Processing ended: Sun Apr 16 08:47:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
