Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Nov 18 11:09:26 2021
| Host         : DESKTOP-U5LPIJT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ALUtop_timing_summary_routed.rpt -pb ALUtop_timing_summary_routed.pb -rpx ALUtop_timing_summary_routed.rpx -warn_on_violation
| Design       : ALUtop
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  19          
TIMING-20  Warning           Non-clocked latch              13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (15)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ALU/result_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ALU/result_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkdiv/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: load/op1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: load/op2_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.740        0.000                      0                   17        0.158        0.000                      0                   17        3.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.740        0.000                      0                   17        0.158        0.000                      0                   17        3.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 2.046ns (40.168%)  route 3.048ns (59.832%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[6]/Q
                         net (fo=2, routed)           0.964     6.811    clkdiv/count_reg[6]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.935 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.801     7.736    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.405     8.265    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.389 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.876     9.265    clkdiv/tc__14
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     9.389 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.389    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.921 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.036    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  clkdiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.150    clkdiv/count_reg[8]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.484 r  clkdiv/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.484    clkdiv/count_reg[12]_i_1_n_6
    SLICE_X36Y51         FDCE                                         r  clkdiv/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.563    14.921    clkdiv/count_reg[0]_0
    SLICE_X36Y51         FDCE                                         r  clkdiv/count_reg[13]/C
                         clock pessimism              0.276    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X36Y51         FDCE (Setup_fdce_C_D)        0.062    15.224    clkdiv/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 2.025ns (39.921%)  route 3.048ns (60.079%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[6]/Q
                         net (fo=2, routed)           0.964     6.811    clkdiv/count_reg[6]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.935 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.801     7.736    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.405     8.265    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.389 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.876     9.265    clkdiv/tc__14
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     9.389 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.389    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.921 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.036    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  clkdiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.150    clkdiv/count_reg[8]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.463 r  clkdiv/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.463    clkdiv/count_reg[12]_i_1_n_4
    SLICE_X36Y51         FDCE                                         r  clkdiv/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.563    14.921    clkdiv/count_reg[0]_0
    SLICE_X36Y51         FDCE                                         r  clkdiv/count_reg[15]/C
                         clock pessimism              0.276    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X36Y51         FDCE (Setup_fdce_C_D)        0.062    15.224    clkdiv/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 1.951ns (39.031%)  route 3.048ns (60.969%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[6]/Q
                         net (fo=2, routed)           0.964     6.811    clkdiv/count_reg[6]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.935 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.801     7.736    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.405     8.265    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.389 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.876     9.265    clkdiv/tc__14
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     9.389 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.389    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.921 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.036    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  clkdiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.150    clkdiv/count_reg[8]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.389 r  clkdiv/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.389    clkdiv/count_reg[12]_i_1_n_5
    SLICE_X36Y51         FDCE                                         r  clkdiv/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.563    14.921    clkdiv/count_reg[0]_0
    SLICE_X36Y51         FDCE                                         r  clkdiv/count_reg[14]/C
                         clock pessimism              0.276    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X36Y51         FDCE (Setup_fdce_C_D)        0.062    15.224    clkdiv/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.935ns (38.835%)  route 3.048ns (61.165%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[6]/Q
                         net (fo=2, routed)           0.964     6.811    clkdiv/count_reg[6]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.935 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.801     7.736    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.405     8.265    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.389 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.876     9.265    clkdiv/tc__14
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     9.389 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.389    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.921 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.036    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  clkdiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.150    clkdiv/count_reg[8]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.373 r  clkdiv/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.373    clkdiv/count_reg[12]_i_1_n_7
    SLICE_X36Y51         FDCE                                         r  clkdiv/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.563    14.921    clkdiv/count_reg[0]_0
    SLICE_X36Y51         FDCE                                         r  clkdiv/count_reg[12]/C
                         clock pessimism              0.276    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X36Y51         FDCE (Setup_fdce_C_D)        0.062    15.224    clkdiv/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 1.932ns (38.798%)  route 3.048ns (61.202%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[6]/Q
                         net (fo=2, routed)           0.964     6.811    clkdiv/count_reg[6]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.935 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.801     7.736    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.405     8.265    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.389 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.876     9.265    clkdiv/tc__14
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     9.389 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.389    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.921 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.036    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.370 r  clkdiv/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.370    clkdiv/count_reg[8]_i_1_n_6
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.563    14.921    clkdiv/count_reg[0]_0
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[9]/C
                         clock pessimism              0.276    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X36Y50         FDCE (Setup_fdce_C_D)        0.062    15.224    clkdiv/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 1.911ns (38.539%)  route 3.048ns (61.461%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[6]/Q
                         net (fo=2, routed)           0.964     6.811    clkdiv/count_reg[6]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.935 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.801     7.736    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.405     8.265    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.389 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.876     9.265    clkdiv/tc__14
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     9.389 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.389    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.921 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.036    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.349 r  clkdiv/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.349    clkdiv/count_reg[8]_i_1_n_4
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.563    14.921    clkdiv/count_reg[0]_0
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[11]/C
                         clock pessimism              0.276    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X36Y50         FDCE (Setup_fdce_C_D)        0.062    15.224    clkdiv/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.837ns (37.608%)  route 3.048ns (62.392%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[6]/Q
                         net (fo=2, routed)           0.964     6.811    clkdiv/count_reg[6]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.935 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.801     7.736    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.405     8.265    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.389 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.876     9.265    clkdiv/tc__14
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     9.389 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.389    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.921 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.036    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.275 r  clkdiv/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.275    clkdiv/count_reg[8]_i_1_n_5
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.563    14.921    clkdiv/count_reg[0]_0
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[10]/C
                         clock pessimism              0.276    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X36Y50         FDCE (Setup_fdce_C_D)        0.062    15.224    clkdiv/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.821ns (37.403%)  route 3.048ns (62.597%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[6]/Q
                         net (fo=2, routed)           0.964     6.811    clkdiv/count_reg[6]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.935 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.801     7.736    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.405     8.265    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.389 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.876     9.265    clkdiv/tc__14
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     9.389 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.389    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.921 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.036    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.259 r  clkdiv/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.259    clkdiv/count_reg[8]_i_1_n_7
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.563    14.921    clkdiv/count_reg[0]_0
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[8]/C
                         clock pessimism              0.276    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X36Y50         FDCE (Setup_fdce_C_D)        0.062    15.224    clkdiv/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.818ns (37.370%)  route 3.047ns (62.630%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[6]/Q
                         net (fo=2, routed)           0.964     6.811    clkdiv/count_reg[6]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.935 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.801     7.736    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.405     8.265    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.389 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.876     9.265    clkdiv/tc__14
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     9.389 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.389    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.921 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.255 r  clkdiv/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.255    clkdiv/count_reg[4]_i_1_n_6
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.579    14.937    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[5]/C
                         clock pessimism              0.453    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X36Y49         FDCE (Setup_fdce_C_D)        0.062    15.417    clkdiv/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 1.797ns (37.098%)  route 3.047ns (62.902%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[6]/Q
                         net (fo=2, routed)           0.964     6.811    clkdiv/count_reg[6]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.935 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.801     7.736    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.405     8.265    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.389 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.876     9.265    clkdiv/tc__14
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     9.389 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.389    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.921 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.234 r  clkdiv/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.234    clkdiv/count_reg[4]_i_1_n_4
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.579    14.937    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[7]/C
                         clock pessimism              0.453    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X36Y49         FDCE (Setup_fdce_C_D)        0.062    15.417    clkdiv/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                  5.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.269%)  route 0.173ns (32.731%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.471    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clkdiv/count_reg[7]/Q
                         net (fo=2, routed)           0.172     1.784    clkdiv/count_reg[7]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  clkdiv/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.829    clkdiv/count[4]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.944 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  clkdiv/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    clkdiv/count_reg[8]_i_1_n_7
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.982    clkdiv/count_reg[0]_0
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[8]/C
                         clock pessimism             -0.247     1.735    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.105     1.840    clkdiv/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.366ns (67.938%)  route 0.173ns (32.062%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.471    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clkdiv/count_reg[7]/Q
                         net (fo=2, routed)           0.172     1.784    clkdiv/count_reg[7]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  clkdiv/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.829    clkdiv/count[4]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.944 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  clkdiv/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    clkdiv/count_reg[8]_i_1_n_5
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.982    clkdiv/count_reg[0]_0
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[10]/C
                         clock pessimism             -0.247     1.735    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.105     1.840    clkdiv/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.391ns (69.360%)  route 0.173ns (30.640%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.471    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clkdiv/count_reg[7]/Q
                         net (fo=2, routed)           0.172     1.784    clkdiv/count_reg[7]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  clkdiv/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.829    clkdiv/count[4]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.944 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.035 r  clkdiv/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.035    clkdiv/count_reg[8]_i_1_n_4
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.982    clkdiv/count_reg[0]_0
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[11]/C
                         clock pessimism             -0.247     1.735    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.105     1.840    clkdiv/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.391ns (69.360%)  route 0.173ns (30.640%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.471    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clkdiv/count_reg[7]/Q
                         net (fo=2, routed)           0.172     1.784    clkdiv/count_reg[7]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  clkdiv/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.829    clkdiv/count[4]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.944 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.035 r  clkdiv/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.035    clkdiv/count_reg[8]_i_1_n_6
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.982    clkdiv/count_reg[0]_0
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[9]/C
                         clock pessimism             -0.247     1.735    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.105     1.840    clkdiv/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.394ns (69.522%)  route 0.173ns (30.478%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.471    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clkdiv/count_reg[7]/Q
                         net (fo=2, routed)           0.172     1.784    clkdiv/count_reg[7]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  clkdiv/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.829    clkdiv/count[4]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.944 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  clkdiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    clkdiv/count_reg[8]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.038 r  clkdiv/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.038    clkdiv/count_reg[12]_i_1_n_7
    SLICE_X36Y51         FDCE                                         r  clkdiv/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.982    clkdiv/count_reg[0]_0
    SLICE_X36Y51         FDCE                                         r  clkdiv/count_reg[12]/C
                         clock pessimism             -0.247     1.735    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.105     1.840    clkdiv/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.405ns (70.102%)  route 0.173ns (29.898%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.471    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clkdiv/count_reg[7]/Q
                         net (fo=2, routed)           0.172     1.784    clkdiv/count_reg[7]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  clkdiv/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.829    clkdiv/count[4]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.944 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  clkdiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    clkdiv/count_reg[8]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.049 r  clkdiv/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.049    clkdiv/count_reg[12]_i_1_n_5
    SLICE_X36Y51         FDCE                                         r  clkdiv/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.982    clkdiv/count_reg[0]_0
    SLICE_X36Y51         FDCE                                         r  clkdiv/count_reg[14]/C
                         clock pessimism             -0.247     1.735    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.105     1.840    clkdiv/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.296ns (49.807%)  route 0.298ns (50.193%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.465    clkdiv/count_reg[0]_0
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  clkdiv/count_reg[10]/Q
                         net (fo=2, routed)           0.065     1.671    clkdiv/count_reg[10]
    SLICE_X37Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.716 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.233     1.949    clkdiv/tc__14
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.994 r  clkdiv/count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.994    clkdiv/count[0]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.059 r  clkdiv/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.059    clkdiv/count_reg[0]_i_1_n_6
    SLICE_X36Y48         FDCE                                         r  clkdiv/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     1.987    clkdiv/count_reg[0]_0
    SLICE_X36Y48         FDCE                                         r  clkdiv/count_reg[1]/C
                         clock pessimism             -0.247     1.740    
    SLICE_X36Y48         FDCE (Hold_fdce_C_D)         0.105     1.845    clkdiv/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.294ns (48.623%)  route 0.311ns (51.377%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.465    clkdiv/count_reg[0]_0
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  clkdiv/count_reg[10]/Q
                         net (fo=2, routed)           0.065     1.671    clkdiv/count_reg[10]
    SLICE_X37Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.716 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.246     1.962    clkdiv/tc__14
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.045     2.007 r  clkdiv/count[4]_i_2/O
                         net (fo=1, routed)           0.000     2.007    clkdiv/count[4]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.070 r  clkdiv/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.070    clkdiv/count_reg[4]_i_1_n_4
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     1.987    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[7]/C
                         clock pessimism             -0.247     1.740    
    SLICE_X36Y49         FDCE (Hold_fdce_C_D)         0.105     1.845    clkdiv/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.297ns (48.581%)  route 0.314ns (51.419%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.465    clkdiv/count_reg[0]_0
    SLICE_X36Y50         FDCE                                         r  clkdiv/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  clkdiv/count_reg[10]/Q
                         net (fo=2, routed)           0.065     1.671    clkdiv/count_reg[10]
    SLICE_X37Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.716 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.249     1.965    clkdiv/tc__14
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.045     2.010 r  clkdiv/count[4]_i_3/O
                         net (fo=1, routed)           0.000     2.010    clkdiv/count[4]_i_3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.076 r  clkdiv/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.076    clkdiv/count_reg[4]_i_1_n_5
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     1.987    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[6]/C
                         clock pessimism             -0.247     1.740    
    SLICE_X36Y49         FDCE (Hold_fdce_C_D)         0.105     1.845    clkdiv/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.430ns (71.342%)  route 0.173ns (28.658%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.471    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clkdiv/count_reg[7]/Q
                         net (fo=2, routed)           0.172     1.784    clkdiv/count_reg[7]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  clkdiv/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.829    clkdiv/count[4]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.944 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  clkdiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    clkdiv/count_reg[8]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.074 r  clkdiv/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.074    clkdiv/count_reg[12]_i_1_n_6
    SLICE_X36Y51         FDCE                                         r  clkdiv/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.982    clkdiv/count_reg[0]_0
    SLICE_X36Y51         FDCE                                         r  clkdiv/count_reg[13]/C
                         clock pessimism             -0.247     1.735    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.105     1.840    clkdiv/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y51    clkdiv/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48    clkdiv/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50    clkdiv/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50    clkdiv/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y51    clkdiv/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y51    clkdiv/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y51    clkdiv/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y51    clkdiv/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48    clkdiv/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y51    clkdiv/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y51    clkdiv/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y48    clkdiv/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y48    clkdiv/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y50    clkdiv/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y50    clkdiv/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y50    clkdiv/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y50    clkdiv/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y51    clkdiv/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y51    clkdiv/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y51    clkdiv/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y51    clkdiv/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y48    clkdiv/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y48    clkdiv/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y50    clkdiv/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y50    clkdiv/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y50    clkdiv/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y50    clkdiv/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y51    clkdiv/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y51    clkdiv/count_reg[12]/C



