Search.setIndex({envversion:42,terms:{all:0,test_value16:0,skip:0,pack_mem:0,binari:0,invalid:0,program:0,test_16bit:0,input:0,must:0,arrai:0,bin:0,testpackmem:0,sourc:0,string:0,variou:0,format:0,read:0,test_invalid_v:0,clvmem:0,test_empty_arrai:0,bit:0,pack_val:0,level:0,iter:0,contain:0,small:0,page:0,set:0,methodnam:0,sampl:0,pass:0,successfulli:0,test_check_hskmem:0,index:0,seqmem:0,correctli:0,clock:0,testpackv:0,content:0,written:0,"new":0,correct:0,each:0,differ:0,testuploadtofpga:0,from:0,valu:0,convert:0,test_value8:0,outsid:0,chang:0,seq_mem:0,produc:0,load:0,rang:0,via:0,modul:0,regmem:0,housekeep:0,select:0,size:0,given:0,memtyp:0,creat:0,val:0,memori:0,fmt:0,regist:0,empti:0,compon:0,write_fil:0,type:0,valueerror:0,fpga:0,search:0,specifi:0,appropri:0,hskmem:0,concaten:0,none:0,setupclass:0,provid:0,alter:0,test_upd:0,test_check_prgmem:0,pack:0,control:0,reg_mem:0,stream:0,ani:0,test_fpga:0,file:0,upload_to_fpga:0,fpe:0,test_64bit:0,self:0,dac:0,hsk_sel_mem:0,write:0,test_check_seqmem:0,other:0,fname:0,test:0,voltag:0,prg_mem:0,sequenc:0,wrong:0,rais:0,"class":0,volt_mem:0,prgmem:0,classmethod:0,test_8bit:0,get_32bit:0,test_check_regmem:0,allow:0,ccd:0,runtest:0,order:0},objtypes:{"0":"py:module","1":"py:classmethod","2":"py:method","3":"py:function","4":"py:class"},objnames:{"0":["py","module","Python module"],"1":["py","classmethod","Python class method"],"2":["py","method","Python method"],"3":["py","function","Python function"],"4":["py","class","Python class"]},filenames:["index"],titles:["Welcome to fpgabin&#8217;s documentation!"],objects:{"":{test_fpga:[0,0,0,"-"],fpga:[0,0,0,"-"]},"test_fpga.TestPackMem":{test_empty_array:[0,2,1,""],test_value8:[0,2,1,""],test_value16:[0,2,1,""]},fpga:{SeqMem:[0,4,1,""],MemType:[0,4,1,""],PrgMem:[0,4,1,""],RegMem:[0,4,1,""],CLVMem:[0,4,1,""],upload_to_fpga:[0,3,1,""],HskMem:[0,4,1,""]},"fpga.MemType":{write_file:[0,2,1,""],pack_val:[0,2,1,""],pack_mem:[0,2,1,""]},test_fpga:{TestPackMem:[0,4,1,""],TestUploadToFPGA:[0,4,1,""],TestPackVal:[0,4,1,""]},"test_fpga.TestUploadToFPGA":{setUpClass:[0,1,1,""],test_update:[0,2,1,""],get_32bit:[0,2,1,""],test_check_regmem:[0,2,1,""],test_check_seqmem:[0,2,1,""],test_check_hskmem:[0,2,1,""],test_check_prgmem:[0,2,1,""]},"test_fpga.TestPackVal":{test_64bit:[0,2,1,""],test_invalid_vals:[0,2,1,""],test_8bit:[0,2,1,""],test_16bit:[0,2,1,""]}},titleterms:{indic:0,document:0,welcom:0,fpgabin:0,tabl:0}})