-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Bert_layer_Self_attention is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v75_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v75_ce0 : OUT STD_LOGIC;
    v75_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v76_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v76_ce0 : OUT STD_LOGIC;
    v76_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v77_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v77_ce0 : OUT STD_LOGIC;
    v77_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v78_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v78_ce0 : OUT STD_LOGIC;
    v78_we0 : OUT STD_LOGIC;
    v78_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_690_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_690_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_690_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_690_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_690_p_ce : OUT STD_LOGIC;
    grp_fu_694_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_694_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_694_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_694_p_ce : OUT STD_LOGIC;
    grp_fu_698_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_698_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_698_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_698_p_ce : OUT STD_LOGIC );
end;


architecture behav of Bert_layer_Self_attention is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (23 downto 0) := "000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (23 downto 0) := "000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (23 downto 0) := "000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (23 downto 0) := "000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (23 downto 0) := "000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (23 downto 0) := "000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (23 downto 0) := "000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (23 downto 0) := "000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (23 downto 0) := "001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (23 downto 0) := "010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal add_ln172_fu_274_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln172_reg_443 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_fu_280_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_reg_448 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln172_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln69_fu_295_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln69_reg_457 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_s_fu_301_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_reg_462 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal sub_ln89_fu_330_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln89_reg_467 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal add_ln108_fu_343_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln108_reg_476 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln108_fu_337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inp_sumRow_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_sumRow_load_reg_486 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal sub_ln111_fu_374_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln111_reg_491 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal add_ln141_fu_387_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln141_reg_499 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal empty_374_fu_417_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_374_reg_504 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal tmp_30_fu_424_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_30_reg_509 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal v64_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal v64_ce0 : STD_LOGIC;
    signal v64_we0 : STD_LOGIC;
    signal v64_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v64_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v64_ce1 : STD_LOGIC;
    signal v64_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_sumRow_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inp_sumRow_ce0 : STD_LOGIC;
    signal inp_sumRow_we0 : STD_LOGIC;
    signal inp_sumRow_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v28_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v28_ce0 : STD_LOGIC;
    signal v28_we0 : STD_LOGIC;
    signal v28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v28_ce1 : STD_LOGIC;
    signal v28_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Q_h_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Q_h_ce0 : STD_LOGIC;
    signal Q_h_we0 : STD_LOGIC;
    signal Q_h_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal K_h_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_h_ce0 : STD_LOGIC;
    signal K_h_we0 : STD_LOGIC;
    signal K_h_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_h_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal V_h_ce0 : STD_LOGIC;
    signal V_h_we0 : STD_LOGIC;
    signal V_h_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v88_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v88_ce0 : STD_LOGIC;
    signal v88_we0 : STD_LOGIC;
    signal v88_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v88_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v88_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal v88_ce1 : STD_LOGIC;
    signal v88_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v89_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v89_ce0 : STD_LOGIC;
    signal v89_we0 : STD_LOGIC;
    signal v89_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v90_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal v90_ce0 : STD_LOGIC;
    signal v90_we0 : STD_LOGIC;
    signal v90_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v90_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v75_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v75_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v76_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v76_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v77_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v77_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_Q_h_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_Q_h_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_K_h_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_K_h_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_ce1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_j_back1_fu_197_v28_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_j_back1_fu_197_v28_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j3_fu_204_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j3_fu_204_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j3_fu_204_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j3_fu_204_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j3_fu_204_v88_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_j3_fu_204_v88_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j3_fu_204_v88_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j3_fu_204_v88_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_j3_fu_204_v88_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_j3_fu_204_v88_ce1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_inp_sumRow_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_inp_sumRow_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v88_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v88_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_j4_fu_222_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j4_fu_222_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j4_fu_222_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j4_fu_222_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_j4_fu_222_v88_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_j4_fu_222_v88_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j4_fu_222_v88_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j4_fu_222_v88_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_j4_fu_222_v88_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_j4_fu_222_v88_ce1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v90_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v90_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v89_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v89_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_V_h_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_V_h_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_ce1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_j_back2_fu_253_v64_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Self_attention_Pipeline_l_j_back2_fu_253_v64_ce0 : STD_LOGIC;
    signal i1_reg_124 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal i2_reg_136 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal i4_reg_148 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_block_state17_on_subcall_done : BOOLEAN;
    signal grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start_reg : STD_LOGIC := '0';
    signal grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start_reg : STD_LOGIC := '0';
    signal grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln69_fu_289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start_reg : STD_LOGIC := '0';
    signal grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_Self_attention_Pipeline_l_j3_fu_204_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start_reg : STD_LOGIC := '0';
    signal grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start_reg : STD_LOGIC := '0';
    signal grp_Self_attention_Pipeline_l_j4_fu_222_ap_start_reg : STD_LOGIC := '0';
    signal grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln141_fu_381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln108_fu_349_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal h_fu_72 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_25_fu_318_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_24_fu_310_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln89_fu_326_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_362_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_26_fu_354_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_fu_370_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_405_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_28_fu_397_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_cast_fu_413_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_514_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_514_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_514_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_514_ce : STD_LOGIC;
    signal grp_fu_518_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_518_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_518_ce : STD_LOGIC;
    signal grp_fu_522_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Bert_layer_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Q_h_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce0 : OUT STD_LOGIC;
        Q_h_we0 : OUT STD_LOGIC;
        Q_h_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        K_h_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce0 : OUT STD_LOGIC;
        K_h_we0 : OUT STD_LOGIC;
        K_h_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        V_h_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_ce0 : OUT STD_LOGIC;
        V_h_we0 : OUT STD_LOGIC;
        V_h_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp : IN STD_LOGIC_VECTOR (9 downto 0);
        v75_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v75_ce0 : OUT STD_LOGIC;
        v75_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v76_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v76_ce0 : OUT STD_LOGIC;
        v76_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v77_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v77_ce0 : OUT STD_LOGIC;
        v77_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v88_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v88_ce0 : OUT STD_LOGIC;
        v88_we0 : OUT STD_LOGIC;
        v88_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_j_init1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v28_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v28_ce0 : OUT STD_LOGIC;
        v28_we0 : OUT STD_LOGIC;
        v28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_Pipeline_VITIS_LOOP_105_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inp_sumRow_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        inp_sumRow_ce0 : OUT STD_LOGIC;
        inp_sumRow_we0 : OUT STD_LOGIC;
        inp_sumRow_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_S_k_0_k1_l_j2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (9 downto 0);
        Q_h_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce0 : OUT STD_LOGIC;
        Q_h_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        K_h_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce0 : OUT STD_LOGIC;
        K_h_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v28_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v28_ce0 : OUT STD_LOGIC;
        v28_we0 : OUT STD_LOGIC;
        v28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v28_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v28_ce1 : OUT STD_LOGIC;
        v28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_514_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_514_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_514_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_514_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_514_p_ce : OUT STD_LOGIC;
        grp_fu_518_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_518_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_518_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_518_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_j_back1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sub_ln89 : IN STD_LOGIC_VECTOR (7 downto 0);
        v88_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v88_ce0 : OUT STD_LOGIC;
        v88_we0 : OUT STD_LOGIC;
        v88_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v28_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v28_ce0 : OUT STD_LOGIC;
        v28_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_j3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sub_ln89 : IN STD_LOGIC_VECTOR (7 downto 0);
        v88_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v88_ce0 : OUT STD_LOGIC;
        v88_we0 : OUT STD_LOGIC;
        v88_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v88_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v88_ce1 : OUT STD_LOGIC;
        v88_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_518_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_518_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_518_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_518_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_update_i3_l_j5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inp_sumRow_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        inp_sumRow_ce0 : OUT STD_LOGIC;
        inp_sumRow_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v88_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v88_ce0 : OUT STD_LOGIC;
        v88_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v89_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v89_ce0 : OUT STD_LOGIC;
        v89_we0 : OUT STD_LOGIC;
        v89_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_522_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_522_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_522_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_522_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v90_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v90_ce0 : OUT STD_LOGIC;
        v90_we0 : OUT STD_LOGIC;
        v90_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_j4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inp_sumRow_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_sumRow_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        inp_sumRow_ce0 : OUT STD_LOGIC;
        inp_sumRow_we0 : OUT STD_LOGIC;
        inp_sumRow_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        zext_ln108 : IN STD_LOGIC_VECTOR (3 downto 0);
        sub_ln111 : IN STD_LOGIC_VECTOR (7 downto 0);
        v88_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v88_ce0 : OUT STD_LOGIC;
        v88_we0 : OUT STD_LOGIC;
        v88_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v88_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v88_ce1 : OUT STD_LOGIC;
        v88_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_514_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_514_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_514_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_514_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_514_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_j_init2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v64_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        v64_ce0 : OUT STD_LOGIC;
        v64_we0 : OUT STD_LOGIC;
        v64_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v90_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v90_ce0 : OUT STD_LOGIC;
        v90_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp : IN STD_LOGIC_VECTOR (9 downto 0);
        v78_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v78_ce0 : OUT STD_LOGIC;
        v78_we0 : OUT STD_LOGIC;
        v78_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_S_k_0_k2_l_j6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (7 downto 0);
        v89_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v89_ce0 : OUT STD_LOGIC;
        v89_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        V_h_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_ce0 : OUT STD_LOGIC;
        V_h_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v64_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        v64_ce0 : OUT STD_LOGIC;
        v64_we0 : OUT STD_LOGIC;
        v64_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v64_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        v64_ce1 : OUT STD_LOGIC;
        v64_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_514_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_514_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_514_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_514_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_514_p_ce : OUT STD_LOGIC;
        grp_fu_518_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_518_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_518_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_518_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_j_back2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln161 : IN STD_LOGIC_VECTOR (9 downto 0);
        v90_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v90_ce0 : OUT STD_LOGIC;
        v90_we0 : OUT STD_LOGIC;
        v90_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v64_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        v64_ce0 : OUT STD_LOGIC;
        v64_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_v64_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_v28_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_v88_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_v89_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    v64_U : component Bert_layer_Self_attention_v64_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v64_address0,
        ce0 => v64_ce0,
        we0 => v64_we0,
        d0 => v64_d0,
        q0 => v64_q0,
        address1 => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_address1,
        ce1 => v64_ce1,
        q1 => v64_q1);

    inp_sumRow_U : component Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_sumRow_address0,
        ce0 => inp_sumRow_ce0,
        we0 => inp_sumRow_we0,
        d0 => inp_sumRow_d0,
        q0 => inp_sumRow_q0);

    v28_U : component Bert_layer_Self_attention_v28_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v28_address0,
        ce0 => v28_ce0,
        we0 => v28_we0,
        d0 => v28_d0,
        q0 => v28_q0,
        address1 => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_address1,
        ce1 => v28_ce1,
        q1 => v28_q1);

    Q_h_U : component Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Q_h_address0,
        ce0 => Q_h_ce0,
        we0 => Q_h_we0,
        d0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_d0,
        q0 => Q_h_q0);

    K_h_U : component Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => K_h_address0,
        ce0 => K_h_ce0,
        we0 => K_h_we0,
        d0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_d0,
        q0 => K_h_q0);

    V_h_U : component Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => V_h_address0,
        ce0 => V_h_ce0,
        we0 => V_h_we0,
        d0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_d0,
        q0 => V_h_q0);

    v88_U : component Bert_layer_Self_attention_v88_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v88_address0,
        ce0 => v88_ce0,
        we0 => v88_we0,
        d0 => v88_d0,
        q0 => v88_q0,
        address1 => v88_address1,
        ce1 => v88_ce1,
        q1 => v88_q1);

    v89_U : component Bert_layer_Self_attention_v89_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v89_address0,
        ce0 => v89_ce0,
        we0 => v89_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_d0,
        q0 => v89_q0);

    v90_U : component Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v90_address0,
        ce0 => v90_ce0,
        we0 => v90_we0,
        d0 => v90_d0,
        q0 => v90_q0);

    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160 : component Bert_layer_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_ready,
        Q_h_address0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_address0,
        Q_h_ce0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_ce0,
        Q_h_we0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_we0,
        Q_h_d0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_d0,
        K_h_address0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_address0,
        K_h_ce0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_ce0,
        K_h_we0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_we0,
        K_h_d0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_d0,
        V_h_address0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_address0,
        V_h_ce0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_ce0,
        V_h_we0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_we0,
        V_h_d0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_d0,
        tmp => tmp_reg_448,
        v75_address0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v75_address0,
        v75_ce0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v75_ce0,
        v75_q0 => v75_q0,
        v76_address0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v76_address0,
        v76_ce0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v76_ce0,
        v76_q0 => v76_q0,
        v77_address0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v77_address0,
        v77_ce0 => grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v77_ce0,
        v77_q0 => v77_q0);

    grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174 : component Bert_layer_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start,
        ap_done => grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_done,
        ap_idle => grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_ready,
        v88_address0 => grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_address0,
        v88_ce0 => grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_ce0,
        v88_we0 => grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_we0,
        v88_d0 => grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_d0);

    grp_Self_attention_Pipeline_l_j_init1_fu_179 : component Bert_layer_Self_attention_Pipeline_l_j_init1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_ready,
        v28_address0 => grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_address0,
        v28_ce0 => grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_ce0,
        v28_we0 => grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_we0,
        v28_d0 => grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_d0);

    grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184 : component Bert_layer_Self_attention_Pipeline_VITIS_LOOP_105_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start,
        ap_done => grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_done,
        ap_idle => grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_ready,
        inp_sumRow_address0 => grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_address0,
        inp_sumRow_ce0 => grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_ce0,
        inp_sumRow_we0 => grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_we0,
        inp_sumRow_d0 => grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_d0);

    grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189 : component Bert_layer_Self_attention_Pipeline_l_S_k_0_k1_l_j2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_ready,
        empty => tmp_s_reg_462,
        Q_h_address0 => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_Q_h_address0,
        Q_h_ce0 => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_Q_h_ce0,
        Q_h_q0 => Q_h_q0,
        K_h_address0 => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_K_h_address0,
        K_h_ce0 => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_K_h_ce0,
        K_h_q0 => K_h_q0,
        v28_address0 => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_address0,
        v28_ce0 => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_ce0,
        v28_we0 => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_we0,
        v28_d0 => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_d0,
        v28_address1 => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_address1,
        v28_ce1 => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_ce1,
        v28_q1 => v28_q1,
        grp_fu_514_p_din0 => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_din0,
        grp_fu_514_p_din1 => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_din1,
        grp_fu_514_p_opcode => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_opcode,
        grp_fu_514_p_dout0 => grp_fu_690_p_dout0,
        grp_fu_514_p_ce => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_ce,
        grp_fu_518_p_din0 => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_din0,
        grp_fu_518_p_din1 => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_din1,
        grp_fu_518_p_dout0 => grp_fu_694_p_dout0,
        grp_fu_518_p_ce => grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_ce);

    grp_Self_attention_Pipeline_l_j_back1_fu_197 : component Bert_layer_Self_attention_Pipeline_l_j_back1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_ready,
        sub_ln89 => sub_ln89_reg_467,
        v88_address0 => grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_address0,
        v88_ce0 => grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_ce0,
        v88_we0 => grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_we0,
        v88_d0 => grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_d0,
        v28_address0 => grp_Self_attention_Pipeline_l_j_back1_fu_197_v28_address0,
        v28_ce0 => grp_Self_attention_Pipeline_l_j_back1_fu_197_v28_ce0,
        v28_q0 => v28_q0);

    grp_Self_attention_Pipeline_l_j3_fu_204 : component Bert_layer_Self_attention_Pipeline_l_j3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_j3_fu_204_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_j3_fu_204_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_j3_fu_204_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_j3_fu_204_ap_ready,
        sub_ln89 => sub_ln89_reg_467,
        v88_address0 => grp_Self_attention_Pipeline_l_j3_fu_204_v88_address0,
        v88_ce0 => grp_Self_attention_Pipeline_l_j3_fu_204_v88_ce0,
        v88_we0 => grp_Self_attention_Pipeline_l_j3_fu_204_v88_we0,
        v88_d0 => grp_Self_attention_Pipeline_l_j3_fu_204_v88_d0,
        v88_address1 => grp_Self_attention_Pipeline_l_j3_fu_204_v88_address1,
        v88_ce1 => grp_Self_attention_Pipeline_l_j3_fu_204_v88_ce1,
        v88_q1 => v88_q1,
        grp_fu_518_p_din0 => grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_din0,
        grp_fu_518_p_din1 => grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_din1,
        grp_fu_518_p_dout0 => grp_fu_694_p_dout0,
        grp_fu_518_p_ce => grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_ce);

    grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210 : component Bert_layer_Self_attention_Pipeline_l_update_i3_l_j5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_ready,
        inp_sumRow_address0 => grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_inp_sumRow_address0,
        inp_sumRow_ce0 => grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_inp_sumRow_ce0,
        inp_sumRow_q0 => inp_sumRow_q0,
        v88_address0 => grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v88_address0,
        v88_ce0 => grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v88_ce0,
        v88_q0 => v88_q0,
        v89_address0 => grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_address0,
        v89_ce0 => grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_ce0,
        v89_we0 => grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_we0,
        v89_d0 => grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_d0,
        grp_fu_522_p_din0 => grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_din0,
        grp_fu_522_p_din1 => grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_din1,
        grp_fu_522_p_dout0 => grp_fu_698_p_dout0,
        grp_fu_522_p_ce => grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_ce);

    grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217 : component Bert_layer_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start,
        ap_done => grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_done,
        ap_idle => grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_ready,
        v90_address0 => grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_address0,
        v90_ce0 => grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_ce0,
        v90_we0 => grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_we0,
        v90_d0 => grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_d0);

    grp_Self_attention_Pipeline_l_j4_fu_222 : component Bert_layer_Self_attention_Pipeline_l_j4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_j4_fu_222_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_j4_fu_222_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_j4_fu_222_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_j4_fu_222_ap_ready,
        inp_sumRow_load => inp_sumRow_load_reg_486,
        inp_sumRow_address0 => grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_address0,
        inp_sumRow_ce0 => grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_ce0,
        inp_sumRow_we0 => grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_we0,
        inp_sumRow_d0 => grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_d0,
        zext_ln108 => i2_reg_136,
        sub_ln111 => sub_ln111_reg_491,
        v88_address0 => grp_Self_attention_Pipeline_l_j4_fu_222_v88_address0,
        v88_ce0 => grp_Self_attention_Pipeline_l_j4_fu_222_v88_ce0,
        v88_we0 => grp_Self_attention_Pipeline_l_j4_fu_222_v88_we0,
        v88_d0 => grp_Self_attention_Pipeline_l_j4_fu_222_v88_d0,
        v88_address1 => grp_Self_attention_Pipeline_l_j4_fu_222_v88_address1,
        v88_ce1 => grp_Self_attention_Pipeline_l_j4_fu_222_v88_ce1,
        v88_q1 => v88_q1,
        grp_fu_514_p_din0 => grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_din0,
        grp_fu_514_p_din1 => grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_din1,
        grp_fu_514_p_opcode => grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_opcode,
        grp_fu_514_p_dout0 => grp_fu_690_p_dout0,
        grp_fu_514_p_ce => grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_ce);

    grp_Self_attention_Pipeline_l_j_init2_fu_232 : component Bert_layer_Self_attention_Pipeline_l_j_init2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_ready,
        v64_address0 => grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_address0,
        v64_ce0 => grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_ce0,
        v64_we0 => grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_we0,
        v64_d0 => grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_d0);

    grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237 : component Bert_layer_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_ready,
        v90_address0 => grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v90_address0,
        v90_ce0 => grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v90_ce0,
        v90_q0 => v90_q0,
        tmp => tmp_reg_448,
        v78_address0 => grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_address0,
        v78_ce0 => grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_ce0,
        v78_we0 => grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_we0,
        v78_d0 => grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_d0);

    grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245 : component Bert_layer_Self_attention_Pipeline_l_S_k_0_k2_l_j6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_ready,
        empty => empty_374_reg_504,
        v89_address0 => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v89_address0,
        v89_ce0 => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v89_ce0,
        v89_q0 => v89_q0,
        V_h_address0 => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_V_h_address0,
        V_h_ce0 => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_V_h_ce0,
        V_h_q0 => V_h_q0,
        v64_address0 => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_address0,
        v64_ce0 => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_ce0,
        v64_we0 => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_we0,
        v64_d0 => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_d0,
        v64_address1 => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_address1,
        v64_ce1 => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_ce1,
        v64_q1 => v64_q1,
        grp_fu_514_p_din0 => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_din0,
        grp_fu_514_p_din1 => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_din1,
        grp_fu_514_p_opcode => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_opcode,
        grp_fu_514_p_dout0 => grp_fu_690_p_dout0,
        grp_fu_514_p_ce => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_ce,
        grp_fu_518_p_din0 => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_din0,
        grp_fu_518_p_din1 => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_din1,
        grp_fu_518_p_dout0 => grp_fu_694_p_dout0,
        grp_fu_518_p_ce => grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_ce);

    grp_Self_attention_Pipeline_l_j_back2_fu_253 : component Bert_layer_Self_attention_Pipeline_l_j_back2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_ready,
        zext_ln161 => tmp_30_reg_509,
        v90_address0 => grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_address0,
        v90_ce0 => grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_ce0,
        v90_we0 => grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_we0,
        v90_d0 => grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_d0,
        v64_address0 => grp_Self_attention_Pipeline_l_j_back2_fu_253_v64_address0,
        v64_ce0 => grp_Self_attention_Pipeline_l_j_back2_fu_253_v64_ce0,
        v64_q0 => v64_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln69_fu_289_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln108_fu_337_p2 = ap_const_lv1_1))) then 
                    grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln172_fu_268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_j3_fu_204_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_j3_fu_204_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_Self_attention_Pipeline_l_j3_fu_204_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_j3_fu_204_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_j3_fu_204_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_j4_fu_222_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_j4_fu_222_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_Self_attention_Pipeline_l_j4_fu_222_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_j4_fu_222_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_j4_fu_222_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                    grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln69_fu_289_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln141_fu_381_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                    grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln141_fu_381_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                    grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln172_fu_268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln108_fu_337_p2 = ap_const_lv1_1))) then 
                    grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    h_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                h_fu_72 <= ap_const_lv4_0;
            elsif (((icmp_ln141_fu_381_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                h_fu_72 <= add_ln172_reg_443;
            end if; 
        end if;
    end process;

    i1_reg_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i1_reg_124 <= ap_const_lv4_0;
            elsif (((grp_Self_attention_Pipeline_l_j3_fu_204_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                i1_reg_124 <= add_ln69_reg_457;
            end if; 
        end if;
    end process;

    i2_reg_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                i2_reg_136 <= ap_const_lv4_0;
            elsif (((grp_Self_attention_Pipeline_l_j4_fu_222_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                i2_reg_136 <= add_ln108_reg_476;
            end if; 
        end if;
    end process;

    i4_reg_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state17_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                i4_reg_148 <= ap_const_lv4_0;
            elsif (((grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
                i4_reg_148 <= add_ln141_reg_499;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                add_ln108_reg_476 <= add_ln108_fu_343_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                add_ln141_reg_499 <= add_ln141_fu_387_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln172_reg_443 <= add_ln172_fu_274_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln69_reg_457 <= add_ln69_fu_295_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                    empty_374_reg_504(7 downto 2) <= empty_374_fu_417_p2(7 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                inp_sumRow_load_reg_486 <= inp_sumRow_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                    sub_ln111_reg_491(7 downto 2) <= sub_ln111_fu_374_p2(7 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                    sub_ln89_reg_467(7 downto 2) <= sub_ln89_fu_330_p2(7 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                    tmp_30_reg_509(9 downto 6) <= tmp_30_fu_424_p3(9 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln172_fu_268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    tmp_reg_448(9 downto 6) <= tmp_fu_280_p3(9 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                    tmp_s_reg_462(9 downto 6) <= tmp_s_fu_301_p3(9 downto 6);
            end if;
        end if;
    end process;
    tmp_reg_448(5 downto 0) <= "000000";
    tmp_s_reg_462(5 downto 0) <= "000000";
    sub_ln89_reg_467(1 downto 0) <= "00";
    sub_ln111_reg_491(1 downto 0) <= "00";
    empty_374_reg_504(1 downto 0) <= "00";
    tmp_30_reg_509(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln172_fu_268_p2, ap_CS_fsm_state4, ap_CS_fsm_state13, icmp_ln108_fu_337_p2, ap_CS_fsm_state18, grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_done, grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_done, grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_done, grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_done, grp_Self_attention_Pipeline_l_j3_fu_204_ap_done, grp_Self_attention_Pipeline_l_j4_fu_222_ap_done, grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_done, grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_done, grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_done, grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_done, ap_CS_fsm_state11, ap_CS_fsm_state3, ap_block_state3_on_subcall_done, ap_CS_fsm_state16, ap_CS_fsm_state12, ap_CS_fsm_state23, ap_CS_fsm_state17, ap_block_state17_on_subcall_done, icmp_ln69_fu_289_p2, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, icmp_ln141_fu_381_p2, ap_CS_fsm_state19, ap_CS_fsm_state24, ap_CS_fsm_state21)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln172_fu_268_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln69_fu_289_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_Self_attention_Pipeline_l_j3_fu_204_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln108_fu_337_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_Self_attention_Pipeline_l_j4_fu_222_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                if (((ap_const_boolean_0 = ap_block_state17_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                if (((icmp_ln141_fu_381_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state19 => 
                if (((grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                if (((grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    K_h_address0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_address0, grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_K_h_address0, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            K_h_address0 <= grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_K_h_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            K_h_address0 <= grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_address0;
        else 
            K_h_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    K_h_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_ce0, grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_K_h_ce0, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            K_h_ce0 <= grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_K_h_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            K_h_ce0 <= grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_ce0;
        else 
            K_h_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_we0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            K_h_we0 <= grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_we0;
        else 
            K_h_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_address0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_address0, grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_Q_h_address0, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            Q_h_address0 <= grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_Q_h_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Q_h_address0 <= grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_address0;
        else 
            Q_h_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Q_h_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_ce0, grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_Q_h_ce0, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            Q_h_ce0 <= grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_Q_h_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Q_h_ce0 <= grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_ce0;
        else 
            Q_h_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_we0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Q_h_we0 <= grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_we0;
        else 
            Q_h_we0 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_address0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_address0, grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_V_h_address0, ap_CS_fsm_state3, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            V_h_address0 <= grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_V_h_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            V_h_address0 <= grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_address0;
        else 
            V_h_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    V_h_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_ce0, grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_V_h_ce0, ap_CS_fsm_state3, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            V_h_ce0 <= grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_V_h_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            V_h_ce0 <= grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_ce0;
        else 
            V_h_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_we0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            V_h_we0 <= grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_we0;
        else 
            V_h_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln108_fu_343_p2 <= std_logic_vector(unsigned(i2_reg_136) + unsigned(ap_const_lv4_1));
    add_ln141_fu_387_p2 <= std_logic_vector(unsigned(i4_reg_148) + unsigned(ap_const_lv4_1));
    add_ln172_fu_274_p2 <= std_logic_vector(unsigned(h_fu_72) + unsigned(ap_const_lv4_1));
    add_ln69_fu_295_p2 <= std_logic_vector(unsigned(i1_reg_124) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_Self_attention_Pipeline_l_j3_fu_204_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_j3_fu_204_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_Self_attention_Pipeline_l_j4_fu_222_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_j4_fu_222_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state17_blk_assign_proc : process(ap_block_state17_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state17_on_subcall_done)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state23_blk_assign_proc : process(grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state24_blk_assign_proc : process(grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_on_subcall_done)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state17_on_subcall_done_assign_proc : process(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_done, grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_done)
    begin
                ap_block_state17_on_subcall_done <= ((grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_done = ap_const_logic_0) or (grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_done = ap_const_logic_0));
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_done, grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_done)
    begin
                ap_block_state3_on_subcall_done <= ((grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_done = ap_const_logic_0) or (grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln172_fu_268_p2)
    begin
        if ((((icmp_ln172_fu_268_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln172_fu_268_p2)
    begin
        if (((icmp_ln172_fu_268_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_374_fu_417_p2 <= std_logic_vector(unsigned(tmp_28_fu_397_p3) - unsigned(tmp_58_cast_fu_413_p1));
    grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start <= grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start_reg;
    grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start <= grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start_reg;
    grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start <= grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start_reg;
    grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start <= grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start_reg;
    grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start <= grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start_reg;
    grp_Self_attention_Pipeline_l_j3_fu_204_ap_start <= grp_Self_attention_Pipeline_l_j3_fu_204_ap_start_reg;
    grp_Self_attention_Pipeline_l_j4_fu_222_ap_start <= grp_Self_attention_Pipeline_l_j4_fu_222_ap_start_reg;
    grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start <= grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start_reg;
    grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start <= grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start_reg;
    grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start <= grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start_reg;
    grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start <= grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start_reg;
    grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start <= grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start_reg;
    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start <= grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start_reg;
    grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start <= grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start_reg;

    grp_fu_514_ce_assign_proc : process(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_ce, grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_ce, grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_ce, ap_CS_fsm_state16, ap_CS_fsm_state7, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_514_ce <= grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_514_ce <= grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_514_ce <= grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_ce;
        else 
            grp_fu_514_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_514_opcode_assign_proc : process(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_opcode, grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_opcode, grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_opcode, ap_CS_fsm_state16, ap_CS_fsm_state7, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_514_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_514_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_514_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_opcode),2));
        else 
            grp_fu_514_opcode <= "XX";
        end if; 
    end process;


    grp_fu_514_p0_assign_proc : process(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_din0, grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_din0, grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_din0, ap_CS_fsm_state16, ap_CS_fsm_state7, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_514_p0 <= grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_514_p0 <= grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_514_p0 <= grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_din0;
        else 
            grp_fu_514_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_514_p1_assign_proc : process(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_din1, grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_din1, grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_din1, ap_CS_fsm_state16, ap_CS_fsm_state7, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_514_p1 <= grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_514_p1 <= grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_514_p1 <= grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_din1;
        else 
            grp_fu_514_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_518_ce_assign_proc : process(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_ce, grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_ce, grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_ce, ap_CS_fsm_state11, ap_CS_fsm_state7, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_518_ce <= grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_518_ce <= grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_518_ce <= grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_ce;
        else 
            grp_fu_518_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_518_p0_assign_proc : process(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_din0, grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_din0, grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_din0, ap_CS_fsm_state11, ap_CS_fsm_state7, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_518_p0 <= grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_518_p0 <= grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_518_p0 <= grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_din0;
        else 
            grp_fu_518_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_518_p1_assign_proc : process(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_din1, grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_din1, grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_din1, ap_CS_fsm_state11, ap_CS_fsm_state7, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_518_p1 <= grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_518_p1 <= grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_518_p1 <= grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_din1;
        else 
            grp_fu_518_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_522_ce_assign_proc : process(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_ce, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_522_ce <= grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_ce;
        else 
            grp_fu_522_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_690_p_ce <= grp_fu_514_ce;
    grp_fu_690_p_din0 <= grp_fu_514_p0;
    grp_fu_690_p_din1 <= grp_fu_514_p1;
    grp_fu_690_p_opcode <= grp_fu_514_opcode(1 - 1 downto 0);
    grp_fu_694_p_ce <= grp_fu_518_ce;
    grp_fu_694_p_din0 <= grp_fu_518_p0;
    grp_fu_694_p_din1 <= grp_fu_518_p1;
    grp_fu_698_p_ce <= grp_fu_522_ce;
    grp_fu_698_p_din0 <= grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_din0;
    grp_fu_698_p_din1 <= grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_din1;
    icmp_ln108_fu_337_p2 <= "1" when (i2_reg_136 = ap_const_lv4_C) else "0";
    icmp_ln141_fu_381_p2 <= "1" when (i4_reg_148 = ap_const_lv4_C) else "0";
    icmp_ln172_fu_268_p2 <= "1" when (h_fu_72 = ap_const_lv4_C) else "0";
    icmp_ln69_fu_289_p2 <= "1" when (i1_reg_124 = ap_const_lv4_C) else "0";

    inp_sumRow_address0_assign_proc : process(ap_CS_fsm_state13, icmp_ln108_fu_337_p2, grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_address0, grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_inp_sumRow_address0, grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_address0, ap_CS_fsm_state16, ap_CS_fsm_state12, ap_CS_fsm_state17, zext_ln108_fu_349_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln108_fu_337_p2 = ap_const_lv1_0))) then 
            inp_sumRow_address0 <= zext_ln108_fu_349_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            inp_sumRow_address0 <= grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            inp_sumRow_address0 <= grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_inp_sumRow_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            inp_sumRow_address0 <= grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_address0;
        else 
            inp_sumRow_address0 <= "XXXX";
        end if; 
    end process;


    inp_sumRow_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln108_fu_337_p2, grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_ce0, grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_inp_sumRow_ce0, grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_ce0, ap_CS_fsm_state16, ap_CS_fsm_state12, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln108_fu_337_p2 = ap_const_lv1_0))) then 
            inp_sumRow_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            inp_sumRow_ce0 <= grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            inp_sumRow_ce0 <= grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_inp_sumRow_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            inp_sumRow_ce0 <= grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_ce0;
        else 
            inp_sumRow_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_sumRow_d0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_d0, grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_d0, ap_CS_fsm_state16, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            inp_sumRow_d0 <= grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            inp_sumRow_d0 <= grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_d0;
        else 
            inp_sumRow_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inp_sumRow_we0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_we0, grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_we0, ap_CS_fsm_state16, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            inp_sumRow_we0 <= grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            inp_sumRow_we0 <= grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_we0;
        else 
            inp_sumRow_we0 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln111_fu_374_p2 <= std_logic_vector(unsigned(tmp_26_fu_354_p3) - unsigned(zext_ln111_fu_370_p1));
    sub_ln89_fu_330_p2 <= std_logic_vector(unsigned(tmp_24_fu_310_p3) - unsigned(zext_ln89_fu_326_p1));
    tmp_24_fu_310_p3 <= (i1_reg_124 & ap_const_lv4_0);
    tmp_25_fu_318_p3 <= (i1_reg_124 & ap_const_lv2_0);
    tmp_26_fu_354_p3 <= (i2_reg_136 & ap_const_lv4_0);
    tmp_27_fu_362_p3 <= (i2_reg_136 & ap_const_lv2_0);
    tmp_28_fu_397_p3 <= (i4_reg_148 & ap_const_lv4_0);
    tmp_29_fu_405_p3 <= (i4_reg_148 & ap_const_lv2_0);
    tmp_30_fu_424_p3 <= (i4_reg_148 & ap_const_lv6_0);
    tmp_58_cast_fu_413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_405_p3),8));
    tmp_fu_280_p3 <= (h_fu_72 & ap_const_lv6_0);
    tmp_s_fu_301_p3 <= (i1_reg_124 & ap_const_lv6_0);

    v28_address0_assign_proc : process(grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_address0, grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_address0, grp_Self_attention_Pipeline_l_j_back1_fu_197_v28_address0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v28_address0 <= grp_Self_attention_Pipeline_l_j_back1_fu_197_v28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v28_address0 <= grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            v28_address0 <= grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_address0;
        else 
            v28_address0 <= "XXXX";
        end if; 
    end process;


    v28_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_ce0, grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_ce0, grp_Self_attention_Pipeline_l_j_back1_fu_197_v28_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v28_ce0 <= grp_Self_attention_Pipeline_l_j_back1_fu_197_v28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v28_ce0 <= grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            v28_ce0 <= grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_ce0;
        else 
            v28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v28_ce1_assign_proc : process(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v28_ce1 <= grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_ce1;
        else 
            v28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    v28_d0_assign_proc : process(grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_d0, grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_d0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v28_d0 <= grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            v28_d0 <= grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_d0;
        else 
            v28_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v28_we0_assign_proc : process(grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_we0, grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_we0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v28_we0 <= grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            v28_we0 <= grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_we0;
        else 
            v28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v64_address0_assign_proc : process(grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_address0, grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_address0, grp_Self_attention_Pipeline_l_j_back2_fu_253_v64_address0, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            v64_address0 <= grp_Self_attention_Pipeline_l_j_back2_fu_253_v64_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            v64_address0 <= grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            v64_address0 <= grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_address0;
        else 
            v64_address0 <= "XXXXXX";
        end if; 
    end process;


    v64_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_ce0, grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_ce0, grp_Self_attention_Pipeline_l_j_back2_fu_253_v64_ce0, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            v64_ce0 <= grp_Self_attention_Pipeline_l_j_back2_fu_253_v64_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            v64_ce0 <= grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            v64_ce0 <= grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_ce0;
        else 
            v64_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v64_ce1_assign_proc : process(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_ce1, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            v64_ce1 <= grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_ce1;
        else 
            v64_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    v64_d0_assign_proc : process(grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_d0, grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_d0, ap_CS_fsm_state19, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            v64_d0 <= grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            v64_d0 <= grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_d0;
        else 
            v64_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v64_we0_assign_proc : process(grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_we0, grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_we0, ap_CS_fsm_state19, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            v64_we0 <= grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            v64_we0 <= grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_we0;
        else 
            v64_we0 <= ap_const_logic_0;
        end if; 
    end process;

    v75_address0 <= grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v75_address0;
    v75_ce0 <= grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v75_ce0;
    v76_address0 <= grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v76_address0;
    v76_ce0 <= grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v76_ce0;
    v77_address0 <= grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v77_address0;
    v77_ce0 <= grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v77_ce0;
    v78_address0 <= grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_address0;
    v78_ce0 <= grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_ce0;
    v78_d0 <= grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_d0;
    v78_we0 <= grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_we0;

    v88_address0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_address0, grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_address0, grp_Self_attention_Pipeline_l_j3_fu_204_v88_address0, grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v88_address0, grp_Self_attention_Pipeline_l_j4_fu_222_v88_address0, ap_CS_fsm_state11, ap_CS_fsm_state3, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v88_address0 <= grp_Self_attention_Pipeline_l_j4_fu_222_v88_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            v88_address0 <= grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v88_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v88_address0 <= grp_Self_attention_Pipeline_l_j3_fu_204_v88_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v88_address0 <= grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v88_address0 <= grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_address0;
        else 
            v88_address0 <= "XXXXXXXX";
        end if; 
    end process;


    v88_address1_assign_proc : process(grp_Self_attention_Pipeline_l_j3_fu_204_v88_address1, grp_Self_attention_Pipeline_l_j4_fu_222_v88_address1, ap_CS_fsm_state11, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v88_address1 <= grp_Self_attention_Pipeline_l_j4_fu_222_v88_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v88_address1 <= grp_Self_attention_Pipeline_l_j3_fu_204_v88_address1;
        else 
            v88_address1 <= "XXXXXXXX";
        end if; 
    end process;


    v88_ce0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_ce0, grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_ce0, grp_Self_attention_Pipeline_l_j3_fu_204_v88_ce0, grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v88_ce0, grp_Self_attention_Pipeline_l_j4_fu_222_v88_ce0, ap_CS_fsm_state11, ap_CS_fsm_state3, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v88_ce0 <= grp_Self_attention_Pipeline_l_j4_fu_222_v88_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            v88_ce0 <= grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v88_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v88_ce0 <= grp_Self_attention_Pipeline_l_j3_fu_204_v88_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v88_ce0 <= grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v88_ce0 <= grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_ce0;
        else 
            v88_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v88_ce1_assign_proc : process(grp_Self_attention_Pipeline_l_j3_fu_204_v88_ce1, grp_Self_attention_Pipeline_l_j4_fu_222_v88_ce1, ap_CS_fsm_state11, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v88_ce1 <= grp_Self_attention_Pipeline_l_j4_fu_222_v88_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v88_ce1 <= grp_Self_attention_Pipeline_l_j3_fu_204_v88_ce1;
        else 
            v88_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    v88_d0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_d0, grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_d0, grp_Self_attention_Pipeline_l_j3_fu_204_v88_d0, grp_Self_attention_Pipeline_l_j4_fu_222_v88_d0, ap_CS_fsm_state11, ap_CS_fsm_state3, ap_CS_fsm_state16, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v88_d0 <= grp_Self_attention_Pipeline_l_j4_fu_222_v88_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v88_d0 <= grp_Self_attention_Pipeline_l_j3_fu_204_v88_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v88_d0 <= grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v88_d0 <= grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_d0;
        else 
            v88_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v88_we0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_we0, grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_we0, grp_Self_attention_Pipeline_l_j3_fu_204_v88_we0, grp_Self_attention_Pipeline_l_j4_fu_222_v88_we0, ap_CS_fsm_state11, ap_CS_fsm_state3, ap_CS_fsm_state16, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v88_we0 <= grp_Self_attention_Pipeline_l_j4_fu_222_v88_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v88_we0 <= grp_Self_attention_Pipeline_l_j3_fu_204_v88_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v88_we0 <= grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v88_we0 <= grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_we0;
        else 
            v88_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v89_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_address0, grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v89_address0, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            v89_address0 <= grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v89_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            v89_address0 <= grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_address0;
        else 
            v89_address0 <= "XXXXXXXX";
        end if; 
    end process;


    v89_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_ce0, grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v89_ce0, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            v89_ce0 <= grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v89_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            v89_ce0 <= grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_ce0;
        else 
            v89_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v89_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_we0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            v89_we0 <= grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_we0;
        else 
            v89_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v90_address0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_address0, grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v90_address0, grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_address0, ap_CS_fsm_state23, ap_CS_fsm_state17, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            v90_address0 <= grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            v90_address0 <= grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v90_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            v90_address0 <= grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_address0;
        else 
            v90_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    v90_ce0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_ce0, grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v90_ce0, grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_ce0, ap_CS_fsm_state23, ap_CS_fsm_state17, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            v90_ce0 <= grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            v90_ce0 <= grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v90_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            v90_ce0 <= grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_ce0;
        else 
            v90_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v90_d0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_d0, grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_d0, ap_CS_fsm_state23, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            v90_d0 <= grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            v90_d0 <= grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_d0;
        else 
            v90_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v90_we0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_we0, grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_we0, ap_CS_fsm_state23, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            v90_we0 <= grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            v90_we0 <= grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_we0;
        else 
            v90_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln108_fu_349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i2_reg_136),64));
    zext_ln111_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_362_p3),8));
    zext_ln89_fu_326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_318_p3),8));
end behav;
