// Seed: 1600167952
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output logic id_1,
    output id_2,
    output logic id_3
);
  logic id_4;
  logic id_5;
  assign id_3 = id_4 * 1;
  type_12 id_6 (
      .id_0(1),
      .id_1(id_3),
      .id_2((1)),
      .id_3(1),
      .id_4(1'b0),
      .id_5(id_2),
      .id_6(1),
      .id_7(id_0)
  );
endmodule
