{
  "module_name": "timer-ti-dm.h",
  "hash_id": "6c7c4a89bdbcc0911a1d0154694793fd6568dc2f727f27d1af81dc137aad4b04",
  "original_prompt": "Ingested from linux-6.6.14/include/clocksource/timer-ti-dm.h",
  "human_readable_source": " \n\n#include <linux/delay.h>\n#include <linux/io.h>\n#include <linux/platform_device.h>\n\n#ifndef __CLOCKSOURCE_DMTIMER_H\n#define __CLOCKSOURCE_DMTIMER_H\n\n \n#define OMAP_TIMER_SRC_SYS_CLK\t\t\t0x00\n#define OMAP_TIMER_SRC_32_KHZ\t\t\t0x01\n#define OMAP_TIMER_SRC_EXT_CLK\t\t\t0x02\n\n \n#define OMAP_TIMER_INT_CAPTURE\t\t\t(1 << 2)\n#define OMAP_TIMER_INT_OVERFLOW\t\t\t(1 << 1)\n#define OMAP_TIMER_INT_MATCH\t\t\t(1 << 0)\n\n \n#define OMAP_TIMER_TRIGGER_NONE\t\t\t0x00\n#define OMAP_TIMER_TRIGGER_OVERFLOW\t\t0x01\n#define OMAP_TIMER_TRIGGER_OVERFLOW_AND_COMPARE\t0x02\n\n \n#define OMAP_TIMER_SECURE\t\t\t\t0x80000000\n#define OMAP_TIMER_ALWON\t\t\t\t0x40000000\n#define OMAP_TIMER_HAS_PWM\t\t\t\t0x20000000\n#define OMAP_TIMER_NEEDS_RESET\t\t\t\t0x10000000\n#define OMAP_TIMER_HAS_DSP_IRQ\t\t\t\t0x08000000\n\nstruct omap_dm_timer {\n};\n\nu32 omap_dm_timer_modify_idlect_mask(u32 inputmask);\n\n \n\n \n#define OMAP_TIMER_ID_OFFSET\t\t0x00\n#define OMAP_TIMER_OCP_CFG_OFFSET\t0x10\n\n#define OMAP_TIMER_V1_SYS_STAT_OFFSET\t0x14\n#define OMAP_TIMER_V1_STAT_OFFSET\t0x18\n#define OMAP_TIMER_V1_INT_EN_OFFSET\t0x1c\n\n#define OMAP_TIMER_V2_IRQSTATUS_RAW\t0x24\n#define OMAP_TIMER_V2_IRQSTATUS\t\t0x28\n#define OMAP_TIMER_V2_IRQENABLE_SET\t0x2c\n#define OMAP_TIMER_V2_IRQENABLE_CLR\t0x30\n\n \n#define OMAP_TIMER_V2_FUNC_OFFSET\t\t0x14\n\n#define _OMAP_TIMER_WAKEUP_EN_OFFSET\t0x20\n#define _OMAP_TIMER_CTRL_OFFSET\t\t0x24\n#define\t\tOMAP_TIMER_CTRL_GPOCFG\t\t(1 << 14)\n#define\t\tOMAP_TIMER_CTRL_CAPTMODE\t(1 << 13)\n#define\t\tOMAP_TIMER_CTRL_PT\t\t(1 << 12)\n#define\t\tOMAP_TIMER_CTRL_TCM_LOWTOHIGH\t(0x1 << 8)\n#define\t\tOMAP_TIMER_CTRL_TCM_HIGHTOLOW\t(0x2 << 8)\n#define\t\tOMAP_TIMER_CTRL_TCM_BOTHEDGES\t(0x3 << 8)\n#define\t\tOMAP_TIMER_CTRL_SCPWM\t\t(1 << 7)\n#define\t\tOMAP_TIMER_CTRL_CE\t\t(1 << 6)  \n#define\t\tOMAP_TIMER_CTRL_PRE\t\t(1 << 5)  \n#define\t\tOMAP_TIMER_CTRL_PTV_SHIFT\t2  \n#define\t\tOMAP_TIMER_CTRL_POSTED\t\t(1 << 2)\n#define\t\tOMAP_TIMER_CTRL_AR\t\t(1 << 1)  \n#define\t\tOMAP_TIMER_CTRL_ST\t\t(1 << 0)  \n#define _OMAP_TIMER_COUNTER_OFFSET\t0x28\n#define _OMAP_TIMER_LOAD_OFFSET\t\t0x2c\n#define _OMAP_TIMER_TRIGGER_OFFSET\t0x30\n#define _OMAP_TIMER_WRITE_PEND_OFFSET\t0x34\n#define\t\tWP_NONE\t\t\t0\t \n#define\t\tWP_TCLR\t\t\t(1 << 0)\n#define\t\tWP_TCRR\t\t\t(1 << 1)\n#define\t\tWP_TLDR\t\t\t(1 << 2)\n#define\t\tWP_TTGR\t\t\t(1 << 3)\n#define\t\tWP_TMAR\t\t\t(1 << 4)\n#define\t\tWP_TPIR\t\t\t(1 << 5)\n#define\t\tWP_TNIR\t\t\t(1 << 6)\n#define\t\tWP_TCVR\t\t\t(1 << 7)\n#define\t\tWP_TOCR\t\t\t(1 << 8)\n#define\t\tWP_TOWR\t\t\t(1 << 9)\n#define _OMAP_TIMER_MATCH_OFFSET\t0x38\n#define _OMAP_TIMER_CAPTURE_OFFSET\t0x3c\n#define _OMAP_TIMER_IF_CTRL_OFFSET\t0x40\n#define _OMAP_TIMER_CAPTURE2_OFFSET\t\t0x44\t \n#define _OMAP_TIMER_TICK_POS_OFFSET\t\t0x48\t \n#define _OMAP_TIMER_TICK_NEG_OFFSET\t\t0x4c\t \n#define _OMAP_TIMER_TICK_COUNT_OFFSET\t\t0x50\t \n#define _OMAP_TIMER_TICK_INT_MASK_SET_OFFSET\t0x54\t \n#define _OMAP_TIMER_TICK_INT_MASK_COUNT_OFFSET\t0x58\t \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}