VPR FPGA Placement and Routing.
Version: 8.1.0-dev+v8.0.0-10893-g9eef18c4f
Revision: v8.0.0-10893-g9eef18c4f
Compiled: 2024-10-05T14:51:22
Compiler: GNU 11.4.0 on Linux-6.8.0-1012-oracle aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/run001/k6_frac_N10_tileable_I_O_IO_40nm/and2/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_I_O_IO_40nm.xml and2.blif --clock_modeling ideal --device auto --route_chan_width 20


Architecture file: /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/run001/k6_frac_N10_tileable_I_O_IO_40nm/and2/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_I_O_IO_40nm.xml
Circuit name: and2

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'frac_lut6' input port 'in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'frac_lut6' output port 'lut6_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'frac_lut6' output port 'lut5_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.00 seconds (max_rss 22.2 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: and2.net
Circuit placement file: and2.place
Circuit routing file: and2.route
Circuit SDC file: and2.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 20
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 20
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 0.02 seconds (max_rss 22.2 MiB, delta_rss +0.0 MiB)
Circuit file: and2.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 22.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 22.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 22.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 22.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 4
    .input :       2
    .output:       1
    6-LUT  :       1
  Nets  : 3
    Avg Fanout:     1.0
    Max Fanout:     1.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 6
  Timing Graph Edges: 5
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 22.2 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'and2.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 22.2 MiB, delta_rss +0.0 MiB)
# Packing
Warning 6: Ambiguous block type specification at grid location (1,0). Existing block type 'io' at (1,0) has the same priority (100) as new overlapping type 'gp_inpad'. The last specification will apply.
Warning 7: Ambiguous block type specification at grid location (3,0). Existing block type 'io' at (3,0) has the same priority (100) as new overlapping type 'gp_inpad'. The last specification will apply.
Warning 8: Ambiguous block type specification at grid location (5,0). Existing block type 'io' at (5,0) has the same priority (100) as new overlapping type 'gp_inpad'. The last specification will apply.
Warning 9: Ambiguous block type specification at grid location (7,0). Existing block type 'io' at (7,0) has the same priority (100) as new overlapping type 'gp_inpad'. The last specification will apply.
Warning 10: Ambiguous block type specification at grid location (2,0). Existing block type 'io' at (2,0) has the same priority (100) as new overlapping type 'gp_outpad'. The last specification will apply.
Warning 11: Ambiguous block type specification at grid location (4,0). Existing block type 'io' at (4,0) has the same priority (100) as new overlapping type 'gp_outpad'. The last specification will apply.
Warning 12: Ambiguous block type specification at grid location (6,0). Existing block type 'io' at (6,0) has the same priority (100) as new overlapping type 'gp_outpad'. The last specification will apply.
Warning 13: Ambiguous block type specification at grid location (8,0). Existing block type 'io' at (8,0) has the same priority (100) as new overlapping type 'gp_outpad'. The last specification will apply.
Begin packing 'and2.blif'.

After removing unused inputs...
	total blocks: 4, total nets: 3, total inputs: 2, total outputs: 1
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 gp_inpad:1,1 gp_outpad:1,1 clb:0.8,1
Packing with high fanout thresholds: io:128 gp_inpad:128 gp_outpad:128 clb:32
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
Warning 14: Ambiguous block type specification at grid location (1,0). Existing block type 'io' at (1,0) has the same priority (100) as new overlapping type 'gp_inpad'. The last specification will apply.
Warning 15: Ambiguous block type specification at grid location (1,0). Existing block type 'io' at (1,0) has the same priority (100) as new overlapping type 'gp_inpad'. The last specification will apply.
Warning 16: Ambiguous block type specification at grid location (1,0). Existing block type 'io' at (1,0) has the same priority (100) as new overlapping type 'gp_inpad'. The last specification will apply.
Warning 17: Ambiguous block type specification at grid location (1,0). Existing block type 'io' at (1,0) has the same priority (100) as new overlapping type 'gp_inpad'. The last specification will apply.
Warning 18: Ambiguous block type specification at grid location (2,0). Existing block type 'io' at (2,0) has the same priority (100) as new overlapping type 'gp_outpad'. The last specification will apply.
Warning 19: Ambiguous block type specification at grid location (1,0). Existing block type 'io' at (1,0) has the same priority (100) as new overlapping type 'gp_inpad'. The last specification will apply.
Warning 20: Ambiguous block type specification at grid location (2,0). Existing block type 'io' at (2,0) has the same priority (100) as new overlapping type 'gp_outpad'. The last specification will apply.

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1
  LEs used for registers only         : 0

Incr Slack updates 1 in 3.48e-06 sec
Full Max Req/Worst Slack updates 1 in 1.68e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.52e-06 sec
Warning 21: Ambiguous block type specification at grid location (1,0). Existing block type 'io' at (1,0) has the same priority (100) as new overlapping type 'gp_inpad'. The last specification will apply.
Warning 22: Ambiguous block type specification at grid location (1,0). Existing block type 'io' at (1,0) has the same priority (100) as new overlapping type 'gp_inpad'. The last specification will apply.
Warning 23: Ambiguous block type specification at grid location (2,0). Existing block type 'io' at (2,0) has the same priority (100) as new overlapping type 'gp_outpad'. The last specification will apply.
Warning 24: Ambiguous block type specification at grid location (1,0). Existing block type 'io' at (1,0) has the same priority (100) as new overlapping type 'gp_inpad'. The last specification will apply.
Warning 25: Ambiguous block type specification at grid location (2,0). Existing block type 'io' at (2,0) has the same priority (100) as new overlapping type 'gp_outpad'. The last specification will apply.
FPGA sized to 4 x 4 (auto)
Device Utilization: 0.09 (target 1.00)
	Block Utilization: 0.25 Type: gp_inpad
	Block Utilization: 0.12 Type: gp_outpad
	Block Utilization: 0.25 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
  gp_inpad          2                                      0                            1   
 gp_outpad          1                                      1                            0   
       clb          1                                      2                            1   
Absorbed logical nets 0 out of 3 nets, 3 nets not absorbed.

Netlist conversion complete.

# Packing took 0.00 seconds (max_rss 22.2 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'and2.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.022496 seconds).
Warning 26: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.02 seconds (max_rss 60.2 MiB, delta_rss +38.1 MiB)
Warning 27: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  gp_inpad       : 2
   inpad         : 2
  gp_outpad      : 1
   outpad        : 1
  clb            : 1
   fle           : 1
    lut5inter    : 1
     ble5        : 1
      lut5       : 1
       lut       : 1

# Create Device
## Build Device Grid
Warning 28: Ambiguous block type specification at grid location (1,0). Existing block type 'io' at (1,0) has the same priority (100) as new overlapping type 'gp_inpad'. The last specification will apply.
Warning 29: Ambiguous block type specification at grid location (1,0). Existing block type 'io' at (1,0) has the same priority (100) as new overlapping type 'gp_inpad'. The last specification will apply.
Warning 30: Ambiguous block type specification at grid location (2,0). Existing block type 'io' at (2,0) has the same priority (100) as new overlapping type 'gp_outpad'. The last specification will apply.
Warning 31: Ambiguous block type specification at grid location (1,0). Existing block type 'io' at (1,0) has the same priority (100) as new overlapping type 'gp_inpad'. The last specification will apply.
Warning 32: Ambiguous block type specification at grid location (2,0). Existing block type 'io' at (2,0) has the same priority (100) as new overlapping type 'gp_outpad'. The last specification will apply.
FPGA sized to 4 x 4: 16 grid tiles (auto)

Resource usage...
	Netlist
		0	blocks of type: io
	Architecture
		48	blocks of type: io
	Netlist
		2	blocks of type: gp_inpad
	Architecture
		8	blocks of type: gp_inpad
	Netlist
		1	blocks of type: gp_outpad
	Architecture
		8	blocks of type: gp_outpad
	Netlist
		1	blocks of type: clb
	Architecture
		4	blocks of type: clb

Device Utilization: 0.09 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile gp_inpad:
	Block Utilization: 0.25 Logical Block: gp_inpad
	Physical Tile gp_outpad:
	Block Utilization: 0.12 Logical Block: gp_outpad
	Physical Tile clb:
	Block Utilization: 0.25 Logical Block: clb

FPGA size limited by block type(s): gp_outpad

## Build Device Grid took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Warning 33: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 20
Y-direction routing channel width is 20
Warning 34: in check_rr_graph: fringe node 80 IPIN at (0,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1000
  RR Graph Edges: 1940
# Create Device took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 35: Found no more ample locations for SOURCE in io
Warning 36: Found no more ample locations for OPIN in io
Warning 37: Found no more ample locations for SOURCE in gp_inpad
Warning 38: Found no more ample locations for OPIN in gp_inpad
Warning 39: Found no more ample locations for SOURCE in clb
Warning 40: Found no more ample locations for OPIN in clb
## Computing src/opin lookahead took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 41: Unable to route between blocks at (0,1,0) and (0,1,0) to characterize delay (setting to inf)
Warning 42: Unable to route between blocks at (0,2,2) and (0,1,0) to characterize delay (setting to inf)
## Computing delta delays took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types

There are 3 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 7

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.35 td_cost: 4.66455e-10
Initial placement estimated Critical Path Delay (CPD): 0.729184 ns
Initial placement estimated setup Total Negative Slack (sTNS): -0.729184 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -0.729184 ns

Initial placement estimated setup slack histogram:
[ -7.3e-10: -7.3e-10) 1 (100.0%) |**************************************************
[ -7.3e-10: -7.3e-10) 0 (  0.0%) |
[ -7.3e-10: -7.3e-10) 0 (  0.0%) |
[ -7.3e-10: -7.3e-10) 0 (  0.0%) |
[ -7.3e-10: -7.3e-10) 0 (  0.0%) |
[ -7.3e-10: -7.3e-10) 0 (  0.0%) |
[ -7.3e-10: -7.3e-10) 0 (  0.0%) |
[ -7.3e-10: -7.3e-10) 0 (  0.0%) |
[ -7.3e-10: -7.3e-10) 0 (  0.0%) |
[ -7.3e-10: -7.3e-10) 0 (  0.0%) |
Placement contains 0 placement macros involving 0 blocks (average macro size nan)

Moves per temperature: 3
Warning 43: Starting t: 0 of 3 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 0.0e+00   1.000       0.35 4.6646e-10   0.729     -0.729   -0.729   0.000  0.0000    3.0     1.00         3  0.200
   2    0.0 0.0e+00   1.000       0.35 4.6646e-10   0.729     -0.729   -0.729   0.000  0.0000    3.0     1.00         6  0.950
## Placement Quench took 0.00 seconds (max_rss 60.4 MiB)
post-quench CPD = 0.729184 (ns) 

BB estimate of min-dist (placement) wire length: 7

Completed placement consistency check successfully.

Swaps called: 9

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 0.729184 ns, Fmax: 1371.4 MHz
Placement estimated setup Worst Negative Slack (sWNS): -0.729184 ns
Placement estimated setup Total Negative Slack (sTNS): -0.729184 ns

Placement estimated setup slack histogram:
[ -7.3e-10: -7.3e-10) 1 (100.0%) |**************************************************
[ -7.3e-10: -7.3e-10) 0 (  0.0%) |
[ -7.3e-10: -7.3e-10) 0 (  0.0%) |
[ -7.3e-10: -7.3e-10) 0 (  0.0%) |
[ -7.3e-10: -7.3e-10) 0 (  0.0%) |
[ -7.3e-10: -7.3e-10) 0 (  0.0%) |
[ -7.3e-10: -7.3e-10) 0 (  0.0%) |
[ -7.3e-10: -7.3e-10) 0 (  0.0%) |
[ -7.3e-10: -7.3e-10) 0 (  0.0%) |
[ -7.3e-10: -7.3e-10) 0 (  0.0%) |

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 0.35, td_cost: 4.66455e-10, 

Placement resource usage:
  gp_inpad  implemented as gp_inpad : 2
  gp_outpad implemented as gp_outpad: 1
  clb       implemented as clb      : 1

Placement number of temperatures: 2
Placement total # of swap attempts: 9
	Swaps accepted: 0 ( 0.0 %)
	Swaps rejected: 0 ( 0.0 %)
	Swaps aborted: 9 (100.0 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
gp_inpad           Uniform                11.11            0.00            0.00           100.00       
                   Median                 33.33            0.00            0.00           100.00       
                   Centroid               11.11            0.00            0.00           100.00       
                   W. Centroid            22.22            0.00            0.00           100.00       
                   W. Median              11.11            0.00            0.00           100.00       

gp_outpad          Uniform                11.11            0.00            0.00           100.00       



Placement Quench timing analysis took 4.8e-06 seconds (2.88e-06 STA, 1.92e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 5.06e-05 seconds (3.612e-05 STA, 1.448e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0      46       3       3       0 ( 0.000%)       8 ( 3.3%)    0.978    -0.9780     -0.978      0.000      0.000      N/A
Incr Slack updates 4 in 4.44e-06 sec
Full Max Req/Worst Slack updates 1 in 1.84e-06 sec
Incr Max Req/Worst Slack updates 3 in 1.6e-06 sec
Incr Criticality updates 3 in 2.04e-06 sec
Full Criticality updates 1 in 1.84e-06 sec
Restoring best routing
Critical path: 0.978007 ns
Successfully routed after 1 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
Router Stats: total_nets_routed: 3 total_connections_routed: 3 total_heap_pushes: 46 total_heap_pops: 32 
# Routing took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -13834
Circuit successfully routed with a channel width factor of 20.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Found 4 mismatches between routing and packing results.
Fixed 2 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
  gp_inpad          2                                      0                            1   
 gp_outpad          1                                      1                            0   
       clb          1                                      2                            1   
Absorbed logical nets 0 out of 3 nets, 3 nets not absorbed.


Average number of bends per net: 1.00000  Maximum # of bends: 3

Number of global nets: 0
Number of routed nets (nonglobal): 3
Wire length results (in units of 1 clb segments)...
	Total wirelength: 8, average net length: 2.66667
	Maximum net length: 6

Wire length results in terms of physical segments...
	Total wiring segments used: 6, average wire segments per net: 2.00000
	Maximum segments used by a net: 4
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[        0:      0.1) 18 (100.0%) |************************************************
Maximum routing channel utilization:       0.1 at (1,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   0.750       20
                         1       1   0.500       20
                         2       0   0.000       20
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.500       20
                         1       1   0.250       20
                         2       0   0.000       20

Total tracks in x-direction: 60, in y-direction: 60

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 215576
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 12402.8, per logic tile: 775.176

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4     78
                                                      Y      4     78

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4      0.0513

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4      0.0256

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4          0.0385

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0      0.0385

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[    8e-10:    8e-10) 1 (100.0%) |**************************************************
[    8e-10:    8e-10) 0 (  0.0%) |
[    8e-10:    8e-10) 0 (  0.0%) |
[    8e-10:    8e-10) 0 (  0.0%) |
[    8e-10:    8e-10) 0 (  0.0%) |
[    8e-10:    8e-10) 0 (  0.0%) |
[    8e-10:    8e-10) 0 (  0.0%) |
[    8e-10:    8e-10) 0 (  0.0%) |
[    8e-10:    8e-10) 0 (  0.0%) |
[    8e-10:    8e-10) 0 (  0.0%) |

Final critical path delay (least slack): 0.978007 ns, Fmax: 1022.49 MHz
Final setup Worst Negative Slack (sWNS): -0.978007 ns
Final setup Total Negative Slack (sTNS): -0.978007 ns

Final setup slack histogram:
[ -9.8e-10: -9.8e-10) 1 (100.0%) |**************************************************
[ -9.8e-10: -9.8e-10) 0 (  0.0%) |
[ -9.8e-10: -9.8e-10) 0 (  0.0%) |
[ -9.8e-10: -9.8e-10) 0 (  0.0%) |
[ -9.8e-10: -9.8e-10) 0 (  0.0%) |
[ -9.8e-10: -9.8e-10) 0 (  0.0%) |
[ -9.8e-10: -9.8e-10) 0 (  0.0%) |
[ -9.8e-10: -9.8e-10) 0 (  0.0%) |
[ -9.8e-10: -9.8e-10) 0 (  0.0%) |
[ -9.8e-10: -9.8e-10) 0 (  0.0%) |

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 2.8e-06 sec
Full Max Req/Worst Slack updates 1 in 1.04e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.32e-06 sec
Flow timing analysis took 0.00014756 seconds (0.00010872 STA, 3.884e-05 slack) (8 full updates: 5 setup, 0 hold, 3 combined).
VPR succeeded
The entire flow of VPR took 0.09 seconds (max_rss 60.4 MiB)

Command line to execute: read_openfpga_arch -f /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/run001/k6_frac_N10_tileable_I_O_IO_40nm/and2/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_stdcell_mux_40nm_openfpga_synthesizable2.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/run001/k6_frac_N10_tileable_I_O_IO_40nm/and2/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_stdcell_mux_40nm_openfpga_synthesizable2.xml
Reading XML architecture '/home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/run001/k6_frac_N10_tileable_I_O_IO_40nm/and2/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_stdcell_mux_40nm_openfpga_synthesizable2.xml'...
Read OpenFPGA architecture
Warning 44: Automatically set circuit model 'frac_lut6' to be default in its type.
Warning 45: Automatically set circuit model 'dffsrq' to be default in its type.
Warning 46: Automatically set circuit model 'dffr' to be default in its type.
Use the default configurable memory model 'dffr' for circuit model 'mux_tree' port 'sram')
Use the default configurable memory model 'dffr' for circuit model 'mux_tree_tapbuf' port 'sram')
Use the default configurable memory model 'dffr' for circuit model 'frac_lut6' port 'sram')
Read OpenFPGA architecture took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking configuration protocol!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_simulation_settings/auto_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_simulation_settings/auto_sim_openfpga.xml
Reading XML simulation setting '/home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_simulation_settings/auto_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --activity_file and2_ace_out.act --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: and2_ace_out.act
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 2 routing resource graph switches to circuit models
Binded 1 routing segments to circuit models
Binded 0 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 47: Override the previous node 'IPIN:175 side: (BOTTOM,) (1,1,0)' by previous node 'IPIN:178 side: (BOTTOM,) (1,1,0)' for node 'SINK:132  (1,1,0)' with in routing context annotation!
Done with 15 nodes mapping
Built 1940 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[11%] Backannotated GSB[0][0][22%] Backannotated GSB[0][1][33%] Backannotated GSB[0][2][44%] Backannotated GSB[1][0][55%] Backannotated GSB[1][1][66%] Backannotated GSB[1][2][77%] Backannotated GSB[2][0][88%] Backannotated GSB[2][1][100%] Backannotated GSB[2][2]Backannotated 9 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[11%] Sorted incoming edges for each routing track output node of GSB[0][0][22%] Sorted incoming edges for each routing track output node of GSB[0][1][33%] Sorted incoming edges for each routing track output node of GSB[0][2][44%] Sorted incoming edges for each routing track output node of GSB[1][0][55%] Sorted incoming edges for each routing track output node of GSB[1][1][66%] Sorted incoming edges for each routing track output node of GSB[1][2][77%] Sorted incoming edges for each routing track output node of GSB[2][0][88%] Sorted incoming edges for each routing track output node of GSB[2][1][100%] Sorted incoming edges for each routing track output node of GSB[2][2]Sorted incoming edges for each routing track output node of 9 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[11%] Sorted incoming edges for each input pin node of GSB[0][0][22%] Sorted incoming edges for each input pin node of GSB[0][1][33%] Sorted incoming edges for each input pin node of GSB[0][2][44%] Sorted incoming edges for each input pin node of GSB[1][0][55%] Sorted incoming edges for each input pin node of GSB[1][1][66%] Sorted incoming edges for each input pin node of GSB[1][2][77%] Sorted incoming edges for each input pin node of GSB[2][0][88%] Sorted incoming edges for each input pin node of GSB[2][1][100%] Sorted incoming edges for each input pin node of GSB[2][2]Sorted incoming edges for each input pin node of 9 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 12 physical multiplexers.
Maximum multiplexer size is 64.
	model 'mux_tree_tapbuf', input_size='5'
	model 'mux_tree_tapbuf', input_size='3'
	model 'mux_tree_tapbuf', input_size='4'
	model 'mux_tree_tapbuf', input_size='10'
	model 'mux_tree_tapbuf', input_size='8'
	model 'mux_tree_tapbuf', input_size='6'
	model 'mux_tree_tapbuf', input_size='7'
	model 'mux_tree_tapbuf', input_size='13'
	model 'mux_tree_tapbuf', input_size='9'
	model 'mux_tree', input_size='61'
	model 'mux_tree', input_size='3'
	model 'frac_lut6', input_size='64'
# Build a library of physical multiplexers took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Build the annotation about direct connection between tiles
Built 0 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
User specified the operating clock frequency to use VPR results
Use VPR critical path delay 1.17361e-18 [ns] with a 20 [%] slack in OpenFPGA.
Incr Slack updates 1 in 4.401e-06 sec
Full Max Req/Worst Slack updates 1 in 1.36e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.32e-06 sec
Will apply operating clock frequency 852.073 [MHz] to simulations
User specified the number of operating clock cycles to be inferred from signal activities
Average net density: 0.42
Median net density: 0.00
Average net density after weighting: 0.42
Will apply 2 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Command line to execute: check_netlist_naming_conflict --fix --report ./netlist_renaming.xml

Confirm selected options when call command 'check_netlist_naming_conflict':
--fix: on
--report: ./netlist_renaming.xml
Check naming violations of netlist blocks and nets
Fixed 1 naming conflicts in the netlist.
Naming fix-up report is generated to file './netlist_renaming.xml'
Check naming violations of netlist blocks and nets took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--name_module_using_index: off
--load_fabric_key: off
--write_fabric_key: off
--group_tile: off
--group_config_block: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 9 unique general switch blocks from a total of 9 (compression rate=0.00%)
Identify unique General Switch Blocks (GSBs) took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.01 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.01 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Build fabric module graph took 0.02 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_hierarchy --file ./fabric_hierarchy.txt

Confirm selected options when call command 'write_fabric_hierarchy':
--file, -f: ./fabric_hierarchy.txt
--module: off
--filter: off
--depth: off
--exclude_empty_modules: off
--verbose: off
Warning 48: Directory '.' already exists. Will overwrite contents
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt'
Outputted 1 modules as root
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt' took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Command line to execute: repack

Confirm selected options when call command 'repack':
--design_constraints: off
--ignore_global_nets_on_pins: off
--verbose: off
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block 'c'...Done
Repack clustered block 'out:c'...Done
Repack clustered block 'a'...Done
Repack clustered block 'b'...Done
Repack clustered blocks to physical implementation of logical tile took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Identify wire LUTs created by repacking
Identified 0 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream --verbose --write_file fabric_independent_bitstream.xml

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: fabric_independent_bitstream.xml
--read_file: off
--no_time_stamp: off
--verbose: on

Build fabric-independent bitstream for implementation 'and2'

Reserved 1104 configurable blocks
Reserved 5265 configuration bits
Building grid bitstream...
Generating bitstream for core grids...Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 6 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_5' under 'logical_tile_clb_mode_clb__0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 6 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_5' under 'logical_tile_clb_mode_clb__0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 6 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_5' under 'logical_tile_clb_mode_clb__0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 65 bits to 'frac_lut6_dffr_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 2 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 2 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 6 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_0_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_1_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_2_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_3_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_4_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_5_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_6_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_7_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_8_in_5' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_0' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_1' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_2' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_3' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_4' under 'logical_tile_clb_mode_clb__0'
Added 6 bits to 'mem_fle_9_in_5' under 'logical_tile_clb_mode_clb__0'
Done
Generating bitstream for I/O grids...Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_dffr_mem' under 'logical_tile_io_mode_physical__iopad_0'
Done
Done
Building routing bitstream...
Generating bitstream for Switch blocks...
	Generating bitstream for Switch blocks[0][0]...
Added 'mem_top_track_0' under 'sb_0__0_'
Prev node '4294967295' for src_node '922'
Added 2 bits to 'mem_top_track_0' under 'sb_0__0_'
Added 'mem_top_track_2' under 'sb_0__0_'
Prev node '4294967295' for src_node '924'
Added 2 bits to 'mem_top_track_2' under 'sb_0__0_'
Added 'mem_top_track_4' under 'sb_0__0_'
Prev node '153' for src_node '926'
Path: 0 -> Driver node '58' for src_node '926'
Path: 1 -> Driver node '153' for src_node '926'
Added 2 bits to 'mem_top_track_4' under 'sb_0__0_'
Added 'mem_top_track_6' under 'sb_0__0_'
Prev node '4294967295' for src_node '928'
Added 2 bits to 'mem_top_track_6' under 'sb_0__0_'
Added 'mem_top_track_8' under 'sb_0__0_'
Prev node '4294967295' for src_node '930'
Added 2 bits to 'mem_top_track_8' under 'sb_0__0_'
Added 'mem_top_track_10' under 'sb_0__0_'
Prev node '4294967295' for src_node '932'
Added 2 bits to 'mem_top_track_10' under 'sb_0__0_'
Added 'mem_top_track_12' under 'sb_0__0_'
Prev node '4294967295' for src_node '934'
Added 2 bits to 'mem_top_track_12' under 'sb_0__0_'
Added 'mem_top_track_14' under 'sb_0__0_'
Prev node '4294967295' for src_node '936'
Added 2 bits to 'mem_top_track_14' under 'sb_0__0_'
Added 'mem_top_track_16' under 'sb_0__0_'
Prev node '4294967295' for src_node '938'
Added 2 bits to 'mem_top_track_16' under 'sb_0__0_'
Added 'mem_top_track_18' under 'sb_0__0_'
Prev node '4294967295' for src_node '940'
Added 2 bits to 'mem_top_track_18' under 'sb_0__0_'
Added 'mem_right_track_0' under 'sb_0__0_'
Prev node '4294967295' for src_node '844'
Added 2 bits to 'mem_right_track_0' under 'sb_0__0_'
Added 'mem_right_track_2' under 'sb_0__0_'
Prev node '4294967295' for src_node '846'
Added 2 bits to 'mem_right_track_2' under 'sb_0__0_'
Added 'mem_right_track_4' under 'sb_0__0_'
Prev node '4294967295' for src_node '848'
Added 2 bits to 'mem_right_track_4' under 'sb_0__0_'
Added 'mem_right_track_6' under 'sb_0__0_'
Prev node '4294967295' for src_node '850'
Added 2 bits to 'mem_right_track_6' under 'sb_0__0_'
Added 'mem_right_track_8' under 'sb_0__0_'
Prev node '4294967295' for src_node '852'
Added 2 bits to 'mem_right_track_8' under 'sb_0__0_'
Added 'mem_right_track_10' under 'sb_0__0_'
Prev node '4294967295' for src_node '854'
Added 2 bits to 'mem_right_track_10' under 'sb_0__0_'
Added 'mem_right_track_12' under 'sb_0__0_'
Prev node '4294967295' for src_node '856'
Added 2 bits to 'mem_right_track_12' under 'sb_0__0_'
Added 'mem_right_track_14' under 'sb_0__0_'
Prev node '4294967295' for src_node '858'
Added 2 bits to 'mem_right_track_14' under 'sb_0__0_'
Added 'mem_right_track_16' under 'sb_0__0_'
Prev node '4294967295' for src_node '860'
Added 2 bits to 'mem_right_track_16' under 'sb_0__0_'
Added 'mem_right_track_18' under 'sb_0__0_'
Prev node '4294967295' for src_node '862'
Added 2 bits to 'mem_right_track_18' under 'sb_0__0_'
	Done

	Generating bitstream for Switch blocks[0][1]...
Added 'mem_top_track_0' under 'sb_0__1_'
Prev node '4294967295' for src_node '942'
Added 4 bits to 'mem_top_track_0' under 'sb_0__1_'
Added 'mem_top_track_8' under 'sb_0__1_'
Prev node '4294967295' for src_node '944'
Added 3 bits to 'mem_top_track_8' under 'sb_0__1_'
Added 'mem_top_track_16' under 'sb_0__1_'
Prev node '4294967295' for src_node '946'
Added 4 bits to 'mem_top_track_16' under 'sb_0__1_'
Added 'mem_right_track_0' under 'sb_0__1_'
Prev node '4294967295' for src_node '870'
Added 2 bits to 'mem_right_track_0' under 'sb_0__1_'
Added 'mem_right_track_2' under 'sb_0__1_'
Prev node '4294967295' for src_node '872'
Added 3 bits to 'mem_right_track_2' under 'sb_0__1_'
Added 'mem_right_track_4' under 'sb_0__1_'
Prev node '926' for src_node '874'
Path: 0 -> Driver node '929' for src_node '874'
Path: 1 -> Driver node '945' for src_node '874'
Path: 2 -> Driver node '472' for src_node '874'
Path: 3 -> Driver node '926' for src_node '874'
Added 3 bits to 'mem_right_track_4' under 'sb_0__1_'
Added 'mem_right_track_6' under 'sb_0__1_'
Prev node '4294967295' for src_node '876'
Added 3 bits to 'mem_right_track_6' under 'sb_0__1_'
Added 'mem_right_track_8' under 'sb_0__1_'
Prev node '4294967295' for src_node '878'
Added 2 bits to 'mem_right_track_8' under 'sb_0__1_'
Added 'mem_right_track_10' under 'sb_0__1_'
Prev node '4294967295' for src_node '880'
Added 2 bits to 'mem_right_track_10' under 'sb_0__1_'
Added 'mem_right_track_12' under 'sb_0__1_'
Prev node '4294967295' for src_node '882'
Added 3 bits to 'mem_right_track_12' under 'sb_0__1_'
Added 'mem_right_track_14' under 'sb_0__1_'
Prev node '4294967295' for src_node '884'
Added 2 bits to 'mem_right_track_14' under 'sb_0__1_'
Added 'mem_right_track_16' under 'sb_0__1_'
Prev node '4294967295' for src_node '886'
Added 2 bits to 'mem_right_track_16' under 'sb_0__1_'
Added 'mem_bottom_track_1' under 'sb_0__1_'
Prev node '4294967295' for src_node '923'
Added 4 bits to 'mem_bottom_track_1' under 'sb_0__1_'
Added 'mem_bottom_track_9' under 'sb_0__1_'
Prev node '4294967295' for src_node '931'
Added 4 bits to 'mem_bottom_track_9' under 'sb_0__1_'
Added 'mem_bottom_track_17' under 'sb_0__1_'
Prev node '4294967295' for src_node '939'
Added 3 bits to 'mem_bottom_track_17' under 'sb_0__1_'
	Done

	Generating bitstream for Switch blocks[0][2]...
Added 'mem_right_track_0' under 'sb_0__2_'
Prev node '4294967295' for src_node '896'
Added 2 bits to 'mem_right_track_0' under 'sb_0__2_'
Added 'mem_right_track_2' under 'sb_0__2_'
Prev node '4294967295' for src_node '898'
Added 2 bits to 'mem_right_track_2' under 'sb_0__2_'
Added 'mem_right_track_4' under 'sb_0__2_'
Prev node '4294967295' for src_node '900'
Added 2 bits to 'mem_right_track_4' under 'sb_0__2_'
Added 'mem_right_track_6' under 'sb_0__2_'
Prev node '4294967295' for src_node '902'
Added 2 bits to 'mem_right_track_6' under 'sb_0__2_'
Added 'mem_right_track_8' under 'sb_0__2_'
Prev node '4294967295' for src_node '904'
Added 2 bits to 'mem_right_track_8' under 'sb_0__2_'
Added 'mem_right_track_10' under 'sb_0__2_'
Prev node '4294967295' for src_node '906'
Added 2 bits to 'mem_right_track_10' under 'sb_0__2_'
Added 'mem_right_track_12' under 'sb_0__2_'
Prev node '4294967295' for src_node '908'
Added 2 bits to 'mem_right_track_12' under 'sb_0__2_'
Added 'mem_right_track_14' under 'sb_0__2_'
Prev node '4294967295' for src_node '910'
Added 2 bits to 'mem_right_track_14' under 'sb_0__2_'
Added 'mem_right_track_16' under 'sb_0__2_'
Prev node '4294967295' for src_node '912'
Added 2 bits to 'mem_right_track_16' under 'sb_0__2_'
Added 'mem_right_track_18' under 'sb_0__2_'
Prev node '4294967295' for src_node '914'
Added 2 bits to 'mem_right_track_18' under 'sb_0__2_'
Added 'mem_bottom_track_1' under 'sb_0__2_'
Prev node '4294967295' for src_node '925'
Added 2 bits to 'mem_bottom_track_1' under 'sb_0__2_'
Added 'mem_bottom_track_3' under 'sb_0__2_'
Prev node '4294967295' for src_node '927'
Added 2 bits to 'mem_bottom_track_3' under 'sb_0__2_'
Added 'mem_bottom_track_5' under 'sb_0__2_'
Prev node '4294967295' for src_node '929'
Added 2 bits to 'mem_bottom_track_5' under 'sb_0__2_'
Added 'mem_bottom_track_7' under 'sb_0__2_'
Prev node '4294967295' for src_node '943'
Added 2 bits to 'mem_bottom_track_7' under 'sb_0__2_'
Added 'mem_bottom_track_9' under 'sb_0__2_'
Prev node '4294967295' for src_node '933'
Added 2 bits to 'mem_bottom_track_9' under 'sb_0__2_'
Added 'mem_bottom_track_11' under 'sb_0__2_'
Prev node '4294967295' for src_node '935'
Added 2 bits to 'mem_bottom_track_11' under 'sb_0__2_'
Added 'mem_bottom_track_13' under 'sb_0__2_'
Prev node '4294967295' for src_node '937'
Added 2 bits to 'mem_bottom_track_13' under 'sb_0__2_'
Added 'mem_bottom_track_15' under 'sb_0__2_'
Prev node '4294967295' for src_node '945'
Added 2 bits to 'mem_bottom_track_15' under 'sb_0__2_'
Added 'mem_bottom_track_17' under 'sb_0__2_'
Prev node '4294967295' for src_node '941'
Added 2 bits to 'mem_bottom_track_17' under 'sb_0__2_'
Added 'mem_bottom_track_19' under 'sb_0__2_'
Prev node '4294967295' for src_node '947'
Added 2 bits to 'mem_bottom_track_19' under 'sb_0__2_'
	Done

	Generating bitstream for Switch blocks[1][0]...
Added 'mem_top_track_0' under 'sb_1__0_'
Prev node '4294967295' for src_node '948'
Added 3 bits to 'mem_top_track_0' under 'sb_1__0_'
Added 'mem_top_track_2' under 'sb_1__0_'
Prev node '4294967295' for src_node '950'
Added 3 bits to 'mem_top_track_2' under 'sb_1__0_'
Added 'mem_top_track_4' under 'sb_1__0_'
Prev node '4294967295' for src_node '952'
Added 2 bits to 'mem_top_track_4' under 'sb_1__0_'
Added 'mem_top_track_6' under 'sb_1__0_'
Prev node '4294967295' for src_node '954'
Added 2 bits to 'mem_top_track_6' under 'sb_1__0_'
Added 'mem_top_track_8' under 'sb_1__0_'
Prev node '4294967295' for src_node '956'
Added 2 bits to 'mem_top_track_8' under 'sb_1__0_'
Added 'mem_top_track_10' under 'sb_1__0_'
Prev node '4294967295' for src_node '958'
Added 2 bits to 'mem_top_track_10' under 'sb_1__0_'
Added 'mem_top_track_12' under 'sb_1__0_'
Prev node '4294967295' for src_node '960'
Added 2 bits to 'mem_top_track_12' under 'sb_1__0_'
Added 'mem_top_track_16' under 'sb_1__0_'
Prev node '4294967295' for src_node '964'
Added 2 bits to 'mem_top_track_16' under 'sb_1__0_'
Added 'mem_top_track_18' under 'sb_1__0_'
Prev node '4294967295' for src_node '966'
Added 2 bits to 'mem_top_track_18' under 'sb_1__0_'
Added 'mem_right_track_0' under 'sb_1__0_'
Prev node '965' for src_node '864'
Path: 0 -> Driver node '953' for src_node '864'
Path: 1 -> Driver node '959' for src_node '864'
Path: 2 -> Driver node '965' for src_node '864'
Added 3 bits to 'mem_right_track_0' under 'sb_1__0_'
Added 'mem_right_track_8' under 'sb_1__0_'
Prev node '4294967295' for src_node '866'
Added 3 bits to 'mem_right_track_8' under 'sb_1__0_'
Added 'mem_right_track_16' under 'sb_1__0_'
Prev node '4294967295' for src_node '868'
Added 3 bits to 'mem_right_track_16' under 'sb_1__0_'
Added 'mem_left_track_1' under 'sb_1__0_'
Prev node '9' for src_node '845'
Path: 0 -> Driver node '949' for src_node '845'
Path: 1 -> Driver node '955' for src_node '845'
Path: 2 -> Driver node '961' for src_node '845'
Path: 3 -> Driver node '967' for src_node '845'
Path: 4 -> Driver node '144' for src_node '845'
Path: 5 -> Driver node '147' for src_node '845'
Path: 6 -> Driver node '9' for src_node '845'
Added 4 bits to 'mem_left_track_1' under 'sb_1__0_'
Added 'mem_left_track_9' under 'sb_1__0_'
Prev node '4294967295' for src_node '853'
Added 3 bits to 'mem_left_track_9' under 'sb_1__0_'
Added 'mem_left_track_17' under 'sb_1__0_'
Prev node '8' for src_node '861'
Path: 0 -> Driver node '951' for src_node '861'
Path: 1 -> Driver node '957' for src_node '861'
Path: 2 -> Driver node '963' for src_node '861'
Path: 3 -> Driver node '146' for src_node '861'
Path: 4 -> Driver node '8' for src_node '861'
Added 3 bits to 'mem_left_track_17' under 'sb_1__0_'
	Done

	Generating bitstream for Switch blocks[1][1]...
Added 'mem_top_track_0' under 'sb_1__1_'
Prev node '4294967295' for src_node '968'
Added 4 bits to 'mem_top_track_0' under 'sb_1__1_'
Added 'mem_top_track_8' under 'sb_1__1_'
Prev node '4294967295' for src_node '970'
Added 4 bits to 'mem_top_track_8' under 'sb_1__1_'
Added 'mem_top_track_16' under 'sb_1__1_'
Prev node '4294967295' for src_node '972'
Added 4 bits to 'mem_top_track_16' under 'sb_1__1_'
Added 'mem_right_track_0' under 'sb_1__1_'
Prev node '4294967295' for src_node '890'
Added 4 bits to 'mem_right_track_0' under 'sb_1__1_'
Added 'mem_right_track_8' under 'sb_1__1_'
Prev node '4294967295' for src_node '892'
Added 4 bits to 'mem_right_track_8' under 'sb_1__1_'
Added 'mem_right_track_16' under 'sb_1__1_'
Prev node '4294967295' for src_node '894'
Added 4 bits to 'mem_right_track_16' under 'sb_1__1_'
Added 'mem_bottom_track_1' under 'sb_1__1_'
Prev node '4294967295' for src_node '949'
Added 4 bits to 'mem_bottom_track_1' under 'sb_1__1_'
Added 'mem_bottom_track_9' under 'sb_1__1_'
Prev node '4294967295' for src_node '957'
Added 4 bits to 'mem_bottom_track_9' under 'sb_1__1_'
Added 'mem_bottom_track_17' under 'sb_1__1_'
Prev node '874' for src_node '965'
Path: 0 -> Driver node '877' for src_node '965'
Path: 1 -> Driver node '885' for src_node '965'
Path: 2 -> Driver node '895' for src_node '965'
Path: 3 -> Driver node '234' for src_node '965'
Path: 4 -> Driver node '139' for src_node '965'
Path: 5 -> Driver node '142' for src_node '965'
Path: 6 -> Driver node '874' for src_node '965'
Added 4 bits to 'mem_bottom_track_17' under 'sb_1__1_'
Added 'mem_left_track_1' under 'sb_1__1_'
Prev node '4294967295' for src_node '871'
Added 4 bits to 'mem_left_track_1' under 'sb_1__1_'
Added 'mem_left_track_9' under 'sb_1__1_'
Prev node '4294967295' for src_node '879'
Added 4 bits to 'mem_left_track_9' under 'sb_1__1_'
Added 'mem_left_track_17' under 'sb_1__1_'
Prev node '4294967295' for src_node '887'
Added 4 bits to 'mem_left_track_17' under 'sb_1__1_'
	Done

	Generating bitstream for Switch blocks[1][2]...
Added 'mem_right_track_0' under 'sb_1__2_'
Prev node '4294967295' for src_node '916'
Added 4 bits to 'mem_right_track_0' under 'sb_1__2_'
Added 'mem_right_track_8' under 'sb_1__2_'
Prev node '4294967295' for src_node '918'
Added 4 bits to 'mem_right_track_8' under 'sb_1__2_'
Added 'mem_right_track_16' under 'sb_1__2_'
Prev node '4294967295' for src_node '920'
Added 3 bits to 'mem_right_track_16' under 'sb_1__2_'
Added 'mem_bottom_track_1' under 'sb_1__2_'
Prev node '4294967295' for src_node '951'
Added 3 bits to 'mem_bottom_track_1' under 'sb_1__2_'
Added 'mem_bottom_track_3' under 'sb_1__2_'
Prev node '4294967295' for src_node '953'
Added 3 bits to 'mem_bottom_track_3' under 'sb_1__2_'
Added 'mem_bottom_track_5' under 'sb_1__2_'
Prev node '4294967295' for src_node '955'
Added 2 bits to 'mem_bottom_track_5' under 'sb_1__2_'
Added 'mem_bottom_track_7' under 'sb_1__2_'
Prev node '4294967295' for src_node '969'
Added 2 bits to 'mem_bottom_track_7' under 'sb_1__2_'
Added 'mem_bottom_track_9' under 'sb_1__2_'
Prev node '4294967295' for src_node '959'
Added 2 bits to 'mem_bottom_track_9' under 'sb_1__2_'
Added 'mem_bottom_track_11' under 'sb_1__2_'
Prev node '4294967295' for src_node '961'
Added 2 bits to 'mem_bottom_track_11' under 'sb_1__2_'
Added 'mem_bottom_track_13' under 'sb_1__2_'
Prev node '4294967295' for src_node '963'
Added 3 bits to 'mem_bottom_track_13' under 'sb_1__2_'
Added 'mem_bottom_track_15' under 'sb_1__2_'
Prev node '4294967295' for src_node '971'
Added 2 bits to 'mem_bottom_track_15' under 'sb_1__2_'
Added 'mem_bottom_track_17' under 'sb_1__2_'
Prev node '4294967295' for src_node '967'
Added 2 bits to 'mem_bottom_track_17' under 'sb_1__2_'
Added 'mem_bottom_track_19' under 'sb_1__2_'
Prev node '4294967295' for src_node '973'
Added 2 bits to 'mem_bottom_track_19' under 'sb_1__2_'
Added 'mem_left_track_1' under 'sb_1__2_'
Prev node '4294967295' for src_node '897'
Added 4 bits to 'mem_left_track_1' under 'sb_1__2_'
Added 'mem_left_track_9' under 'sb_1__2_'
Prev node '4294967295' for src_node '905'
Added 4 bits to 'mem_left_track_9' under 'sb_1__2_'
Added 'mem_left_track_17' under 'sb_1__2_'
Prev node '4294967295' for src_node '913'
Added 3 bits to 'mem_left_track_17' under 'sb_1__2_'
	Done

	Generating bitstream for Switch blocks[2][0]...
Added 'mem_top_track_0' under 'sb_2__0_'
Prev node '4294967295' for src_node '974'
Added 2 bits to 'mem_top_track_0' under 'sb_2__0_'
Added 'mem_top_track_2' under 'sb_2__0_'
Prev node '4294967295' for src_node '976'
Added 2 bits to 'mem_top_track_2' under 'sb_2__0_'
Added 'mem_top_track_4' under 'sb_2__0_'
Prev node '4294967295' for src_node '978'
Added 2 bits to 'mem_top_track_4' under 'sb_2__0_'
Added 'mem_top_track_6' under 'sb_2__0_'
Prev node '4294967295' for src_node '980'
Added 2 bits to 'mem_top_track_6' under 'sb_2__0_'
Added 'mem_top_track_8' under 'sb_2__0_'
Prev node '4294967295' for src_node '982'
Added 2 bits to 'mem_top_track_8' under 'sb_2__0_'
Added 'mem_top_track_10' under 'sb_2__0_'
Prev node '4294967295' for src_node '984'
Added 2 bits to 'mem_top_track_10' under 'sb_2__0_'
Added 'mem_top_track_12' under 'sb_2__0_'
Prev node '4294967295' for src_node '986'
Added 2 bits to 'mem_top_track_12' under 'sb_2__0_'
Added 'mem_top_track_14' under 'sb_2__0_'
Prev node '4294967295' for src_node '988'
Added 2 bits to 'mem_top_track_14' under 'sb_2__0_'
Added 'mem_top_track_16' under 'sb_2__0_'
Prev node '4294967295' for src_node '990'
Added 2 bits to 'mem_top_track_16' under 'sb_2__0_'
Added 'mem_top_track_18' under 'sb_2__0_'
Prev node '4294967295' for src_node '992'
Added 2 bits to 'mem_top_track_18' under 'sb_2__0_'
Added 'mem_left_track_1' under 'sb_2__0_'
Prev node '4294967295' for src_node '847'
Added 2 bits to 'mem_left_track_1' under 'sb_2__0_'
Added 'mem_left_track_3' under 'sb_2__0_'
Prev node '4294967295' for src_node '849'
Added 2 bits to 'mem_left_track_3' under 'sb_2__0_'
Added 'mem_left_track_5' under 'sb_2__0_'
Prev node '4294967295' for src_node '851'
Added 2 bits to 'mem_left_track_5' under 'sb_2__0_'
Added 'mem_left_track_7' under 'sb_2__0_'
Prev node '4294967295' for src_node '865'
Added 2 bits to 'mem_left_track_7' under 'sb_2__0_'
Added 'mem_left_track_9' under 'sb_2__0_'
Prev node '4294967295' for src_node '855'
Added 2 bits to 'mem_left_track_9' under 'sb_2__0_'
	Done

	Generating bitstream for Switch blocks[2][1]...
Added 'mem_top_track_0' under 'sb_2__1_'
Prev node '4294967295' for src_node '994'
Added 4 bits to 'mem_top_track_0' under 'sb_2__1_'
Added 'mem_top_track_8' under 'sb_2__1_'
Prev node '4294967295' for src_node '996'
Added 3 bits to 'mem_top_track_8' under 'sb_2__1_'
Added 'mem_top_track_16' under 'sb_2__1_'
Prev node '4294967295' for src_node '998'
Added 3 bits to 'mem_top_track_16' under 'sb_2__1_'
Added 'mem_bottom_track_1' under 'sb_2__1_'
Prev node '4294967295' for src_node '975'
Added 4 bits to 'mem_bottom_track_1' under 'sb_2__1_'
Added 'mem_bottom_track_9' under 'sb_2__1_'
Prev node '4294967295' for src_node '983'
Added 3 bits to 'mem_bottom_track_9' under 'sb_2__1_'
Added 'mem_bottom_track_17' under 'sb_2__1_'
Prev node '4294967295' for src_node '991'
Added 4 bits to 'mem_bottom_track_17' under 'sb_2__1_'
Added 'mem_left_track_1' under 'sb_2__1_'
Prev node '4294967295' for src_node '873'
Added 3 bits to 'mem_left_track_1' under 'sb_2__1_'
Added 'mem_left_track_3' under 'sb_2__1_'
Prev node '4294967295' for src_node '875'
Added 3 bits to 'mem_left_track_3' under 'sb_2__1_'
Added 'mem_left_track_5' under 'sb_2__1_'
Prev node '4294967295' for src_node '877'
Added 3 bits to 'mem_left_track_5' under 'sb_2__1_'
Added 'mem_left_track_7' under 'sb_2__1_'
Prev node '4294967295' for src_node '891'
Added 3 bits to 'mem_left_track_7' under 'sb_2__1_'
Added 'mem_left_track_9' under 'sb_2__1_'
Prev node '4294967295' for src_node '881'
Added 2 bits to 'mem_left_track_9' under 'sb_2__1_'
Added 'mem_left_track_11' under 'sb_2__1_'
Prev node '4294967295' for src_node '883'
Added 2 bits to 'mem_left_track_11' under 'sb_2__1_'
Added 'mem_left_track_13' under 'sb_2__1_'
Prev node '4294967295' for src_node '885'
Added 2 bits to 'mem_left_track_13' under 'sb_2__1_'
Added 'mem_left_track_17' under 'sb_2__1_'
Prev node '4294967295' for src_node '889'
Added 2 bits to 'mem_left_track_17' under 'sb_2__1_'
Added 'mem_left_track_19' under 'sb_2__1_'
Prev node '4294967295' for src_node '895'
Added 2 bits to 'mem_left_track_19' under 'sb_2__1_'
	Done

	Generating bitstream for Switch blocks[2][2]...
Added 'mem_bottom_track_1' under 'sb_2__2_'
Prev node '4294967295' for src_node '977'
Added 2 bits to 'mem_bottom_track_1' under 'sb_2__2_'
Added 'mem_bottom_track_3' under 'sb_2__2_'
Prev node '4294967295' for src_node '979'
Added 2 bits to 'mem_bottom_track_3' under 'sb_2__2_'
Added 'mem_bottom_track_5' under 'sb_2__2_'
Prev node '4294967295' for src_node '981'
Added 2 bits to 'mem_bottom_track_5' under 'sb_2__2_'
Added 'mem_bottom_track_7' under 'sb_2__2_'
Prev node '4294967295' for src_node '995'
Added 2 bits to 'mem_bottom_track_7' under 'sb_2__2_'
Added 'mem_bottom_track_9' under 'sb_2__2_'
Prev node '4294967295' for src_node '985'
Added 2 bits to 'mem_bottom_track_9' under 'sb_2__2_'
Added 'mem_bottom_track_11' under 'sb_2__2_'
Prev node '4294967295' for src_node '987'
Added 2 bits to 'mem_bottom_track_11' under 'sb_2__2_'
Added 'mem_bottom_track_13' under 'sb_2__2_'
Prev node '4294967295' for src_node '989'
Added 2 bits to 'mem_bottom_track_13' under 'sb_2__2_'
Added 'mem_bottom_track_15' under 'sb_2__2_'
Prev node '4294967295' for src_node '997'
Added 2 bits to 'mem_bottom_track_15' under 'sb_2__2_'
Added 'mem_bottom_track_17' under 'sb_2__2_'
Prev node '4294967295' for src_node '993'
Added 2 bits to 'mem_bottom_track_17' under 'sb_2__2_'
Added 'mem_bottom_track_19' under 'sb_2__2_'
Prev node '4294967295' for src_node '999'
Added 2 bits to 'mem_bottom_track_19' under 'sb_2__2_'
Added 'mem_left_track_1' under 'sb_2__2_'
Prev node '4294967295' for src_node '899'
Added 2 bits to 'mem_left_track_1' under 'sb_2__2_'
Added 'mem_left_track_3' under 'sb_2__2_'
Prev node '4294967295' for src_node '901'
Added 2 bits to 'mem_left_track_3' under 'sb_2__2_'
Added 'mem_left_track_5' under 'sb_2__2_'
Prev node '4294967295' for src_node '903'
Added 2 bits to 'mem_left_track_5' under 'sb_2__2_'
Added 'mem_left_track_7' under 'sb_2__2_'
Prev node '4294967295' for src_node '917'
Added 2 bits to 'mem_left_track_7' under 'sb_2__2_'
Added 'mem_left_track_9' under 'sb_2__2_'
Prev node '4294967295' for src_node '907'
Added 2 bits to 'mem_left_track_9' under 'sb_2__2_'
Added 'mem_left_track_11' under 'sb_2__2_'
Prev node '4294967295' for src_node '909'
Added 2 bits to 'mem_left_track_11' under 'sb_2__2_'
Added 'mem_left_track_13' under 'sb_2__2_'
Prev node '4294967295' for src_node '911'
Added 2 bits to 'mem_left_track_13' under 'sb_2__2_'
Added 'mem_left_track_15' under 'sb_2__2_'
Prev node '4294967295' for src_node '919'
Added 2 bits to 'mem_left_track_15' under 'sb_2__2_'
Added 'mem_left_track_17' under 'sb_2__2_'
Prev node '4294967295' for src_node '915'
Added 2 bits to 'mem_left_track_17' under 'sb_2__2_'
Added 'mem_left_track_19' under 'sb_2__2_'
Prev node '4294967295' for src_node '921'
Added 2 bits to 'mem_left_track_19' under 'sb_2__2_'
	Done
Done
Generating bitstream for X-direction Connection blocks ...
	Generating bitstream for X-direction Connection Block [1][0]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:175 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_0' under 'cbx_1__0_'
Added 3 bits to 'mem_bottom_ipin_0' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:176 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_1' under 'cbx_1__0_'
Added 3 bits to 'mem_bottom_ipin_1' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:177 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_2' under 'cbx_1__0_'
Added 3 bits to 'mem_bottom_ipin_2' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:178 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_3' under 'cbx_1__0_'
Added 3 bits to 'mem_bottom_ipin_3' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:179 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_4' under 'cbx_1__0_'
Added 3 bits to 'mem_bottom_ipin_4' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:180 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_5' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_5' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:181 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_6' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_6' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:182 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_7' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_7' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '8'. Details: IPIN:183 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_8' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_8' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '9'. Details: IPIN:184 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_9' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_9' under 'cbx_1__0_'
	Done

	Generating bitstream for X-direction Connection Block [1][1]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:501 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_0' under 'cbx_1__1_'
Added 3 bits to 'mem_bottom_ipin_0' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:502 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_1' under 'cbx_1__1_'
Added 3 bits to 'mem_bottom_ipin_1' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:503 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_2' under 'cbx_1__1_'
Added 3 bits to 'mem_bottom_ipin_2' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:504 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_3' under 'cbx_1__1_'
Added 3 bits to 'mem_bottom_ipin_3' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:505 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_4' under 'cbx_1__1_'
Added 3 bits to 'mem_bottom_ipin_4' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:506 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_5' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_5' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:507 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_6' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_6' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:508 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_7' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_7' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '8'. Details: IPIN:509 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_8' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_8' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '9'. Details: IPIN:510 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_9' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_9' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:154 side: (TOP,) (1,1,0)
Added 'mem_top_ipin_0' under 'cbx_1__1_'
Added 3 bits to 'mem_top_ipin_0' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:155 side: (TOP,) (1,1,0)
Added 'mem_top_ipin_1' under 'cbx_1__1_'
Added 3 bits to 'mem_top_ipin_1' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:156 side: (TOP,) (1,1,0)
Added 'mem_top_ipin_2' under 'cbx_1__1_'
Added 3 bits to 'mem_top_ipin_2' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '3'. Details: IPIN:157 side: (TOP,) (1,1,0)
Added 'mem_top_ipin_3' under 'cbx_1__1_'
Added 3 bits to 'mem_top_ipin_3' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '4'. Details: IPIN:158 side: (TOP,) (1,1,0)
Added 'mem_top_ipin_4' under 'cbx_1__1_'
Added 3 bits to 'mem_top_ipin_4' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '5'. Details: IPIN:159 side: (TOP,) (1,1,0)
Added 'mem_top_ipin_5' under 'cbx_1__1_'
Added 2 bits to 'mem_top_ipin_5' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '6'. Details: IPIN:160 side: (TOP,) (1,1,0)
Added 'mem_top_ipin_6' under 'cbx_1__1_'
Added 2 bits to 'mem_top_ipin_6' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '7'. Details: IPIN:161 side: (TOP,) (1,1,0)
Added 'mem_top_ipin_7' under 'cbx_1__1_'
Added 2 bits to 'mem_top_ipin_7' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '8'. Details: IPIN:162 side: (TOP,) (1,1,0)
Added 'mem_top_ipin_8' under 'cbx_1__1_'
Added 2 bits to 'mem_top_ipin_8' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '9'. Details: IPIN:163 side: (TOP,) (1,1,0)
Added 'mem_top_ipin_9' under 'cbx_1__1_'
Added 2 bits to 'mem_top_ipin_9' under 'cbx_1__1_'
	Done

	Generating bitstream for X-direction Connection Block [1][2]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:748 side: (BOTTOM,) (1,3,0)
Added 'mem_bottom_ipin_0' under 'cbx_1__2_'
Added 3 bits to 'mem_bottom_ipin_0' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:749 side: (BOTTOM,) (1,3,0)
Added 'mem_bottom_ipin_1' under 'cbx_1__2_'
Added 3 bits to 'mem_bottom_ipin_1' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:750 side: (BOTTOM,) (1,3,0)
Added 'mem_bottom_ipin_2' under 'cbx_1__2_'
Added 3 bits to 'mem_bottom_ipin_2' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:751 side: (BOTTOM,) (1,3,0)
Added 'mem_bottom_ipin_3' under 'cbx_1__2_'
Added 3 bits to 'mem_bottom_ipin_3' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:752 side: (BOTTOM,) (1,3,0)
Added 'mem_bottom_ipin_4' under 'cbx_1__2_'
Added 3 bits to 'mem_bottom_ipin_4' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:753 side: (BOTTOM,) (1,3,0)
Added 'mem_bottom_ipin_5' under 'cbx_1__2_'
Added 3 bits to 'mem_bottom_ipin_5' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:754 side: (BOTTOM,) (1,3,0)
Added 'mem_bottom_ipin_6' under 'cbx_1__2_'
Added 3 bits to 'mem_bottom_ipin_6' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:755 side: (BOTTOM,) (1,3,0)
Added 'mem_bottom_ipin_7' under 'cbx_1__2_'
Added 3 bits to 'mem_bottom_ipin_7' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:480 side: (TOP,) (1,2,0)
Added 'mem_top_ipin_0' under 'cbx_1__2_'
Added 3 bits to 'mem_top_ipin_0' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:481 side: (TOP,) (1,2,0)
Added 'mem_top_ipin_1' under 'cbx_1__2_'
Added 3 bits to 'mem_top_ipin_1' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:482 side: (TOP,) (1,2,0)
Added 'mem_top_ipin_2' under 'cbx_1__2_'
Added 3 bits to 'mem_top_ipin_2' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '3'. Details: IPIN:483 side: (TOP,) (1,2,0)
Added 'mem_top_ipin_3' under 'cbx_1__2_'
Added 3 bits to 'mem_top_ipin_3' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '4'. Details: IPIN:484 side: (TOP,) (1,2,0)
Added 'mem_top_ipin_4' under 'cbx_1__2_'
Added 3 bits to 'mem_top_ipin_4' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '5'. Details: IPIN:485 side: (TOP,) (1,2,0)
Added 'mem_top_ipin_5' under 'cbx_1__2_'
Added 2 bits to 'mem_top_ipin_5' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '6'. Details: IPIN:486 side: (TOP,) (1,2,0)
Added 'mem_top_ipin_6' under 'cbx_1__2_'
Added 2 bits to 'mem_top_ipin_6' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '7'. Details: IPIN:487 side: (TOP,) (1,2,0)
Added 'mem_top_ipin_7' under 'cbx_1__2_'
Added 2 bits to 'mem_top_ipin_7' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '8'. Details: IPIN:488 side: (TOP,) (1,2,0)
Added 'mem_top_ipin_8' under 'cbx_1__2_'
Added 2 bits to 'mem_top_ipin_8' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '9'. Details: IPIN:489 side: (TOP,) (1,2,0)
Added 'mem_top_ipin_9' under 'cbx_1__2_'
Added 2 bits to 'mem_top_ipin_9' under 'cbx_1__2_'
	Done

	Generating bitstream for X-direction Connection Block [2][0]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:258 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_0' under 'cbx_2__0_'
Added 3 bits to 'mem_bottom_ipin_0' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:259 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_1' under 'cbx_2__0_'
Added 3 bits to 'mem_bottom_ipin_1' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:260 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_2' under 'cbx_2__0_'
Added 3 bits to 'mem_bottom_ipin_2' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:261 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_3' under 'cbx_2__0_'
Added 3 bits to 'mem_bottom_ipin_3' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:262 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_4' under 'cbx_2__0_'
Added 3 bits to 'mem_bottom_ipin_4' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:263 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_5' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_5' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:264 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_6' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_6' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:265 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_7' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_7' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '8'. Details: IPIN:266 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_8' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_8' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '9'. Details: IPIN:267 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_9' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_9' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:24 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_0' under 'cbx_2__0_'
Added 3 bits to 'mem_top_ipin_0' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:25 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_1' under 'cbx_2__0_'
Added 3 bits to 'mem_top_ipin_1' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:26 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_2' under 'cbx_2__0_'
Added 3 bits to 'mem_top_ipin_2' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '3'. Details: IPIN:27 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_3' under 'cbx_2__0_'
Added 3 bits to 'mem_top_ipin_3' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '4'. Details: IPIN:28 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_4' under 'cbx_2__0_'
Added 3 bits to 'mem_top_ipin_4' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '5'. Details: IPIN:29 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_5' under 'cbx_2__0_'
Added 3 bits to 'mem_top_ipin_5' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '6'. Details: IPIN:30 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_6' under 'cbx_2__0_'
Added 3 bits to 'mem_top_ipin_6' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '7'. Details: IPIN:31 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_7' under 'cbx_2__0_'
Added 3 bits to 'mem_top_ipin_7' under 'cbx_2__0_'
	Done

	Generating bitstream for X-direction Connection Block [2][1]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:584 side: (BOTTOM,) (2,2,0)
Added 'mem_bottom_ipin_0' under 'cbx_2__1_'
Added 3 bits to 'mem_bottom_ipin_0' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:585 side: (BOTTOM,) (2,2,0)
Added 'mem_bottom_ipin_1' under 'cbx_2__1_'
Added 3 bits to 'mem_bottom_ipin_1' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:586 side: (BOTTOM,) (2,2,0)
Added 'mem_bottom_ipin_2' under 'cbx_2__1_'
Added 3 bits to 'mem_bottom_ipin_2' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:587 side: (BOTTOM,) (2,2,0)
Added 'mem_bottom_ipin_3' under 'cbx_2__1_'
Added 3 bits to 'mem_bottom_ipin_3' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:588 side: (BOTTOM,) (2,2,0)
Added 'mem_bottom_ipin_4' under 'cbx_2__1_'
Added 3 bits to 'mem_bottom_ipin_4' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:589 side: (BOTTOM,) (2,2,0)
Added 'mem_bottom_ipin_5' under 'cbx_2__1_'
Added 2 bits to 'mem_bottom_ipin_5' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:590 side: (BOTTOM,) (2,2,0)
Added 'mem_bottom_ipin_6' under 'cbx_2__1_'
Added 2 bits to 'mem_bottom_ipin_6' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:591 side: (BOTTOM,) (2,2,0)
Added 'mem_bottom_ipin_7' under 'cbx_2__1_'
Added 2 bits to 'mem_bottom_ipin_7' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '8'. Details: IPIN:592 side: (BOTTOM,) (2,2,0)
Added 'mem_bottom_ipin_8' under 'cbx_2__1_'
Added 2 bits to 'mem_bottom_ipin_8' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '9'. Details: IPIN:593 side: (BOTTOM,) (2,2,0)
Added 'mem_bottom_ipin_9' under 'cbx_2__1_'
Added 2 bits to 'mem_bottom_ipin_9' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:237 side: (TOP,) (2,1,0)
Added 'mem_top_ipin_0' under 'cbx_2__1_'
Added 3 bits to 'mem_top_ipin_0' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:238 side: (TOP,) (2,1,0)
Added 'mem_top_ipin_1' under 'cbx_2__1_'
Added 3 bits to 'mem_top_ipin_1' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:239 side: (TOP,) (2,1,0)
Added 'mem_top_ipin_2' under 'cbx_2__1_'
Added 3 bits to 'mem_top_ipin_2' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '3'. Details: IPIN:240 side: (TOP,) (2,1,0)
Added 'mem_top_ipin_3' under 'cbx_2__1_'
Added 3 bits to 'mem_top_ipin_3' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '4'. Details: IPIN:241 side: (TOP,) (2,1,0)
Added 'mem_top_ipin_4' under 'cbx_2__1_'
Added 3 bits to 'mem_top_ipin_4' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '5'. Details: IPIN:242 side: (TOP,) (2,1,0)
Added 'mem_top_ipin_5' under 'cbx_2__1_'
Added 2 bits to 'mem_top_ipin_5' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '6'. Details: IPIN:243 side: (TOP,) (2,1,0)
Added 'mem_top_ipin_6' under 'cbx_2__1_'
Added 2 bits to 'mem_top_ipin_6' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '7'. Details: IPIN:244 side: (TOP,) (2,1,0)
Added 'mem_top_ipin_7' under 'cbx_2__1_'
Added 2 bits to 'mem_top_ipin_7' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '8'. Details: IPIN:245 side: (TOP,) (2,1,0)
Added 'mem_top_ipin_8' under 'cbx_2__1_'
Added 2 bits to 'mem_top_ipin_8' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '9'. Details: IPIN:246 side: (TOP,) (2,1,0)
Added 'mem_top_ipin_9' under 'cbx_2__1_'
Added 2 bits to 'mem_top_ipin_9' under 'cbx_2__1_'
	Done

	Generating bitstream for X-direction Connection Block [2][2]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:828 side: (BOTTOM,) (2,3,0)
Added 'mem_bottom_ipin_0' under 'cbx_2__2_'
Added 3 bits to 'mem_bottom_ipin_0' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:829 side: (BOTTOM,) (2,3,0)
Added 'mem_bottom_ipin_1' under 'cbx_2__2_'
Added 3 bits to 'mem_bottom_ipin_1' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:830 side: (BOTTOM,) (2,3,0)
Added 'mem_bottom_ipin_2' under 'cbx_2__2_'
Added 3 bits to 'mem_bottom_ipin_2' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:831 side: (BOTTOM,) (2,3,0)
Added 'mem_bottom_ipin_3' under 'cbx_2__2_'
Added 3 bits to 'mem_bottom_ipin_3' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:832 side: (BOTTOM,) (2,3,0)
Added 'mem_bottom_ipin_4' under 'cbx_2__2_'
Added 3 bits to 'mem_bottom_ipin_4' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:833 side: (BOTTOM,) (2,3,0)
Added 'mem_bottom_ipin_5' under 'cbx_2__2_'
Added 3 bits to 'mem_bottom_ipin_5' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:834 side: (BOTTOM,) (2,3,0)
Added 'mem_bottom_ipin_6' under 'cbx_2__2_'
Added 3 bits to 'mem_bottom_ipin_6' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:835 side: (BOTTOM,) (2,3,0)
Added 'mem_bottom_ipin_7' under 'cbx_2__2_'
Added 3 bits to 'mem_bottom_ipin_7' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:563 side: (TOP,) (2,2,0)
Added 'mem_top_ipin_0' under 'cbx_2__2_'
Added 3 bits to 'mem_top_ipin_0' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:564 side: (TOP,) (2,2,0)
Added 'mem_top_ipin_1' under 'cbx_2__2_'
Added 3 bits to 'mem_top_ipin_1' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:565 side: (TOP,) (2,2,0)
Added 'mem_top_ipin_2' under 'cbx_2__2_'
Added 3 bits to 'mem_top_ipin_2' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '3'. Details: IPIN:566 side: (TOP,) (2,2,0)
Added 'mem_top_ipin_3' under 'cbx_2__2_'
Added 3 bits to 'mem_top_ipin_3' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '4'. Details: IPIN:567 side: (TOP,) (2,2,0)
Added 'mem_top_ipin_4' under 'cbx_2__2_'
Added 3 bits to 'mem_top_ipin_4' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '5'. Details: IPIN:568 side: (TOP,) (2,2,0)
Added 'mem_top_ipin_5' under 'cbx_2__2_'
Added 2 bits to 'mem_top_ipin_5' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '6'. Details: IPIN:569 side: (TOP,) (2,2,0)
Added 'mem_top_ipin_6' under 'cbx_2__2_'
Added 2 bits to 'mem_top_ipin_6' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '7'. Details: IPIN:570 side: (TOP,) (2,2,0)
Added 'mem_top_ipin_7' under 'cbx_2__2_'
Added 2 bits to 'mem_top_ipin_7' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '8'. Details: IPIN:571 side: (TOP,) (2,2,0)
Added 'mem_top_ipin_8' under 'cbx_2__2_'
Added 2 bits to 'mem_top_ipin_8' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '9'. Details: IPIN:572 side: (TOP,) (2,2,0)
Added 'mem_top_ipin_9' under 'cbx_2__2_'
Added 2 bits to 'mem_top_ipin_9' under 'cbx_2__2_'
	Done
Done
Generating bitstream for Y-direction Connection blocks ...
	Generating bitstream for Y-direction Connection Block [0][1]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:185 side: (LEFT,) (1,1,0)
Added 'mem_left_ipin_0' under 'cby_0__1_'
Added 3 bits to 'mem_left_ipin_0' under 'cby_0__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:186 side: (LEFT,) (1,1,0)
Added 'mem_left_ipin_1' under 'cby_0__1_'
Added 3 bits to 'mem_left_ipin_1' under 'cby_0__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '2'. Details: IPIN:187 side: (LEFT,) (1,1,0)
Added 'mem_left_ipin_2' under 'cby_0__1_'
Added 3 bits to 'mem_left_ipin_2' under 'cby_0__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '3'. Details: IPIN:188 side: (LEFT,) (1,1,0)
Added 'mem_left_ipin_3' under 'cby_0__1_'
Added 3 bits to 'mem_left_ipin_3' under 'cby_0__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '4'. Details: IPIN:189 side: (LEFT,) (1,1,0)
Added 'mem_left_ipin_4' under 'cby_0__1_'
Added 3 bits to 'mem_left_ipin_4' under 'cby_0__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '5'. Details: IPIN:190 side: (LEFT,) (1,1,0)
Added 'mem_left_ipin_5' under 'cby_0__1_'
Added 2 bits to 'mem_left_ipin_5' under 'cby_0__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '6'. Details: IPIN:191 side: (LEFT,) (1,1,0)
Added 'mem_left_ipin_6' under 'cby_0__1_'
Added 2 bits to 'mem_left_ipin_6' under 'cby_0__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '7'. Details: IPIN:192 side: (LEFT,) (1,1,0)
Added 'mem_left_ipin_7' under 'cby_0__1_'
Added 2 bits to 'mem_left_ipin_7' under 'cby_0__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '8'. Details: IPIN:193 side: (LEFT,) (1,1,0)
Added 'mem_left_ipin_8' under 'cby_0__1_'
Added 2 bits to 'mem_left_ipin_8' under 'cby_0__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '9'. Details: IPIN:194 side: (LEFT,) (1,1,0)
Added 'mem_left_ipin_9' under 'cby_0__1_'
Added 2 bits to 'mem_left_ipin_9' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:88 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_0' under 'cby_0__1_'
Added 3 bits to 'mem_right_ipin_0' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:89 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_1' under 'cby_0__1_'
Added 3 bits to 'mem_right_ipin_1' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:90 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_2' under 'cby_0__1_'
Added 3 bits to 'mem_right_ipin_2' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:91 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_3' under 'cby_0__1_'
Added 3 bits to 'mem_right_ipin_3' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:92 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_4' under 'cby_0__1_'
Added 3 bits to 'mem_right_ipin_4' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:93 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_5' under 'cby_0__1_'
Added 3 bits to 'mem_right_ipin_5' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:94 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_6' under 'cby_0__1_'
Added 3 bits to 'mem_right_ipin_6' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:95 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_7' under 'cby_0__1_'
Added 3 bits to 'mem_right_ipin_7' under 'cby_0__1_'
	Done

	Generating bitstream for Y-direction Connection Block [0][2]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:511 side: (LEFT,) (1,2,0)
Added 'mem_left_ipin_0' under 'cby_0__2_'
Added 3 bits to 'mem_left_ipin_0' under 'cby_0__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:512 side: (LEFT,) (1,2,0)
Added 'mem_left_ipin_1' under 'cby_0__2_'
Added 3 bits to 'mem_left_ipin_1' under 'cby_0__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '2'. Details: IPIN:513 side: (LEFT,) (1,2,0)
Added 'mem_left_ipin_2' under 'cby_0__2_'
Added 3 bits to 'mem_left_ipin_2' under 'cby_0__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '3'. Details: IPIN:514 side: (LEFT,) (1,2,0)
Added 'mem_left_ipin_3' under 'cby_0__2_'
Added 3 bits to 'mem_left_ipin_3' under 'cby_0__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '4'. Details: IPIN:515 side: (LEFT,) (1,2,0)
Added 'mem_left_ipin_4' under 'cby_0__2_'
Added 3 bits to 'mem_left_ipin_4' under 'cby_0__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '5'. Details: IPIN:516 side: (LEFT,) (1,2,0)
Added 'mem_left_ipin_5' under 'cby_0__2_'
Added 2 bits to 'mem_left_ipin_5' under 'cby_0__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '6'. Details: IPIN:517 side: (LEFT,) (1,2,0)
Added 'mem_left_ipin_6' under 'cby_0__2_'
Added 2 bits to 'mem_left_ipin_6' under 'cby_0__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '7'. Details: IPIN:518 side: (LEFT,) (1,2,0)
Added 'mem_left_ipin_7' under 'cby_0__2_'
Added 2 bits to 'mem_left_ipin_7' under 'cby_0__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '8'. Details: IPIN:519 side: (LEFT,) (1,2,0)
Added 'mem_left_ipin_8' under 'cby_0__2_'
Added 2 bits to 'mem_left_ipin_8' under 'cby_0__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '9'. Details: IPIN:520 side: (LEFT,) (1,2,0)
Added 'mem_left_ipin_9' under 'cby_0__2_'
Added 2 bits to 'mem_left_ipin_9' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:414 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_0' under 'cby_0__2_'
Added 3 bits to 'mem_right_ipin_0' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:415 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_1' under 'cby_0__2_'
Added 3 bits to 'mem_right_ipin_1' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:416 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_2' under 'cby_0__2_'
Added 3 bits to 'mem_right_ipin_2' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:417 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_3' under 'cby_0__2_'
Added 3 bits to 'mem_right_ipin_3' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:418 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_4' under 'cby_0__2_'
Added 3 bits to 'mem_right_ipin_4' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:419 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_5' under 'cby_0__2_'
Added 3 bits to 'mem_right_ipin_5' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:420 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_6' under 'cby_0__2_'
Added 3 bits to 'mem_right_ipin_6' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:421 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_7' under 'cby_0__2_'
Added 3 bits to 'mem_right_ipin_7' under 'cby_0__2_'
	Done

	Generating bitstream for Y-direction Connection Block [1][1]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:268 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_0' under 'cby_1__1_'
Added 3 bits to 'mem_left_ipin_0' under 'cby_1__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:269 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_1' under 'cby_1__1_'
Added 3 bits to 'mem_left_ipin_1' under 'cby_1__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '2'. Details: IPIN:270 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_2' under 'cby_1__1_'
Added 3 bits to 'mem_left_ipin_2' under 'cby_1__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '3'. Details: IPIN:271 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_3' under 'cby_1__1_'
Added 3 bits to 'mem_left_ipin_3' under 'cby_1__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '4'. Details: IPIN:272 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_4' under 'cby_1__1_'
Added 3 bits to 'mem_left_ipin_4' under 'cby_1__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '5'. Details: IPIN:273 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_5' under 'cby_1__1_'
Added 2 bits to 'mem_left_ipin_5' under 'cby_1__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '6'. Details: IPIN:274 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_6' under 'cby_1__1_'
Added 2 bits to 'mem_left_ipin_6' under 'cby_1__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '7'. Details: IPIN:275 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_7' under 'cby_1__1_'
Added 2 bits to 'mem_left_ipin_7' under 'cby_1__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '8'. Details: IPIN:276 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_8' under 'cby_1__1_'
Added 2 bits to 'mem_left_ipin_8' under 'cby_1__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '9'. Details: IPIN:277 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_9' under 'cby_1__1_'
Added 2 bits to 'mem_left_ipin_9' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:165 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_0' under 'cby_1__1_'
Added 3 bits to 'mem_right_ipin_0' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:166 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_1' under 'cby_1__1_'
Added 3 bits to 'mem_right_ipin_1' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:167 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_2' under 'cby_1__1_'
Added 3 bits to 'mem_right_ipin_2' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:168 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_3' under 'cby_1__1_'
Added 3 bits to 'mem_right_ipin_3' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:169 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_4' under 'cby_1__1_'
Added 3 bits to 'mem_right_ipin_4' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:170 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_5' under 'cby_1__1_'
Added 2 bits to 'mem_right_ipin_5' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:171 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_6' under 'cby_1__1_'
Added 2 bits to 'mem_right_ipin_6' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:172 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_7' under 'cby_1__1_'
Added 2 bits to 'mem_right_ipin_7' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '8'. Details: IPIN:173 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_8' under 'cby_1__1_'
Added 2 bits to 'mem_right_ipin_8' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '9'. Details: IPIN:174 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_9' under 'cby_1__1_'
Added 2 bits to 'mem_right_ipin_9' under 'cby_1__1_'
	Done

	Generating bitstream for Y-direction Connection Block [1][2]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:594 side: (LEFT,) (2,2,0)
Added 'mem_left_ipin_0' under 'cby_1__2_'
Added 3 bits to 'mem_left_ipin_0' under 'cby_1__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:595 side: (LEFT,) (2,2,0)
Added 'mem_left_ipin_1' under 'cby_1__2_'
Added 3 bits to 'mem_left_ipin_1' under 'cby_1__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '2'. Details: IPIN:596 side: (LEFT,) (2,2,0)
Added 'mem_left_ipin_2' under 'cby_1__2_'
Added 3 bits to 'mem_left_ipin_2' under 'cby_1__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '3'. Details: IPIN:597 side: (LEFT,) (2,2,0)
Added 'mem_left_ipin_3' under 'cby_1__2_'
Added 3 bits to 'mem_left_ipin_3' under 'cby_1__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '4'. Details: IPIN:598 side: (LEFT,) (2,2,0)
Added 'mem_left_ipin_4' under 'cby_1__2_'
Added 3 bits to 'mem_left_ipin_4' under 'cby_1__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '5'. Details: IPIN:599 side: (LEFT,) (2,2,0)
Added 'mem_left_ipin_5' under 'cby_1__2_'
Added 2 bits to 'mem_left_ipin_5' under 'cby_1__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '6'. Details: IPIN:600 side: (LEFT,) (2,2,0)
Added 'mem_left_ipin_6' under 'cby_1__2_'
Added 2 bits to 'mem_left_ipin_6' under 'cby_1__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '7'. Details: IPIN:601 side: (LEFT,) (2,2,0)
Added 'mem_left_ipin_7' under 'cby_1__2_'
Added 2 bits to 'mem_left_ipin_7' under 'cby_1__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '8'. Details: IPIN:602 side: (LEFT,) (2,2,0)
Added 'mem_left_ipin_8' under 'cby_1__2_'
Added 2 bits to 'mem_left_ipin_8' under 'cby_1__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '9'. Details: IPIN:603 side: (LEFT,) (2,2,0)
Added 'mem_left_ipin_9' under 'cby_1__2_'
Added 2 bits to 'mem_left_ipin_9' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:491 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_0' under 'cby_1__2_'
Added 3 bits to 'mem_right_ipin_0' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:492 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_1' under 'cby_1__2_'
Added 3 bits to 'mem_right_ipin_1' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:493 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_2' under 'cby_1__2_'
Added 3 bits to 'mem_right_ipin_2' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:494 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_3' under 'cby_1__2_'
Added 3 bits to 'mem_right_ipin_3' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:495 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_4' under 'cby_1__2_'
Added 3 bits to 'mem_right_ipin_4' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:496 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_5' under 'cby_1__2_'
Added 2 bits to 'mem_right_ipin_5' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:497 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_6' under 'cby_1__2_'
Added 2 bits to 'mem_right_ipin_6' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:498 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_7' under 'cby_1__2_'
Added 2 bits to 'mem_right_ipin_7' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '8'. Details: IPIN:499 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_8' under 'cby_1__2_'
Added 2 bits to 'mem_right_ipin_8' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '9'. Details: IPIN:500 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_9' under 'cby_1__2_'
Added 2 bits to 'mem_right_ipin_9' under 'cby_1__2_'
	Done

	Generating bitstream for Y-direction Connection Block [2][1]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:350 side: (LEFT,) (3,1,0)
Added 'mem_left_ipin_0' under 'cby_2__1_'
Added 3 bits to 'mem_left_ipin_0' under 'cby_2__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:351 side: (LEFT,) (3,1,0)
Added 'mem_left_ipin_1' under 'cby_2__1_'
Added 3 bits to 'mem_left_ipin_1' under 'cby_2__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '2'. Details: IPIN:352 side: (LEFT,) (3,1,0)
Added 'mem_left_ipin_2' under 'cby_2__1_'
Added 3 bits to 'mem_left_ipin_2' under 'cby_2__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '3'. Details: IPIN:353 side: (LEFT,) (3,1,0)
Added 'mem_left_ipin_3' under 'cby_2__1_'
Added 3 bits to 'mem_left_ipin_3' under 'cby_2__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '4'. Details: IPIN:354 side: (LEFT,) (3,1,0)
Added 'mem_left_ipin_4' under 'cby_2__1_'
Added 3 bits to 'mem_left_ipin_4' under 'cby_2__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '5'. Details: IPIN:355 side: (LEFT,) (3,1,0)
Added 'mem_left_ipin_5' under 'cby_2__1_'
Added 3 bits to 'mem_left_ipin_5' under 'cby_2__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '6'. Details: IPIN:356 side: (LEFT,) (3,1,0)
Added 'mem_left_ipin_6' under 'cby_2__1_'
Added 3 bits to 'mem_left_ipin_6' under 'cby_2__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '7'. Details: IPIN:357 side: (LEFT,) (3,1,0)
Added 'mem_left_ipin_7' under 'cby_2__1_'
Added 3 bits to 'mem_left_ipin_7' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:248 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_0' under 'cby_2__1_'
Added 3 bits to 'mem_right_ipin_0' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:249 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_1' under 'cby_2__1_'
Added 3 bits to 'mem_right_ipin_1' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:250 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_2' under 'cby_2__1_'
Added 3 bits to 'mem_right_ipin_2' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:251 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_3' under 'cby_2__1_'
Added 3 bits to 'mem_right_ipin_3' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:252 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_4' under 'cby_2__1_'
Added 3 bits to 'mem_right_ipin_4' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:253 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_5' under 'cby_2__1_'
Added 2 bits to 'mem_right_ipin_5' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:254 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_6' under 'cby_2__1_'
Added 2 bits to 'mem_right_ipin_6' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:255 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_7' under 'cby_2__1_'
Added 2 bits to 'mem_right_ipin_7' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '8'. Details: IPIN:256 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_8' under 'cby_2__1_'
Added 2 bits to 'mem_right_ipin_8' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '9'. Details: IPIN:257 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_9' under 'cby_2__1_'
Added 2 bits to 'mem_right_ipin_9' under 'cby_2__1_'
	Done

	Generating bitstream for Y-direction Connection Block [2][2]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:676 side: (LEFT,) (3,2,0)
Added 'mem_left_ipin_0' under 'cby_2__2_'
Added 3 bits to 'mem_left_ipin_0' under 'cby_2__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:677 side: (LEFT,) (3,2,0)
Added 'mem_left_ipin_1' under 'cby_2__2_'
Added 3 bits to 'mem_left_ipin_1' under 'cby_2__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '2'. Details: IPIN:678 side: (LEFT,) (3,2,0)
Added 'mem_left_ipin_2' under 'cby_2__2_'
Added 3 bits to 'mem_left_ipin_2' under 'cby_2__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '3'. Details: IPIN:679 side: (LEFT,) (3,2,0)
Added 'mem_left_ipin_3' under 'cby_2__2_'
Added 3 bits to 'mem_left_ipin_3' under 'cby_2__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '4'. Details: IPIN:680 side: (LEFT,) (3,2,0)
Added 'mem_left_ipin_4' under 'cby_2__2_'
Added 3 bits to 'mem_left_ipin_4' under 'cby_2__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '5'. Details: IPIN:681 side: (LEFT,) (3,2,0)
Added 'mem_left_ipin_5' under 'cby_2__2_'
Added 3 bits to 'mem_left_ipin_5' under 'cby_2__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '6'. Details: IPIN:682 side: (LEFT,) (3,2,0)
Added 'mem_left_ipin_6' under 'cby_2__2_'
Added 3 bits to 'mem_left_ipin_6' under 'cby_2__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '7'. Details: IPIN:683 side: (LEFT,) (3,2,0)
Added 'mem_left_ipin_7' under 'cby_2__2_'
Added 3 bits to 'mem_left_ipin_7' under 'cby_2__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:574 side: (RIGHT,) (2,2,0)
Added 'mem_right_ipin_0' under 'cby_2__2_'
Added 3 bits to 'mem_right_ipin_0' under 'cby_2__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:575 side: (RIGHT,) (2,2,0)
Added 'mem_right_ipin_1' under 'cby_2__2_'
Added 3 bits to 'mem_right_ipin_1' under 'cby_2__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:576 side: (RIGHT,) (2,2,0)
Added 'mem_right_ipin_2' under 'cby_2__2_'
Added 3 bits to 'mem_right_ipin_2' under 'cby_2__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:577 side: (RIGHT,) (2,2,0)
Added 'mem_right_ipin_3' under 'cby_2__2_'
Added 3 bits to 'mem_right_ipin_3' under 'cby_2__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:578 side: (RIGHT,) (2,2,0)
Added 'mem_right_ipin_4' under 'cby_2__2_'
Added 3 bits to 'mem_right_ipin_4' under 'cby_2__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:579 side: (RIGHT,) (2,2,0)
Added 'mem_right_ipin_5' under 'cby_2__2_'
Added 2 bits to 'mem_right_ipin_5' under 'cby_2__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:580 side: (RIGHT,) (2,2,0)
Added 'mem_right_ipin_6' under 'cby_2__2_'
Added 2 bits to 'mem_right_ipin_6' under 'cby_2__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:581 side: (RIGHT,) (2,2,0)
Added 'mem_right_ipin_7' under 'cby_2__2_'
Added 2 bits to 'mem_right_ipin_7' under 'cby_2__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '8'. Details: IPIN:582 side: (RIGHT,) (2,2,0)
Added 'mem_right_ipin_8' under 'cby_2__2_'
Added 2 bits to 'mem_right_ipin_8' under 'cby_2__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '9'. Details: IPIN:583 side: (RIGHT,) (2,2,0)
Added 'mem_right_ipin_9' under 'cby_2__2_'
Added 2 bits to 'mem_right_ipin_9' under 'cby_2__2_'
	Done
Done
Done
Decoded 5265 configuration bits into 1104 blocks

Build fabric-independent bitstream for implementation 'and2'
 took 0.01 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Overwrite Bitstream


Overwrite Bitstream
 took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Warning 49: Directory path is empty and nothing will be created.
Write 5265 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml'
Write 5265 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml' took 0.01 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Build non-fabric bitstream for implementation 'and2'

Done

Build non-fabric bitstream for implementation 'and2'
 took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric_bitstream --verbose

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: on

Build fabric dependent bitstream

Try to find a configurable block corresponding to module 'mem_top_track_0' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_2' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_4' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_6' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_8' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_10' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_12' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_14' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_16' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_18' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_0' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_2' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_4' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_6' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_8' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_10' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_12' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_14' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_16' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_18' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_0' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_2' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_4' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_6' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_8' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_10' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_12' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_16' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_18' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_right_track_0' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_right_track_8' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_right_track_16' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_left_track_1' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_left_track_9' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_left_track_17' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_0' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_1' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_2' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_3' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_4' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_5' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_6' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_7' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_8' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_9' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_0' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_top_track_2' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_top_track_4' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_top_track_6' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_top_track_8' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_top_track_10' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_top_track_12' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_top_track_14' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_top_track_16' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_top_track_18' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_left_track_1' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_left_track_3' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_left_track_5' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_left_track_7' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_left_track_9' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_0' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_1' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_2' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_3' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_4' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_5' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_6' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_7' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_8' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_9' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_0' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_1' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_2' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_3' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_4' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_5' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_6' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_7' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_3__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_3__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_3__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_3__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_3__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_3__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_3__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_3__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_3__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_3__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_3__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_3__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_3__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_3__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_3__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_3__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_2__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_2__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_2__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_2__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_2__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_2__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_2__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_2__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_1__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_1__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_1__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_1__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_1__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_1__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_1__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_1__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'mem_right_track_0' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_right_track_2' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_right_track_4' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_right_track_6' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_right_track_8' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_right_track_10' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_right_track_12' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_right_track_14' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_right_track_16' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_right_track_18' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_1' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_3' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_5' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_7' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_9' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_11' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_13' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_15' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_17' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_19' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_0' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_1' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_2' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_3' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_4' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_5' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_6' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_7' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_8' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_9' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_0' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_1' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_2' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_3' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_4' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_5' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_6' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_7' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_0__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_0__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_0__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_0__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_0__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_0__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_0__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_0__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'mem_top_track_0' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_top_track_8' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_top_track_16' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_0' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_2' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_4' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_6' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_8' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_10' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_12' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_14' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_16' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_1' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_9' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_17' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_0' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_1' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_2' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_3' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_4' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_5' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_6' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_7' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_8' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_9' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_0' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_1' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_2' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_3' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_4' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_5' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_6' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_7' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_dffr_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'mem_top_track_0' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_top_track_8' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_top_track_16' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_right_track_0' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_right_track_8' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_right_track_16' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_1' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_9' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_17' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_1' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_9' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_17' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_0' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_1' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_2' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_3' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_4' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_5' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_6' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_7' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_8' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_9' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_0' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_1' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_2' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_3' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_4' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_5' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_6' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_7' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_8' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_9' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_0' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_1' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_2' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_3' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_4' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_5' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_6' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_7' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_8' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_9' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_0' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_1' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_2' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_3' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_4' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_5' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_6' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_7' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_8' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_9' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_clb__0' in FPGA fabric under its parent block 'grid_clb_1__1_'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_1'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_2'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_3'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_4'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_5'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_6' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_6'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_7' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_7'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_8' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_8'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_9' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_9'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_top_track_0' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_top_track_8' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_top_track_16' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_1' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_9' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_17' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_left_track_1' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_left_track_3' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_left_track_5' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_left_track_7' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_left_track_9' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_left_track_11' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_left_track_13' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_left_track_17' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_left_track_19' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_0' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_1' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_2' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_3' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_4' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_5' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_6' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_7' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_8' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_9' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_0' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_1' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_2' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_3' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_4' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_5' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_6' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_7' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_8' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_top_ipin_9' in FPGA fabric under its parent block 'cbx_2__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_0' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_1' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_2' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_3' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_4' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_5' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_6' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_7' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_0' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_1' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_2' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_3' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_4' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_5' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_6' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_7' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_8' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_9' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_clb__0' in FPGA fabric under its parent block 'grid_clb_2__1_'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_1'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_2'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_3'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_4'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_5'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_6' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_6'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_7' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_7'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_8' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_8'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_9' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_9'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_bottom_track_1' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_3' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_5' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_7' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_9' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_11' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_13' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_15' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_17' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_19' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_left_track_1' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_left_track_3' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_left_track_5' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_left_track_7' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_left_track_9' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_left_track_11' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_left_track_13' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_left_track_15' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_left_track_17' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_left_track_19' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_0' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_1' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_2' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_3' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_4' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_5' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_6' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_7' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_0' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_1' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_2' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_3' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_4' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_5' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_6' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_7' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_8' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_9' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_0' in FPGA fabric under its parent block 'cby_2__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_1' in FPGA fabric under its parent block 'cby_2__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_2' in FPGA fabric under its parent block 'cby_2__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_3' in FPGA fabric under its parent block 'cby_2__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_4' in FPGA fabric under its parent block 'cby_2__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_5' in FPGA fabric under its parent block 'cby_2__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_6' in FPGA fabric under its parent block 'cby_2__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_7' in FPGA fabric under its parent block 'cby_2__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_0' in FPGA fabric under its parent block 'cby_2__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_1' in FPGA fabric under its parent block 'cby_2__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_2' in FPGA fabric under its parent block 'cby_2__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_3' in FPGA fabric under its parent block 'cby_2__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_4' in FPGA fabric under its parent block 'cby_2__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_5' in FPGA fabric under its parent block 'cby_2__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_6' in FPGA fabric under its parent block 'cby_2__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_7' in FPGA fabric under its parent block 'cby_2__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_8' in FPGA fabric under its parent block 'cby_2__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_9' in FPGA fabric under its parent block 'cby_2__2_'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_clb__0' in FPGA fabric under its parent block 'grid_clb_2__2_'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_1'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_2'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_3'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_4'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_5'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_6' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_6'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_7' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_7'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_8' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_8'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_9' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_9'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_right_track_0' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_right_track_8' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_right_track_16' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_1' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_3' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_5' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_7' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_9' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_11' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_13' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_15' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_17' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_19' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_left_track_1' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_left_track_9' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_left_track_17' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_0' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_1' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_2' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_3' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_4' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_5' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_6' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_7' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_0' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_1' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_2' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_3' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_4' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_5' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_6' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_7' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_8' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_top_ipin_9' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_0' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_1' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_2' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_3' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_4' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_5' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_6' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_7' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_8' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_9' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_0' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_1' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_2' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_3' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_4' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_5' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_6' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_7' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_8' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_9' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_clb__0' in FPGA fabric under its parent block 'grid_clb_1__2_'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_1'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_2'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_3'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_4'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_5'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_6' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_6'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_7' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_7'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_8' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_8'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_9' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_9'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_dffr_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Built 5265 configuration bits for fabric

Build fabric dependent bitstream
 took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_bitstream --file fabric_bitstream.bit --format plain_text

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--filter_value: off
--path_only: off
--value_only: off
--trim_path: off
--fast_configuration: off
--keep_dont_care_bits: off
--wl_decremental_order: off
--no_time_stamp: off
--verbose: off
Warning 50: Directory path is empty and nothing will be created.
Write 5265 fabric bitstream into plain text file 'fabric_bitstream.bit'
Write 5265 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_verilog --file ./SRC --explicit_port_mapping --include_timing --print_user_defined_template --verbose

Confirm selected options when call command 'write_fabric_verilog':
--file, -f: ./SRC
--constant_undriven_inputs: off
--explicit_port_mapping: on
--include_timing: on
--print_user_defined_template: on
--default_net_type: off
--no_time_stamp: off
--use_relative_path: off
--verbose: on
Write Verilog netlists for FPGA fabric

Succeed to create directory './SRC'
Succeed to create directory './SRC/sub_module'
Succeed to create directory './SRC/lb'
Succeed to create directory './SRC/routing'
Generating Verilog netlist './SRC/sub_module/inv_buf_passgate.v' for essential gates...Done
Writing Verilog netlist for configuration decoders './SRC/sub_module/arch_encoder.v'...Done
Writing Verilog netlist for local decoders for multiplexers './SRC/sub_module/local_encoder.v'...Done
Writing Verilog netlist for Multiplexer primitives './SRC/sub_module/mux_primitives.v' ...Done
Writing Verilog netlist for Multiplexers './SRC/sub_module/muxes.v' ...Done
Writing Verilog netlist for LUTs './SRC/sub_module/luts.v'...Done
Writing Verilog netlist for wires './SRC/sub_module/wires.v'...Done
Writing Verilog netlist for memories './SRC/sub_module/memories.v' ...Done
Writing Verilog netlist for shift register banks './SRC/sub_module/shift_register_banks.v' ...Done
Creating template for user-defined Verilog modules './SRC/sub_module/user_defined_templates.v'...Done

Writing logical tiles...
Writing Verilog netlists for logic tile 'io' ...
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_physical__iopad.v' for primitive pb_type 'iopad' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_io_mode_physical__iopad'...Done
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_io_.v' for pb_type 'io' ...
Writing Verilog codes of pb_type 'logical_tile_io_mode_io_'...Done
Done

Writing Verilog netlists for logic tile 'gp_inpad' ...
Writing Verilog netlist './SRC/lb/logical_tile_gp_inpad_mode_default__inpad.v' for primitive pb_type 'inpad' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_gp_inpad_mode_default__inpad'...Done
Writing Verilog netlist './SRC/lb/logical_tile_gp_inpad_mode_gp_inpad_.v' for pb_type 'gp_inpad' ...
Writing Verilog codes of pb_type 'logical_tile_gp_inpad_mode_gp_inpad_'...Done
Done

Writing Verilog netlists for logic tile 'gp_outpad' ...
Writing Verilog netlist './SRC/lb/logical_tile_gp_outpad_mode_default__outpad.v' for primitive pb_type 'outpad' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_gp_outpad_mode_default__outpad'...Done
Writing Verilog netlist './SRC/lb/logical_tile_gp_outpad_mode_gp_outpad_.v' for pb_type 'gp_outpad' ...
Writing Verilog codes of pb_type 'logical_tile_gp_outpad_mode_gp_outpad_'...Done
Done

Writing Verilog netlists for logic tile 'clb' ...
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v' for primitive pb_type 'frac_lut6' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v' for pb_type 'frac_logic' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v' for primitive pb_type 'ff' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v' for pb_type 'fabric' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_physical__fabric'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle.v' for pb_type 'fle' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_clb_.v' for pb_type 'clb' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_clb_'...Done
Done

Writing logical tiles...Done

Building physical tiles...
Writing Verilog Netlist './SRC/lb/grid_io.v' for physical_tile 'io'...Done
Writing Verilog Netlist './SRC/lb/grid_gp_inpad_bottom.v' for physical tile 'gp_inpad' at bottom side ...Done
Writing Verilog Netlist './SRC/lb/grid_gp_outpad_bottom.v' for physical tile 'gp_outpad' at bottom side ...Done
Writing Verilog Netlist './SRC/lb/grid_clb.v' for physical_tile 'clb'...Done
Building physical tiles...Done

Writing Verilog netlist for top-level module of FPGA fabric './SRC/fpga_top.v'...Done
Written 72 Verilog modules in total
Write Verilog netlists for FPGA fabric
 took 0.04 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Command line to execute: write_full_testbench --file ./SRC --reference_benchmark_file_path and2_output_verilog.v --include_signal_init --explicit_port_mapping --bitstream fabric_bitstream.bit

Confirm selected options when call command 'write_full_testbench':
--file, -f: ./SRC
--dut_module: off
--bitstream: fabric_bitstream.bit
--simulator: off
--fabric_netlist_file_path: off
--pin_constraints_file, -pcf: off
--bus_group_file, -bgf: off
--reference_benchmark_file_path: and2_output_verilog.v
--fast_configuration: off
--explicit_port_mapping: on
--default_net_type: off
--no_self_checking: off
--include_signal_init: on
--no_time_stamp: off
--use_relative_path: off
--verbose: off
Write Verilog full testbenches for FPGA fabric

Warning 51: Directory './SRC' already exists. Will overwrite contents
# Write autocheck testbench for FPGA top-level Verilog netlist for 'and2'
Will use 5266 configuration clock cycles to top testbench
# Write autocheck testbench for FPGA top-level Verilog netlist for 'and2' took 0.08 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Write Verilog full testbenches for FPGA fabric
 took 0.08 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Command line to execute: write_pnr_sdc --file ./SDC --flatten_names

Confirm selected options when call command 'write_pnr_sdc':
--file, -f: ./SDC
--flatten_names: on
--hierarchical: off
--output_hierarchy: off
--time_unit: off
--constrain_global_port: off
--constrain_non_clock_global_port: off
--constrain_grid: off
--constrain_sb: off
--constrain_cb: off
--constrain_configurable_memory_outputs: off
--constrain_routing_multiplexer_outputs: off
--constrain_switch_block_outputs: off
--constrain_zero_delay_paths: off
--no_time_stamp: off
--verbose: off
Succeed to create directory './SDC'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc' took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc'
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc' took 0.01 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc'
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc' took 0.19 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc'
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc' took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Switch Block timing for P&R flow
Write SDC for constrain Switch Block timing for P&R flow took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Connection Block timing for P&R flow
Write SDC for constrain Connection Block timing for P&R flow took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Write SDC for constraining grid timing for P&R flow
Write SDC for constraining grid timing for P&R flow took 0.01 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Command line to execute: write_sdc_disable_timing_configure_ports --file ./SDC/disable_configure_ports.sdc --flatten_names

Confirm selected options when call command 'write_sdc_disable_timing_configure_ports':
--file, -f: ./SDC/disable_configure_ports.sdc
--flatten_names: on
--no_time_stamp: off
--verbose: off
Warning 52: Directory './SDC' already exists. Will overwrite contents
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc'
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc' took 0.45 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Command line to execute: write_analysis_sdc --file ./SDC_analysis

Confirm selected options when call command 'write_analysis_sdc':
--file, -f: ./SDC_analysis
--verbose: off
--flatten_names: off
--time_unit: off
--no_time_stamp: off
Succeed to create directory './SDC_analysis'
Generating SDC for Timing/Power analysis on the mapped FPGA './SDC_analysis/and2_fpga_top_analysis.sdc'
Generating SDC for Timing/Power analysis on the mapped FPGA './SDC_analysis/and2_fpga_top_analysis.sdc' took 0.01 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 0.981066 seconds

Thank you for using OpenFPGA!
Incr Slack updates 2 in 3.52e-06 sec
Full Max Req/Worst Slack updates 1 in 1.12e-06 sec
Incr Max Req/Worst Slack updates 1 in 6.8e-07 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 2 in 2.08e-06 sec
