<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Feb 28 12:48:50 2019" VIVADOVERSION="2018.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a15t" NAME="FPGA_Block_Design" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="39" NAME="FIFO_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_FIFO_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="uart_tx_0" PORT="fifo_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Tx" SIGIS="undef" SIGNAME="uart_tx_0_Tx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="uart_tx_0" PORT="Tx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_lock" SIGIS="undef" SIGNAME="uart_tx_0_tx_lock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="uart_tx_0" PORT="tx_lock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Tx_enabled" SIGIS="undef" SIGNAME="uart_tx_0_Tx_enabled">
      <CONNECTIONS>
        <CONNECTION INSTANCE="uart_tx_0" PORT="Tx_enabled"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="FIFO_full" SIGIS="undef" SIGNAME="External_Ports_FIFO_full">
      <CONNECTIONS>
        <CONNECTION INSTANCE="central_interface_0" PORT="FIFO_full"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="FIFO_ready" SIGIS="undef" SIGNAME="External_Ports_FIFO_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="central_interface_0" PORT="FIFO_ready"/>
        <CONNECTION INSTANCE="uart_tx_0" PORT="fifo_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="FIFO_empty" SIGIS="undef" SIGNAME="External_Ports_FIFO_empty">
      <CONNECTIONS>
        <CONNECTION INSTANCE="central_interface_0" PORT="FIFO_empty"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="Rx_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_Rx_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="central_interface_0" PORT="Rx_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Rx_end" SIGIS="undef" SIGNAME="External_Ports_Rx_end">
      <CONNECTIONS>
        <CONNECTION INSTANCE="central_interface_0" PORT="Rx_end"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="central_interface_0" PORT="clk"/>
        <CONNECTION INSTANCE="uart_tx_0" PORT="UART_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="central_interface_0" PORT="rst"/>
        <CONNECTION INSTANCE="uart_tx_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="data_line" RIGHT="0" SIGIS="undef" SIGNAME="uart_tx_0_data_line">
      <CONNECTIONS>
        <CONNECTION INSTANCE="uart_tx_0" PORT="data_line"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/central_interface_0" HWVERSION="1.0" INSTANCE="central_interface_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="central_interface" VLNV="xilinx.com:module_ref:central_interface:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="FPGA_Block_Design_central_interface_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="Rx_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_Rx_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Rx_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Rx_end" SIGIS="undef" SIGNAME="External_Ports_Rx_end">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Rx_end"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FIFO_ready" SIGIS="undef" SIGNAME="External_Ports_FIFO_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIFO_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FIFO_empty" SIGIS="undef" SIGNAME="External_Ports_FIFO_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIFO_empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FIFO_full" SIGIS="undef" SIGNAME="External_Ports_FIFO_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIFO_full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Tx_en" SIGIS="undef" SIGNAME="central_interface_0_Tx_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_tx_0" PORT="Tx_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_enable" SIGIS="undef" SIGNAME="central_interface_0_read_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_tx_0" PORT="read_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="threshold_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="Tx_out" RIGHT="0" SIGIS="undef" SIGNAME="central_interface_0_Tx_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_tx_0" PORT="Tx_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/uart_tx_0" HWVERSION="1.0" INSTANCE="uart_tx_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="uart_tx" VLNV="xilinx.com:module_ref:uart_tx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="FPGA_Block_Design_uart_tx_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="UART_clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="read_enable" SIGIS="undef" SIGNAME="central_interface_0_read_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="central_interface_0" PORT="read_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="fifo_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_FIFO_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIFO_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="Tx_in" RIGHT="0" SIGIS="undef" SIGNAME="central_interface_0_Tx_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="central_interface_0" PORT="Tx_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Tx_en" SIGIS="undef" SIGNAME="central_interface_0_Tx_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="central_interface_0" PORT="Tx_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_ready" SIGIS="undef" SIGNAME="External_Ports_FIFO_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIFO_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Tx" SIGIS="undef" SIGNAME="uart_tx_0_Tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Tx_enabled" SIGIS="undef" SIGNAME="uart_tx_0_Tx_enabled">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Tx_enabled"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="data_line" RIGHT="0" SIGIS="undef" SIGNAME="uart_tx_0_data_line">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="data_line"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_lock" SIGIS="undef" SIGNAME="uart_tx_0_tx_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_lock"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
