<profile>

<section name = "Vivado HLS Report for 'convolve_2d'" level="0">
<item name = "Date">Wed Dec 18 16:55:02 2024
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">conv2Dbuffer</item>
<item name = "Solution">solution2</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.742</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">269, 269, 269, 269, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">18, 18, 9, -, -, 2, no</column>
<column name=" + convolve_2d_label0">7, 7, 1, -, -, 7, no</column>
<column name="- L_convolve_2d_label1">248, 248, 9, 5, 1, 49, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 27, 0, 639</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">2, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 257</column>
<column name="Register">-, -, 924, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 12, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buf_U">convolve_2d_line_bkb, 2, 0, 0, 14, 32, 1, 448</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_17_0_1_i_fu_500_p2">*, 3, 0, 20, 32, 32</column>
<column name="tmp_17_0_2_i_fu_506_p2">*, 3, 0, 20, 32, 32</column>
<column name="tmp_17_0_i_fu_495_p2">*, 3, 0, 20, 32, 32</column>
<column name="tmp_17_1_1_i_fu_528_p2">*, 3, 0, 20, 32, 32</column>
<column name="tmp_17_1_2_i_fu_534_p2">*, 3, 0, 20, 32, 32</column>
<column name="tmp_17_1_i_fu_511_p2">*, 3, 0, 20, 32, 32</column>
<column name="tmp_17_2_1_i_fu_553_p2">*, 3, 0, 20, 32, 32</column>
<column name="tmp_17_2_2_i_fu_558_p2">*, 3, 0, 20, 32, 32</column>
<column name="tmp_17_2_i_fu_548_p2">*, 3, 0, 20, 32, 32</column>
<column name="i_1_fu_325_p2">+, 0, 0, 10, 2, 1</column>
<column name="indvar_flatten_next_fu_390_p2">+, 0, 0, 15, 6, 1</column>
<column name="j_1_fu_355_p2">+, 0, 0, 12, 3, 1</column>
<column name="out_stream_V_din">+, 0, 0, 32, 32, 32</column>
<column name="tmp1_fu_582_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp2_fu_516_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp3_fu_539_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp4_fu_576_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp5_fu_563_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp6_fu_571_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp7_fu_567_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_1_fu_468_p2">+, 0, 0, 13, 4, 3</column>
<column name="tmp_2_fu_365_p2">+, 0, 0, 15, 5, 5</column>
<column name="x_fu_543_p2">+, 0, 0, 12, 3, 1</column>
<column name="y_fu_411_p2">+, 0, 0, 12, 3, 1</column>
<column name="tmp_9_fu_343_p2">-, 0, 0, 15, 5, 5</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage3_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_fu_485_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_319_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="exitcond9_fu_349_p2">icmp, 0, 0, 9, 3, 2</column>
<column name="exitcond_flatten_fu_384_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="exitcond_fu_417_p2">icmp, 0, 0, 9, 3, 2</column>
<column name="tmp_1_mid1_fu_431_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="tmp_7_fu_479_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="tmp_s_fu_437_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="tmp_1_mid2_fu_443_p3">select, 0, 0, 2, 1, 1</column>
<column name="x_assign_mid2_fu_423_p3">select, 0, 0, 3, 1, 1</column>
<column name="y_assign_mid2_fu_451_p3">select, 0, 0, 3, 1, 3</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">47, 10, 1, 10</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_273_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_x_assign_phi_fu_295_p4">9, 2, 3, 6</column>
<column name="ap_phi_mux_y_assign_phi_fu_284_p4">9, 2, 3, 6</column>
<column name="i_reg_247">9, 2, 2, 4</column>
<column name="in_stream_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_269">9, 2, 6, 12</column>
<column name="j_reg_258">9, 2, 3, 6</column>
<column name="kernel_address0">33, 6, 4, 24</column>
<column name="kernel_address1">27, 5, 4, 20</column>
<column name="line_buf_address0">21, 4, 4, 16</column>
<column name="line_buf_address1">15, 3, 4, 12</column>
<column name="line_buf_d0">15, 3, 32, 96</column>
<column name="out_stream_V_blk_n">9, 2, 1, 2</column>
<column name="x_assign_reg_291">9, 2, 3, 6</column>
<column name="y_assign_reg_280">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_710">1, 0, 1, 0</column>
<column name="i_1_reg_641">2, 0, 2, 0</column>
<column name="i_reg_247">2, 0, 2, 0</column>
<column name="indvar_flatten_next_reg_714">6, 0, 6, 0</column>
<column name="indvar_flatten_reg_269">6, 0, 6, 0</column>
<column name="j_reg_258">3, 0, 3, 0</column>
<column name="line_buf_addr_1_reg_729">3, 0, 4, 1</column>
<column name="line_buf_addr_2_reg_735">4, 0, 4, 0</column>
<column name="or_cond_reg_741">1, 0, 1, 0</column>
<column name="or_cond_reg_741_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="reg_311">32, 0, 32, 0</column>
<column name="reg_315">32, 0, 32, 0</column>
<column name="tmp2_reg_783">32, 0, 32, 0</column>
<column name="tmp3_reg_803">32, 0, 32, 0</column>
<column name="tmp4_reg_828">32, 0, 32, 0</column>
<column name="tmp_17_0_1_i_reg_768">32, 0, 32, 0</column>
<column name="tmp_17_0_2_i_reg_773">32, 0, 32, 0</column>
<column name="tmp_17_0_i_reg_763">32, 0, 32, 0</column>
<column name="tmp_17_1_1_i_reg_793">32, 0, 32, 0</column>
<column name="tmp_17_1_2_i_reg_798">32, 0, 32, 0</column>
<column name="tmp_17_1_i_reg_778">32, 0, 32, 0</column>
<column name="tmp_17_2_1_i_reg_818">32, 0, 32, 0</column>
<column name="tmp_17_2_2_i_reg_823">32, 0, 32, 0</column>
<column name="tmp_17_2_i_reg_813">32, 0, 32, 0</column>
<column name="tmp_9_reg_646">5, 0, 5, 0</column>
<column name="tmp_reg_745">32, 0, 32, 0</column>
<column name="window_0_0_fu_100">32, 0, 32, 0</column>
<column name="window_0_0_load_reg_695">32, 0, 32, 0</column>
<column name="window_0_1_fu_104">32, 0, 32, 0</column>
<column name="window_0_2_reg_751">32, 0, 32, 0</column>
<column name="window_1_0_fu_112">32, 0, 32, 0</column>
<column name="window_1_0_load_reg_705">32, 0, 32, 0</column>
<column name="window_1_1_fu_116">32, 0, 32, 0</column>
<column name="window_1_2_reg_757">32, 0, 32, 0</column>
<column name="window_2_0_fu_108">32, 0, 32, 0</column>
<column name="window_2_0_load_reg_700">32, 0, 32, 0</column>
<column name="window_2_1_fu_96">32, 0, 32, 0</column>
<column name="window_2_1_load_1_reg_788">32, 0, 32, 0</column>
<column name="x_assign_mid2_reg_719">3, 0, 3, 0</column>
<column name="x_assign_reg_291">3, 0, 3, 0</column>
<column name="x_reg_808">3, 0, 3, 0</column>
<column name="y_assign_mid2_reg_724">3, 0, 3, 0</column>
<column name="y_assign_reg_280">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, convolve_2d, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, convolve_2d, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, convolve_2d, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, convolve_2d, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, convolve_2d, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, convolve_2d, return value</column>
<column name="out_stream_V_din">out, 32, ap_fifo, out_stream_V, pointer</column>
<column name="out_stream_V_full_n">in, 1, ap_fifo, out_stream_V, pointer</column>
<column name="out_stream_V_write">out, 1, ap_fifo, out_stream_V, pointer</column>
<column name="in_stream_V_dout">in, 32, ap_fifo, in_stream_V, pointer</column>
<column name="in_stream_V_empty_n">in, 1, ap_fifo, in_stream_V, pointer</column>
<column name="in_stream_V_read">out, 1, ap_fifo, in_stream_V, pointer</column>
<column name="kernel_address0">out, 4, ap_memory, kernel, array</column>
<column name="kernel_ce0">out, 1, ap_memory, kernel, array</column>
<column name="kernel_q0">in, 32, ap_memory, kernel, array</column>
<column name="kernel_address1">out, 4, ap_memory, kernel, array</column>
<column name="kernel_ce1">out, 1, ap_memory, kernel, array</column>
<column name="kernel_q1">in, 32, ap_memory, kernel, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.74</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp7', convolve_2d.cpp:17->convolve_2d.cpp:55">add, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp6', convolve_2d.cpp:17->convolve_2d.cpp:55">add, 4.37, 4.37, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp4', convolve_2d.cpp:17->convolve_2d.cpp:55">add, 4.37, 8.74, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
