// Seed: 2080771594
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wire id_4
);
  tri1 id_6 = id_2 ^ id_1 == 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input supply0 id_2,
    output uwire id_3,
    input uwire id_4,
    input uwire id_5,
    input wire id_6,
    output logic id_7,
    input logic id_8
);
  always @(1) begin : LABEL_0
    id_7 <= id_8;
  end
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_0,
      id_5
  );
  assign modCall_1.type_7 = 0;
endmodule
