// Seed: 1187201744
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    output logic id_3,
    output id_4
);
  assign id_2 = 1'h0 ? 1'b0 : id_0;
  assign id_3 = 1;
endmodule
`define pp_5 0
