;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN @112, #0
	ADD 270, 60
	SUB @121, 106
	SPL 0, -202
	JMP -1, @-20
	SUB @127, 106
	MOV -1, <-20
	SUB 52, @-13
	SUB @121, 103
	JMN @12, #200
	SUB @121, 103
	JMZ 901, -121
	JMP -1, @-20
	JMZ 901, -121
	JMZ <127, 100
	JMZ <-127, 100
	SUB @121, 106
	JMZ 901, -121
	SUB @121, 106
	CMP @121, 106
	ADD -1, <-20
	SLT 271, 1
	JMP -1, @-20
	JMP -1, @-20
	SUB @121, 106
	SUB @121, 106
	JMP -1, @-20
	SUB @0, @42
	SLT @127, 100
	SUB @121, 106
	SUB @0, @42
	CMP 12, @10
	MOV -1, <-20
	SPL 0, -202
	SUB 52, @-13
	JMP @212, #-200
	JMP @12, #200
	ADD #10, 40
	SPL 0, -202
	SPL 0, -202
	SPL 0, -202
	SPL 0, -202
	SPL 0, -202
	SPL 0, -202
	MOV -1, <-20
	CMP @127, 106
	ADD 270, 60
	MOV -7, <-20
