{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4320, "design__instance__area": 75115.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 81, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.05968312919139862, "power__switching__total": 0.022879892960190773, "power__leakage__total": 1.1395027286198456e-06, "power__total": 0.08256416022777557, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.548861, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.549003, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.577604, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.131586, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.577604, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.20134, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 81, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.780071, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.780211, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.029861, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.523923, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -91.856911, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.523923, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.310815, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 84, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.523923, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 73, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 81, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.445983, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.446127, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.260619, "timing__setup__ws__corner:nom_ff_n40C_5v50": 3.987801, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.260619, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.679374, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 81, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.442965, "clock__skew__worst_setup": 0.443115, "timing__hold__ws": -0.012143, "timing__setup__ws": -2.665947, "timing__hold__tns": -0.012143, "timing__setup__tns": -107.668945, "timing__hold__wns": -0.012143, "timing__setup__wns": -2.665947, "timing__hold_vio__count": 1, "timing__hold_r2r__ws": 0.25921, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 265, "timing__setup_r2r__ws": -2.665947, "timing__setup_r2r_vio__count": 232, "design__die__bbox": "0.0 0.0 412.095 430.015", "design__core__bbox": "6.72 15.68 404.88 411.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 55, "design__die__area": 177207, "design__core__area": 157640, "design__instance__count__stdcell": 4320, "design__instance__area__stdcell": 75115.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.476501, "design__instance__utilization__stdcell": 0.476501, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 11381881, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 81010.7, "design__violations": 0, "design__instance__count__setup_buffer": 43, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2181, "route__net__special": 2, "route__drc_errors__iter:1": 466, "route__wirelength__iter:1": 93166, "route__drc_errors__iter:2": 31, "route__wirelength__iter:2": 92326, "route__drc_errors__iter:3": 15, "route__wirelength__iter:3": 92263, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 92266, "route__drc_errors": 0, "route__wirelength": 92266, "route__vias": 14550, "route__vias__singlecut": 14550, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 653.41, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 91, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 91, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 91, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 81, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.544847, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.544994, "timing__hold__ws__corner:min_tt_025C_5v00": 0.575508, "timing__setup__ws__corner:min_tt_025C_5v00": 2.190979, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.575508, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.255164, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 91, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 81, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.773823, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.77397, "timing__hold__ws__corner:min_ss_125C_4v50": 0.067197, "timing__setup__ws__corner:min_ss_125C_4v50": -2.406802, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -81.457787, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.406802, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.307285, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 71, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.406802, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 60, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 91, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 81, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.442965, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.443115, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.25921, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.019567, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.25921, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.715139, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 91, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 81, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.553577, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.553713, "timing__hold__ws__corner:max_tt_025C_5v00": 0.580147, "timing__setup__ws__corner:max_tt_025C_5v00": 2.061646, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.580147, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 3.13089, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 91, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 81, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.787501, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.787634, "timing__hold__ws__corner:max_ss_125C_4v50": -0.012143, "timing__setup__ws__corner:max_ss_125C_4v50": -2.665947, "timing__hold__tns__corner:max_ss_125C_4v50": -0.012143, "timing__setup__tns__corner:max_ss_125C_4v50": -107.668945, "timing__hold__wns__corner:max_ss_125C_4v50": -0.012143, "timing__setup__wns__corner:max_ss_125C_4v50": -2.665947, "timing__hold_vio__count__corner:max_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.315114, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 110, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.665947, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 99, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 91, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 81, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.449499, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.449637, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.262316, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.949706, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.262316, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.637155, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 91, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 91, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99838, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99957, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00161812, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00145563, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000423317, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00145563, "ir__voltage__worst": 5, "ir__drop__avg": 0.000426, "ir__drop__worst": 0.00162, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}