

================================================================
== Vivado HLS Report for 'k2c_affine_matmul_1'
================================================================
* Date:           Tue Apr 23 20:37:55 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Webmodel_final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.609|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|        10|          5|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|      -|       0|     827|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     37|    1055|     739|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     182|
|Register         |        -|      -|    1202|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     39|    2257|    1748|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      5|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |WebModel_fadd_32ncud_U50  |WebModel_fadd_32ncud  |        0|      2|  205|  203|
    |WebModel_fmul_32ndEe_U51  |WebModel_fmul_32ndEe  |        0|      3|  128|  129|
    |WebModel_mul_64nseOg_U53  |WebModel_mul_64nseOg  |        0|     16|  361|  195|
    |WebModel_mul_64s_bkb_U52  |WebModel_mul_64s_bkb  |        0|     16|  361|  195|
    |WebModel_mux_464_kbM_U54  |WebModel_mux_464_kbM  |        0|      0|    0|   17|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     37| 1055|  739|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |WebModel_mul_mul_mb6_U55  |WebModel_mul_mul_mb6  |  i0 * i1  |
    |WebModel_mul_mul_mb6_U56  |WebModel_mul_mul_mb6  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |i_53_fu_434_p2                 |     +    |      0|  0|   71|          64|           1|
    |indvar_flatten_next_fu_310_p2  |     +    |      0|  0|  135|         128|           1|
    |j_s_fu_321_p2                  |     +    |      0|  0|   71|           1|          64|
    |k_2_fu_356_p2                  |     +    |      0|  0|   71|          64|           1|
    |next_mul_fu_376_p2             |     +    |      0|  0|   71|          64|          64|
    |p_1_fu_281_p2                  |     +    |      0|  0|   22|          15|           1|
    |sum2_fu_381_p2                 |     +    |      0|  0|   71|          64|          64|
    |sum4_fu_425_p2                 |     +    |      0|  0|   23|          16|          16|
    |sum7_fu_366_p2                 |     +    |      0|  0|   23|          16|          16|
    |exitcond1_fu_316_p2            |   icmp   |      0|  0|   29|          64|          64|
    |exitcond3_fu_276_p2            |   icmp   |      0|  0|   29|          64|          64|
    |exitcond_flatten_fu_305_p2     |   icmp   |      0|  0|   50|         128|         128|
    |exitcond_fu_351_p2             |   icmp   |      0|  0|   29|          64|          64|
    |i_mid2_fu_340_p3               |  select  |      0|  0|   64|           1|           1|
    |j_cast_mid2_v_fu_327_p3        |  select  |      0|  0|   64|           1|          64|
    |ap_enable_pp0                  |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|    2|           2|           1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |      0|  0|  827|         757|         616|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |C_address0                        |  15|          3|   15|         45|
    |C_d0                              |  15|          3|   32|         96|
    |ap_NS_fsm                         |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter1           |  15|          3|    1|          3|
    |ap_phi_mux_k_phi_fu_238_p4        |   9|          2|   64|        128|
    |ap_phi_mux_phi_mul_phi_fu_249_p4  |   9|          2|   64|        128|
    |i_reg_211                         |   9|          2|   64|        128|
    |indvar_flatten_reg_189            |   9|          2|  128|        256|
    |j_reg_200                         |   9|          2|   64|        128|
    |k_reg_234                         |   9|          2|   64|        128|
    |p_reg_178                         |   9|          2|   15|         30|
    |phi_mul_reg_245                   |   9|          2|   64|        128|
    |sum1_reg_223                      |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 182|         40|  608|       1275|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |A_load_reg_601                  |   32|   0|   32|          0|
    |ap_CS_fsm                       |   12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |bound_reg_503                   |  128|   0|  128|          0|
    |exitcond1_reg_516               |    1|   0|    1|          0|
    |exitcond_reg_557                |    1|   0|    1|          0|
    |exitcond_reg_557_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_mid2_reg_537                  |   64|   0|   64|          0|
    |i_reg_211                       |   64|   0|   64|          0|
    |indvar_flatten_next_reg_511     |  128|   0|  128|          0|
    |indvar_flatten_reg_189          |  128|   0|  128|          0|
    |inneridx_reg_547                |   16|   0|   16|          0|
    |j_cast_mid2_v_reg_521           |   64|   0|   64|          0|
    |j_reg_200                       |   64|   0|   64|          0|
    |k_2_reg_561                     |   64|   0|   64|          0|
    |k_reg_234                       |   64|   0|   64|          0|
    |next_mul_reg_571                |   64|   0|   64|          0|
    |outrowidx_reg_542               |   16|   0|   16|          0|
    |p_reg_178                       |   15|   0|   15|          0|
    |phi_mul_reg_245                 |   64|   0|   64|          0|
    |sum1_reg_223                    |   32|   0|   32|          0|
    |tmp_11_reg_611                  |   32|   0|   32|          0|
    |tmp_31_reg_606                  |   32|   0|   32|          0|
    |tmp_69_reg_493                  |   16|   0|   16|          0|
    |tmp_70_reg_498                  |   16|   0|   16|          0|
    |tmp_71_reg_527                  |   16|   0|   16|          0|
    |tmp_74_reg_576                  |    2|   0|    2|          0|
    |tmp_reg_470                     |   64|   0|   64|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           | 1202|   0| 1202|          0|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------+-----+-----+------------+---------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_done       | out |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|C_address0    | out |   15|  ap_memory |          C          |     array    |
|C_ce0         | out |    1|  ap_memory |          C          |     array    |
|C_we0         | out |    1|  ap_memory |          C          |     array    |
|C_d0          | out |   32|  ap_memory |          C          |     array    |
|A_address0    | out |   15|  ap_memory |          A          |     array    |
|A_ce0         | out |    1|  ap_memory |          A          |     array    |
|A_q0          |  in |   32|  ap_memory |          A          |     array    |
|B_0_address0  | out |   13|  ap_memory |         B_0         |     array    |
|B_0_ce0       | out |    1|  ap_memory |         B_0         |     array    |
|B_0_q0        |  in |   32|  ap_memory |         B_0         |     array    |
|B_1_address0  | out |   13|  ap_memory |         B_1         |     array    |
|B_1_ce0       | out |    1|  ap_memory |         B_1         |     array    |
|B_1_q0        |  in |   32|  ap_memory |         B_1         |     array    |
|B_2_address0  | out |   13|  ap_memory |         B_2         |     array    |
|B_2_ce0       | out |    1|  ap_memory |         B_2         |     array    |
|B_2_q0        |  in |   32|  ap_memory |         B_2         |     array    |
|B_3_address0  | out |   13|  ap_memory |         B_3         |     array    |
|B_3_ce0       | out |    1|  ap_memory |         B_3         |     array    |
|B_3_q0        |  in |   32|  ap_memory |         B_3         |     array    |
|d_address0    | out |   15|  ap_memory |          d          |     array    |
|d_ce0         | out |    1|  ap_memory |          d          |     array    |
|d_q0          |  in |   32|  ap_memory |          d          |     array    |
|outrows       |  in |   64|   ap_none  |       outrows       |    scalar    |
|outcols       |  in |   64|   ap_none  |       outcols       |    scalar    |
|innerdim      |  in |   64|   ap_none  |       innerdim      |    scalar    |
+--------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 5, D = 10, States = { 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (exitcond3)
	3  / (!exitcond3)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond_flatten)
6 --> 
	7  / true
7 --> 
	17  / (exitcond)
	8  / (!exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	7  / true
17 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.60>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%outcols_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outcols)"   --->   Operation 18 'read' 'outcols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%outrows_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outrows)"   --->   Operation 19 'read' 'outrows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (8.60ns)   --->   "%tmp = mul i64 %outcols_read, %outrows_read" [../../../../Downloads/WebModel.c:56]   --->   Operation 20 'mul' 'tmp' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.60>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%innerdim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %innerdim)"   --->   Operation 21 'read' 'innerdim_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (8.60ns)   --->   "%tmp = mul i64 %outcols_read, %outrows_read" [../../../../Downloads/WebModel.c:56]   --->   Operation 22 'mul' 'tmp' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.35ns)   --->   "br label %1" [../../../../Downloads/WebModel.c:56]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 8.60>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p = phi i15 [ 0, %0 ], [ %p_1, %2 ]"   --->   Operation 24 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %p to i64" [../../../../Downloads/WebModel.c:56]   --->   Operation 25 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (2.34ns)   --->   "%exitcond3 = icmp eq i64 %p_cast, %tmp" [../../../../Downloads/WebModel.c:56]   --->   Operation 26 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.82ns)   --->   "%p_1 = add i15 %p, 1" [../../../../Downloads/WebModel.c:56]   --->   Operation 27 'add' 'p_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader, label %2" [../../../../Downloads/WebModel.c:56]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [26000 x float]* %C, i64 0, i64 %p_cast" [../../../../Downloads/WebModel.c:57]   --->   Operation 29 'getelementptr' 'C_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %C_addr, align 4" [../../../../Downloads/WebModel.c:57]   --->   Operation 30 'store' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %1" [../../../../Downloads/WebModel.c:56]   --->   Operation 31 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%cast = zext i64 %outcols_read to i128"   --->   Operation 32 'zext' 'cast' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%cast2 = zext i64 %outrows_read to i128"   --->   Operation 33 'zext' 'cast2' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (8.60ns)   --->   "%bound = mul i128 %cast2, %cast"   --->   Operation 34 'mul' 'bound' <Predicate = (exitcond3)> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.60>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i64 %outcols_read to i16" [../../../../Downloads/WebModel.c:68]   --->   Operation 35 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i64 %innerdim_read to i16" [../../../../Downloads/WebModel.c:69]   --->   Operation 36 'trunc' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (8.60ns)   --->   "%bound = mul i128 %cast2, %cast"   --->   Operation 37 'mul' 'bound' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (1.35ns)   --->   "br label %.preheader" [../../../../Downloads/WebModel.c:64]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i128 [ 0, %.preheader4.preheader ], [ %indvar_flatten_next, %5 ]"   --->   Operation 39 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%j = phi i64 [ 0, %.preheader4.preheader ], [ %j_cast_mid2_v, %5 ]" [../../../../Downloads/WebModel.c:64]   --->   Operation 40 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %.preheader4.preheader ], [ %i_53, %5 ]"   --->   Operation 41 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (2.91ns)   --->   "%exitcond_flatten = icmp eq i128 %indvar_flatten, %bound"   --->   Operation 42 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (4.56ns)   --->   "%indvar_flatten_next = add i128 %indvar_flatten, 1"   --->   Operation 43 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 4.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %6, label %.preheader4"   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (2.34ns)   --->   "%exitcond1 = icmp eq i64 %i, %outrows_read" [../../../../Downloads/WebModel.c:67]   --->   Operation 45 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (2.99ns)   --->   "%j_s = add i64 1, %j" [../../../../Downloads/WebModel.c:64]   --->   Operation 46 'add' 'j_s' <Predicate = (!exitcond_flatten)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.83ns)   --->   "%j_cast_mid2_v = select i1 %exitcond1, i64 %j_s, i64 %j" [../../../../Downloads/WebModel.c:64]   --->   Operation 47 'select' 'j_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i64 %j_cast_mid2_v to i16" [../../../../Downloads/WebModel.c:64]   --->   Operation 48 'trunc' 'tmp_71' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%d_addr = getelementptr [26000 x float]* %d, i64 0, i64 %j_cast_mid2_v" [../../../../Downloads/WebModel.c:71]   --->   Operation 49 'getelementptr' 'd_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (2.77ns)   --->   "%sum = load float* %d_addr, align 4" [../../../../Downloads/WebModel.c:71]   --->   Operation 50 'load' 'sum' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [../../../../Downloads/WebModel.c:81]   --->   Operation 51 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.18>
ST_6 : Operation 52 [1/1] (0.83ns)   --->   "%i_mid2 = select i1 %exitcond1, i64 0, i64 %i" [../../../../Downloads/WebModel.c:67]   --->   Operation 52 'select' 'i_mid2' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i64 %i_mid2 to i16" [../../../../Downloads/WebModel.c:67]   --->   Operation 53 'trunc' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (6.35ns)   --->   "%outrowidx = mul i16 %tmp_72, %tmp_69" [../../../../Downloads/WebModel.c:68]   --->   Operation 54 'mul' 'outrowidx' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 55 [1/1] (6.35ns)   --->   "%inneridx = mul i16 %tmp_72, %tmp_70" [../../../../Downloads/WebModel.c:69]   --->   Operation 55 'mul' 'inneridx' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 56 [1/2] (2.77ns)   --->   "%sum = load float* %d_addr, align 4" [../../../../Downloads/WebModel.c:71]   --->   Operation 56 'load' 'sum' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 57 [1/1] (1.35ns)   --->   "br label %3" [../../../../Downloads/WebModel.c:73]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 6> <Delay = 5.77>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%sum1 = phi float [ %sum, %.preheader4 ], [ %sum_1, %4 ]"   --->   Operation 58 'phi' 'sum1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%k = phi i64 [ 0, %.preheader4 ], [ %k_2, %4 ]"   --->   Operation 59 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%phi_mul = phi i64 [ 0, %.preheader4 ], [ %next_mul, %4 ]"   --->   Operation 60 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (2.34ns)   --->   "%exitcond = icmp eq i64 %k, %innerdim_read" [../../../../Downloads/WebModel.c:73]   --->   Operation 61 'icmp' 'exitcond' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (2.99ns)   --->   "%k_2 = add i64 %k, 1" [../../../../Downloads/WebModel.c:73]   --->   Operation 62 'add' 'k_2' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %4" [../../../../Downloads/WebModel.c:73]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i64 %k to i16" [../../../../Downloads/WebModel.c:73]   --->   Operation 64 'trunc' 'tmp_73' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.84ns)   --->   "%sum7 = add i16 %inneridx, %tmp_73" [../../../../Downloads/WebModel.c:69]   --->   Operation 65 'add' 'sum7' <Predicate = (!exitcond)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%sum7_cast = zext i16 %sum7 to i64" [../../../../Downloads/WebModel.c:69]   --->   Operation 66 'zext' 'sum7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [26000 x float]* %A, i64 0, i64 %sum7_cast" [../../../../Downloads/WebModel.c:75]   --->   Operation 67 'getelementptr' 'A_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 68 [2/2] (2.77ns)   --->   "%A_load = load float* %A_addr, align 4" [../../../../Downloads/WebModel.c:75]   --->   Operation 68 'load' 'A_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 69 [1/1] (2.99ns)   --->   "%next_mul = add i64 %outcols_read, %phi_mul"   --->   Operation 69 'add' 'next_mul' <Predicate = (!exitcond)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (2.99ns)   --->   "%sum2 = add i64 %j_cast_mid2_v, %phi_mul" [../../../../Downloads/WebModel.c:64]   --->   Operation 70 'add' 'sum2' <Predicate = (!exitcond)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i64 %sum2 to i2" [../../../../Downloads/WebModel.c:64]   --->   Operation 71 'trunc' 'tmp_74' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%newIndex = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %sum2, i32 2, i32 15)" [../../../../Downloads/WebModel.c:64]   --->   Operation 72 'partselect' 'newIndex' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%newIndex_cast = zext i14 %newIndex to i64" [../../../../Downloads/WebModel.c:64]   --->   Operation 73 'zext' 'newIndex_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr [6500 x float]* %B_0, i64 0, i64 %newIndex_cast" [../../../../Downloads/WebModel.c:64]   --->   Operation 74 'getelementptr' 'B_0_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 75 [2/2] (2.77ns)   --->   "%B_0_load = load float* %B_0_addr, align 4" [../../../../Downloads/WebModel.c:64]   --->   Operation 75 'load' 'B_0_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr [6500 x float]* %B_1, i64 0, i64 %newIndex_cast" [../../../../Downloads/WebModel.c:64]   --->   Operation 76 'getelementptr' 'B_1_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 77 [2/2] (2.77ns)   --->   "%B_1_load = load float* %B_1_addr, align 4" [../../../../Downloads/WebModel.c:64]   --->   Operation 77 'load' 'B_1_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr [6500 x float]* %B_2, i64 0, i64 %newIndex_cast" [../../../../Downloads/WebModel.c:64]   --->   Operation 78 'getelementptr' 'B_2_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 79 [2/2] (2.77ns)   --->   "%B_2_load = load float* %B_2_addr, align 4" [../../../../Downloads/WebModel.c:64]   --->   Operation 79 'load' 'B_2_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr [6500 x float]* %B_3, i64 0, i64 %newIndex_cast" [../../../../Downloads/WebModel.c:64]   --->   Operation 80 'getelementptr' 'B_3_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 81 [2/2] (2.77ns)   --->   "%B_3_load = load float* %B_3_addr, align 4" [../../../../Downloads/WebModel.c:64]   --->   Operation 81 'load' 'B_3_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 8 <SV = 7> <Delay = 4.19>
ST_8 : Operation 82 [1/2] (2.77ns)   --->   "%A_load = load float* %A_addr, align 4" [../../../../Downloads/WebModel.c:75]   --->   Operation 82 'load' 'A_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%arrayNo = zext i2 %tmp_74 to i64" [../../../../Downloads/WebModel.c:64]   --->   Operation 83 'zext' 'arrayNo' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 84 [1/2] (2.77ns)   --->   "%B_0_load = load float* %B_0_addr, align 4" [../../../../Downloads/WebModel.c:64]   --->   Operation 84 'load' 'B_0_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_8 : Operation 85 [1/2] (2.77ns)   --->   "%B_1_load = load float* %B_1_addr, align 4" [../../../../Downloads/WebModel.c:64]   --->   Operation 85 'load' 'B_1_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_8 : Operation 86 [1/2] (2.77ns)   --->   "%B_2_load = load float* %B_2_addr, align 4" [../../../../Downloads/WebModel.c:64]   --->   Operation 86 'load' 'B_2_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_8 : Operation 87 [1/2] (2.77ns)   --->   "%B_3_load = load float* %B_3_addr, align 4" [../../../../Downloads/WebModel.c:64]   --->   Operation 87 'load' 'B_3_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_8 : Operation 88 [1/1] (1.42ns)   --->   "%tmp_31 = call float @_ssdm_op_Mux.ap_auto.4float.i64(float %B_0_load, float %B_1_load, float %B_2_load, float %B_3_load, i64 %arrayNo)" [../../../../Downloads/WebModel.c:64]   --->   Operation 88 'mux' 'tmp_31' <Predicate = (!exitcond)> <Delay = 1.42> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.54>
ST_9 : Operation 89 [3/3] (8.54ns)   --->   "%tmp_11 = fmul float %A_load, %tmp_31" [../../../../Downloads/WebModel.c:75]   --->   Operation 89 'fmul' 'tmp_11' <Predicate = (!exitcond)> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.54>
ST_10 : Operation 90 [2/3] (8.54ns)   --->   "%tmp_11 = fmul float %A_load, %tmp_31" [../../../../Downloads/WebModel.c:75]   --->   Operation 90 'fmul' 'tmp_11' <Predicate = (!exitcond)> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.54>
ST_11 : Operation 91 [1/3] (8.54ns)   --->   "%tmp_11 = fmul float %A_load, %tmp_31" [../../../../Downloads/WebModel.c:75]   --->   Operation 91 'fmul' 'tmp_11' <Predicate = (!exitcond)> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.51>
ST_12 : Operation 92 [5/5] (6.51ns)   --->   "%sum_1 = fadd float %sum1, %tmp_11" [../../../../Downloads/WebModel.c:75]   --->   Operation 92 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.51>
ST_13 : Operation 93 [4/5] (6.51ns)   --->   "%sum_1 = fadd float %sum1, %tmp_11" [../../../../Downloads/WebModel.c:75]   --->   Operation 93 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.51>
ST_14 : Operation 94 [3/5] (6.51ns)   --->   "%sum_1 = fadd float %sum1, %tmp_11" [../../../../Downloads/WebModel.c:75]   --->   Operation 94 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.51>
ST_15 : Operation 95 [2/5] (6.51ns)   --->   "%sum_1 = fadd float %sum1, %tmp_11" [../../../../Downloads/WebModel.c:75]   --->   Operation 95 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.51>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [../../../../Downloads/WebModel.c:73]   --->   Operation 96 'specregionbegin' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Downloads/WebModel.c:74]   --->   Operation 97 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 98 [1/5] (6.51ns)   --->   "%sum_1 = fadd float %sum1, %tmp_11" [../../../../Downloads/WebModel.c:75]   --->   Operation 98 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_s)" [../../../../Downloads/WebModel.c:76]   --->   Operation 99 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "br label %3" [../../../../Downloads/WebModel.c:73]   --->   Operation 100 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 17 <SV = 7> <Delay = 4.61>
ST_17 : Operation 101 [1/1] (1.84ns)   --->   "%sum4 = add i16 %outrowidx, %tmp_71" [../../../../Downloads/WebModel.c:68]   --->   Operation 101 'add' 'sum4' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%sum4_cast = zext i16 %sum4 to i64" [../../../../Downloads/WebModel.c:68]   --->   Operation 102 'zext' 'sum4_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%C_addr_4 = getelementptr [26000 x float]* %C, i64 0, i64 %sum4_cast" [../../../../Downloads/WebModel.c:78]   --->   Operation 103 'getelementptr' 'C_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (2.77ns)   --->   "store float %sum1, float* %C_addr_4, align 4" [../../../../Downloads/WebModel.c:78]   --->   Operation 104 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_17 : Operation 105 [1/1] (2.99ns)   --->   "%i_53 = add i64 %i_mid2, 1" [../../../../Downloads/WebModel.c:67]   --->   Operation 105 'add' 'i_53' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader" [../../../../Downloads/WebModel.c:67]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outrows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outcols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ innerdim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outcols_read        (read           ) [ 001111111111111111]
outrows_read        (read           ) [ 001111111111111111]
innerdim_read       (read           ) [ 000111111111111111]
tmp                 (mul            ) [ 000100000000000000]
StgValue_23         (br             ) [ 001100000000000000]
p                   (phi            ) [ 000100000000000000]
p_cast              (zext           ) [ 000000000000000000]
exitcond3           (icmp           ) [ 000100000000000000]
p_1                 (add            ) [ 001100000000000000]
StgValue_28         (br             ) [ 000000000000000000]
C_addr              (getelementptr  ) [ 000000000000000000]
StgValue_30         (store          ) [ 000000000000000000]
StgValue_31         (br             ) [ 001100000000000000]
cast                (zext           ) [ 000010000000000000]
cast2               (zext           ) [ 000010000000000000]
tmp_69              (trunc          ) [ 000001111111111111]
tmp_70              (trunc          ) [ 000001111111111111]
bound               (mul            ) [ 000001111111111111]
StgValue_38         (br             ) [ 000011111111111111]
indvar_flatten      (phi            ) [ 000001000000000000]
j                   (phi            ) [ 000001000000000000]
i                   (phi            ) [ 000001100000000000]
exitcond_flatten    (icmp           ) [ 000001111111111111]
indvar_flatten_next (add            ) [ 000011111111111111]
StgValue_44         (br             ) [ 000000000000000000]
exitcond1           (icmp           ) [ 000000100000000000]
j_s                 (add            ) [ 000000000000000000]
j_cast_mid2_v       (select         ) [ 000011111111111111]
tmp_71              (trunc          ) [ 000000111111111111]
d_addr              (getelementptr  ) [ 000000100000000000]
StgValue_51         (ret            ) [ 000000000000000000]
i_mid2              (select         ) [ 000000011111111111]
tmp_72              (trunc          ) [ 000000000000000000]
outrowidx           (mul            ) [ 000000011111111111]
inneridx            (mul            ) [ 000000011111111110]
sum                 (load           ) [ 000001111111111111]
StgValue_57         (br             ) [ 000001111111111111]
sum1                (phi            ) [ 000000011111111111]
k                   (phi            ) [ 000000010000000000]
phi_mul             (phi            ) [ 000000010000000000]
exitcond            (icmp           ) [ 000001111111111111]
k_2                 (add            ) [ 000001111111111111]
StgValue_63         (br             ) [ 000000000000000000]
tmp_73              (trunc          ) [ 000000000000000000]
sum7                (add            ) [ 000000000000000000]
sum7_cast           (zext           ) [ 000000000000000000]
A_addr              (getelementptr  ) [ 000000001000000000]
next_mul            (add            ) [ 000001111111111111]
sum2                (add            ) [ 000000000000000000]
tmp_74              (trunc          ) [ 000000001000000000]
newIndex            (partselect     ) [ 000000000000000000]
newIndex_cast       (zext           ) [ 000000000000000000]
B_0_addr            (getelementptr  ) [ 000000001000000000]
B_1_addr            (getelementptr  ) [ 000000001000000000]
B_2_addr            (getelementptr  ) [ 000000001000000000]
B_3_addr            (getelementptr  ) [ 000000001000000000]
A_load              (load           ) [ 000000000111000000]
arrayNo             (zext           ) [ 000000000000000000]
B_0_load            (load           ) [ 000000000000000000]
B_1_load            (load           ) [ 000000000000000000]
B_2_load            (load           ) [ 000000000000000000]
B_3_load            (load           ) [ 000000000000000000]
tmp_31              (mux            ) [ 000000000111000000]
tmp_11              (fmul           ) [ 000000011111111110]
tmp_s               (specregionbegin) [ 000000000000000000]
StgValue_97         (specpipeline   ) [ 000000000000000000]
sum_1               (fadd           ) [ 000001111111111111]
empty               (specregionend  ) [ 000000000000000000]
StgValue_100        (br             ) [ 000001111111111111]
sum4                (add            ) [ 000000000000000000]
sum4_cast           (zext           ) [ 000000000000000000]
C_addr_4            (getelementptr  ) [ 000000000000000000]
StgValue_104        (store          ) [ 000000000000000000]
i_53                (add            ) [ 000011111111111111]
StgValue_106        (br             ) [ 000011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="d">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outrows">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outrows"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outcols">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcols"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="innerdim">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="innerdim"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="outcols_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outcols_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="outrows_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outrows_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="innerdim_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="innerdim_read/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="C_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="15" slack="0"/>
<pin id="82" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="15" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/3 StgValue_104/17 "/>
</bind>
</comp>

<comp id="92" class="1004" name="d_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="64" slack="0"/>
<pin id="96" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="15" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="A_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="16" slack="0"/>
<pin id="109" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="15" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/7 "/>
</bind>
</comp>

<comp id="118" class="1004" name="B_0_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="14" slack="0"/>
<pin id="122" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/7 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="13" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_0_load/7 "/>
</bind>
</comp>

<comp id="131" class="1004" name="B_1_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="14" slack="0"/>
<pin id="135" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/7 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="13" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_1_load/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="B_2_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="14" slack="0"/>
<pin id="148" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_2_addr/7 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="13" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_2_load/7 "/>
</bind>
</comp>

<comp id="157" class="1004" name="B_3_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="14" slack="0"/>
<pin id="161" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_3_addr/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="13" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_3_load/7 "/>
</bind>
</comp>

<comp id="170" class="1004" name="C_addr_4_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="16" slack="0"/>
<pin id="174" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_4/17 "/>
</bind>
</comp>

<comp id="178" class="1005" name="p_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="15" slack="1"/>
<pin id="180" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="15" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="indvar_flatten_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="128" slack="1"/>
<pin id="191" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="indvar_flatten_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="128" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="200" class="1005" name="j_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="j_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="64" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="211" class="1005" name="i_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="64" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="223" class="1005" name="sum1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum1 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="sum1_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="32" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum1/7 "/>
</bind>
</comp>

<comp id="234" class="1005" name="k_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="k_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="64" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="245" class="1005" name="phi_mul_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="1"/>
<pin id="247" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="phi_mul_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="64" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="5"/>
<pin id="258" dir="0" index="1" bw="32" slack="1"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/12 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="0" index="1" bw="32" slack="1"/>
<pin id="264" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="15" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="exitcond3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="1"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="15" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="2"/>
<pin id="289" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="cast2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="2"/>
<pin id="292" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="0" index="1" bw="64" slack="0"/>
<pin id="296" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_69_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="3"/>
<pin id="301" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_70_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="2"/>
<pin id="304" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_70/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="exitcond_flatten_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="128" slack="0"/>
<pin id="307" dir="0" index="1" bw="128" slack="1"/>
<pin id="308" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="indvar_flatten_next_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="128" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="exitcond1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="4"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="j_s_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="64" slack="0"/>
<pin id="324" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="j_cast_mid2_v_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="0" index="2" bw="64" slack="0"/>
<pin id="331" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_cast_mid2_v/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_71_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_71/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="i_mid2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="0" index="2" bw="64" slack="1"/>
<pin id="344" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_72_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="exitcond_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="0" index="1" bw="64" slack="5"/>
<pin id="354" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="k_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_73_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_73/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sum7_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="1"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum7/7 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sum7_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum7_cast/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="next_mul_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="6"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sum2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="2"/>
<pin id="383" dir="0" index="1" bw="64" slack="0"/>
<pin id="384" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_74_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="0"/>
<pin id="388" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_74/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="newIndex_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="14" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="0"/>
<pin id="393" dir="0" index="2" bw="3" slack="0"/>
<pin id="394" dir="0" index="3" bw="5" slack="0"/>
<pin id="395" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="newIndex_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="14" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex_cast/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="arrayNo_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="1"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_31_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="32" slack="0"/>
<pin id="415" dir="0" index="3" bw="32" slack="0"/>
<pin id="416" dir="0" index="4" bw="32" slack="0"/>
<pin id="417" dir="0" index="5" bw="2" slack="0"/>
<pin id="418" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_31/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sum4_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="2"/>
<pin id="427" dir="0" index="1" bw="16" slack="3"/>
<pin id="428" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum4/17 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sum4_cast_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum4_cast/17 "/>
</bind>
</comp>

<comp id="434" class="1004" name="i_53_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="2"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_53/17 "/>
</bind>
</comp>

<comp id="439" class="1007" name="outrowidx_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="0"/>
<pin id="441" dir="0" index="1" bw="16" slack="2"/>
<pin id="442" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="outrowidx/6 "/>
</bind>
</comp>

<comp id="444" class="1007" name="inneridx_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="0" index="1" bw="16" slack="2"/>
<pin id="447" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="inneridx/6 "/>
</bind>
</comp>

<comp id="449" class="1005" name="outcols_read_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="1"/>
<pin id="451" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcols_read "/>
</bind>
</comp>

<comp id="457" class="1005" name="outrows_read_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="1"/>
<pin id="459" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outrows_read "/>
</bind>
</comp>

<comp id="464" class="1005" name="innerdim_read_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="2"/>
<pin id="466" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="innerdim_read "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="1"/>
<pin id="472" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="478" class="1005" name="p_1_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="15" slack="0"/>
<pin id="480" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="483" class="1005" name="cast_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="128" slack="1"/>
<pin id="485" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="488" class="1005" name="cast2_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="128" slack="1"/>
<pin id="490" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="cast2 "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_69_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="2"/>
<pin id="495" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_70_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="2"/>
<pin id="500" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="503" class="1005" name="bound_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="128" slack="1"/>
<pin id="505" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="511" class="1005" name="indvar_flatten_next_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="128" slack="0"/>
<pin id="513" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="516" class="1005" name="exitcond1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="j_cast_mid2_v_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j_cast_mid2_v "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp_71_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="3"/>
<pin id="529" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="532" class="1005" name="d_addr_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="15" slack="1"/>
<pin id="534" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="d_addr "/>
</bind>
</comp>

<comp id="537" class="1005" name="i_mid2_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="2"/>
<pin id="539" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="542" class="1005" name="outrowidx_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="2"/>
<pin id="544" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="outrowidx "/>
</bind>
</comp>

<comp id="547" class="1005" name="inneridx_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="1"/>
<pin id="549" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inneridx "/>
</bind>
</comp>

<comp id="552" class="1005" name="sum_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="557" class="1005" name="exitcond_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="561" class="1005" name="k_2_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="566" class="1005" name="A_addr_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="15" slack="1"/>
<pin id="568" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="571" class="1005" name="next_mul_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="576" class="1005" name="tmp_74_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="2" slack="1"/>
<pin id="578" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="581" class="1005" name="B_0_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="13" slack="1"/>
<pin id="583" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="B_0_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="B_1_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="13" slack="1"/>
<pin id="588" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="B_1_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="B_2_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="13" slack="1"/>
<pin id="593" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="B_2_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="B_3_addr_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="13" slack="1"/>
<pin id="598" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="B_3_addr "/>
</bind>
</comp>

<comp id="601" class="1005" name="A_load_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="606" class="1005" name="tmp_31_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="611" class="1005" name="tmp_11_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="616" class="1005" name="sum_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="i_53_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="1"/>
<pin id="623" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_53 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="233"><net_src comp="227" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="223" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="269"><net_src comp="60" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="66" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="182" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="182" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="287" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="309"><net_src comp="193" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="193" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="32" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="215" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="204" pin="4"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="316" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="321" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="204" pin="4"/><net_sink comp="327" pin=2"/></net>

<net id="335"><net_src comp="327" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="339"><net_src comp="327" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="26" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="346"><net_src comp="211" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="350"><net_src comp="340" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="238" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="238" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="34" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="238" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="366" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="380"><net_src comp="249" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="249" pin="4"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="381" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="36" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="381" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="38" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="40" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="403"><net_src comp="390" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="419"><net_src comp="42" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="125" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="138" pin="3"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="151" pin="3"/><net_sink comp="411" pin=3"/></net>

<net id="423"><net_src comp="164" pin="3"/><net_sink comp="411" pin=4"/></net>

<net id="424"><net_src comp="408" pin="1"/><net_sink comp="411" pin=5"/></net>

<net id="432"><net_src comp="425" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="438"><net_src comp="34" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="347" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="347" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="60" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="460"><net_src comp="66" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="463"><net_src comp="457" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="467"><net_src comp="72" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="473"><net_src comp="265" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="481"><net_src comp="281" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="486"><net_src comp="287" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="491"><net_src comp="290" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="496"><net_src comp="299" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="501"><net_src comp="302" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="506"><net_src comp="293" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="514"><net_src comp="310" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="519"><net_src comp="316" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="524"><net_src comp="327" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="530"><net_src comp="336" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="535"><net_src comp="92" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="540"><net_src comp="340" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="545"><net_src comp="439" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="550"><net_src comp="444" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="555"><net_src comp="99" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="560"><net_src comp="351" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="356" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="569"><net_src comp="105" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="574"><net_src comp="376" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="579"><net_src comp="386" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="584"><net_src comp="118" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="589"><net_src comp="131" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="594"><net_src comp="144" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="599"><net_src comp="157" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="604"><net_src comp="112" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="609"><net_src comp="411" pin="6"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="614"><net_src comp="261" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="619"><net_src comp="256" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="624"><net_src comp="434" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="215" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {3 17 }
	Port: A | {}
	Port: B_0 | {}
	Port: B_1 | {}
	Port: B_2 | {}
	Port: B_3 | {}
	Port: d | {}
 - Input state : 
	Port: k2c_affine_matmul.1 : C | {}
	Port: k2c_affine_matmul.1 : A | {7 8 }
	Port: k2c_affine_matmul.1 : B_0 | {7 8 }
	Port: k2c_affine_matmul.1 : B_1 | {7 8 }
	Port: k2c_affine_matmul.1 : B_2 | {7 8 }
	Port: k2c_affine_matmul.1 : B_3 | {7 8 }
	Port: k2c_affine_matmul.1 : d | {5 6 }
	Port: k2c_affine_matmul.1 : outrows | {1 }
	Port: k2c_affine_matmul.1 : outcols | {1 }
	Port: k2c_affine_matmul.1 : innerdim | {2 }
  - Chain level:
	State 1
	State 2
	State 3
		p_cast : 1
		exitcond3 : 2
		p_1 : 1
		StgValue_28 : 3
		C_addr : 2
		StgValue_30 : 3
		bound : 1
	State 4
	State 5
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_44 : 2
		exitcond1 : 1
		j_s : 1
		j_cast_mid2_v : 2
		tmp_71 : 3
		d_addr : 3
		sum : 4
	State 6
		tmp_72 : 1
		outrowidx : 2
		inneridx : 2
	State 7
		exitcond : 1
		k_2 : 1
		StgValue_63 : 2
		tmp_73 : 1
		sum7 : 2
		sum7_cast : 3
		A_addr : 4
		A_load : 5
		next_mul : 1
		sum2 : 1
		tmp_74 : 2
		newIndex : 2
		newIndex_cast : 3
		B_0_addr : 4
		B_0_load : 5
		B_1_addr : 4
		B_1_load : 5
		B_2_addr : 4
		B_2_load : 5
		B_3_addr : 4
		B_3_load : 5
	State 8
		tmp_31 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		empty : 1
	State 17
		sum4_cast : 1
		C_addr_4 : 2
		StgValue_104 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_265         |    16   |   361   |   195   |
|    mul   |         grp_fu_293         |    16   |   361   |   195   |
|          |      outrowidx_fu_439      |    1    |    0    |    0    |
|          |       inneridx_fu_444      |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         p_1_fu_281         |    0    |    0    |    22   |
|          | indvar_flatten_next_fu_310 |    0    |    0    |   135   |
|          |         j_s_fu_321         |    0    |    0    |    71   |
|          |         k_2_fu_356         |    0    |    0    |    71   |
|    add   |         sum7_fu_366        |    0    |    0    |    23   |
|          |       next_mul_fu_376      |    0    |    0    |    71   |
|          |         sum2_fu_381        |    0    |    0    |    71   |
|          |         sum4_fu_425        |    0    |    0    |    23   |
|          |         i_53_fu_434        |    0    |    0    |    71   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_256         |    2    |   205   |   203   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_261         |    3    |   128   |   129   |
|----------|----------------------------|---------|---------|---------|
|          |      exitcond3_fu_276      |    0    |    0    |    29   |
|   icmp   |   exitcond_flatten_fu_305  |    0    |    0    |    50   |
|          |      exitcond1_fu_316      |    0    |    0    |    29   |
|          |       exitcond_fu_351      |    0    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|
|  select  |    j_cast_mid2_v_fu_327    |    0    |    0    |    64   |
|          |        i_mid2_fu_340       |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|    mux   |        tmp_31_fu_411       |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|          |   outcols_read_read_fu_60  |    0    |    0    |    0    |
|   read   |   outrows_read_read_fu_66  |    0    |    0    |    0    |
|          |  innerdim_read_read_fu_72  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        p_cast_fu_271       |    0    |    0    |    0    |
|          |         cast_fu_287        |    0    |    0    |    0    |
|          |        cast2_fu_290        |    0    |    0    |    0    |
|   zext   |      sum7_cast_fu_371      |    0    |    0    |    0    |
|          |    newIndex_cast_fu_400    |    0    |    0    |    0    |
|          |       arrayNo_fu_408       |    0    |    0    |    0    |
|          |      sum4_cast_fu_429      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_69_fu_299       |    0    |    0    |    0    |
|          |        tmp_70_fu_302       |    0    |    0    |    0    |
|   trunc  |        tmp_71_fu_336       |    0    |    0    |    0    |
|          |        tmp_72_fu_347       |    0    |    0    |    0    |
|          |        tmp_73_fu_362       |    0    |    0    |    0    |
|          |        tmp_74_fu_386       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|       newIndex_fu_390      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    39   |   1055  |   1562  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       A_addr_reg_566      |   15   |
|       A_load_reg_601      |   32   |
|      B_0_addr_reg_581     |   13   |
|      B_1_addr_reg_586     |   13   |
|      B_2_addr_reg_591     |   13   |
|      B_3_addr_reg_596     |   13   |
|       bound_reg_503       |   128  |
|       cast2_reg_488       |   128  |
|        cast_reg_483       |   128  |
|       d_addr_reg_532      |   15   |
|     exitcond1_reg_516     |    1   |
|      exitcond_reg_557     |    1   |
|        i_53_reg_621       |   64   |
|       i_mid2_reg_537      |   64   |
|         i_reg_211         |   64   |
|indvar_flatten_next_reg_511|   128  |
|   indvar_flatten_reg_189  |   128  |
|   innerdim_read_reg_464   |   64   |
|      inneridx_reg_547     |   16   |
|   j_cast_mid2_v_reg_521   |   64   |
|         j_reg_200         |   64   |
|        k_2_reg_561        |   64   |
|         k_reg_234         |   64   |
|      next_mul_reg_571     |   64   |
|    outcols_read_reg_449   |   64   |
|     outrowidx_reg_542     |   16   |
|    outrows_read_reg_457   |   64   |
|        p_1_reg_478        |   15   |
|         p_reg_178         |   15   |
|      phi_mul_reg_245      |   64   |
|        sum1_reg_223       |   32   |
|       sum_1_reg_616       |   32   |
|        sum_reg_552        |   32   |
|       tmp_11_reg_611      |   32   |
|       tmp_31_reg_606      |   32   |
|       tmp_69_reg_493      |   16   |
|       tmp_70_reg_498      |   16   |
|       tmp_71_reg_527      |   16   |
|       tmp_74_reg_576      |    2   |
|        tmp_reg_470        |   64   |
+---------------------------+--------+
|           Total           |  1860  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_85 |  p0  |   2  |  15  |   30   ||    9    |
|  grp_access_fu_85 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_99 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_112 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_125 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_138 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_151 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_164 |  p0  |   2  |  13  |   26   ||    9    |
|     i_reg_211     |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_265    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_265    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_293    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_293    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   898  ||  17.55  ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   39   |    -   |  1055  |  1562  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   117  |
|  Register |    -   |    -   |  1860  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   39   |   17   |  2915  |  1679  |
+-----------+--------+--------+--------+--------+
