// Seed: 1702063871
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  input wire id_14;
  assign module_1._id_3 = 0;
  output wire id_13;
  output wor id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_12 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd20,
    parameter id_3 = 32'd9
) (
    output wire id_0,
    input uwire _id_1,
    output supply0 id_2,
    input supply0 _id_3,
    output wor id_4
);
  logic [id_3 : id_1] id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire id_7;
endmodule
