<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>PMAXSW—Maximum of Packed Signed Word Integers</title>
</head>
<body>
<h1 id="pmaxsw-maximum-of-packed-signed-word-integers">PMAXSW—Maximum of Packed Signed Word Integers</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32 bit Mode Support</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>0F EE /r1</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE</td>
	<td>Compare signed word integers in mm2/m64PMAXSW mm1, mm2/m64</td>
</tr>
<tr>
	<td>66 0F EE /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE2</td>
	<td>Compare signed word integers in xmm2/m128PMAXSW xmm1, xmm2/m128</td>
</tr>
<tr>
	<td>VEX.NDS.128.66.0F.WIG EE /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Compare packed signed word integers in VPMAXSW xmm1, xmm2, xmm3/m128maximum values in xmm1.</td>
</tr>
<tr>
	<td>VEX.NDS.256.66.0F.WIG EE /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX2</td>
	<td>Compare packed signed word integers in VPMAXSW ymm1, ymm2, ymm3/m256maximum values in ymm1.</td>
</tr>
</table>
<p class="notes">Notes: 1. See note in Section 2.4, “Instruction Exception Specification” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual,Volume 2A and Section 22.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.</p>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (r, w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>RVM</td>
	<td>ModRM:reg (w)</td>
	<td>VEX.vvvv (r)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Performs a SIMD compare of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum value for each pair of word integers to the destination operand.</p>
<p>In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15). Legacy SSE version: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand can be an MMX technology register.</p>
<p>128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.</p>
<p>Note: VEX.L must be 0, otherwise the instruction will #UD.</p>
<h2 id="operation">Operation</h2>
<pre>PMAXSW (64-bit operands)
  IF DEST[15:0] > SRC[15:0]) THEN
     DEST[15:0] ← DEST[15:0];
  ELSE
     DEST[15:0] ← SRC[15:0]; FI;
  (* Repeat operation for 2nd and 3rd words in source and destination operands *)
  IF DEST[63:48] > SRC[63:48]) THEN
     DEST[63:48] ← DEST[63:48];
  ELSE
     DEST[63:48] ← SRC[63:48]; FI;
PMAXSW (128-bit operands)
  IF DEST[15:0] > SRC[15:0]) THEN
     DEST[15:0] ← DEST[15:0];
  ELSE
     DEST[15:0] ← SRC[15:0]; FI;
  (* Repeat operation for 2nd through 7th words in source and destination operands *)
  IF DEST[127:112] > SRC[127:112]) THEN
     DEST[127:112] ← DEST[127:112];
  ELSE
     DEST[127:112] ← SRC[127:112]; FI;
VPMAXSW (VEX.128 encoded version)
  IF SRC1[15:0] > SRC2[15:0] THEN
     DEST[15:0] ← SRC1[15:0];
  ELSE
     DEST[15:0] ← SRC2[15:0]; FI;
  (* Repeat operation for 2nd through 7th words in source and destination operands *)
  IF SRC1[127:112] >SRC2[127:112] THEN
     DEST[127:112] ← SRC1[127:112];
  ELSE
     DEST[127:112] ← SRC2[127:112]; FI;
DEST[VLMAX-1:128] ← 0
VPMAXSW (VEX.256 encoded version)
  IF SRC1[15:0] > SRC2[15:0] THEN
     DEST[15:0] ← SRC1[15:0];
  ELSE
     DEST[15:0] ← SRC2[15:0]; FI;
  (* Repeat operation for 2nd through 15th words in source and destination operands *)
  IF SRC1[255:240] >SRC2[255:240] THEN
     DEST[255:240] ← SRC1[255:240];
  ELSE
     DEST[255:240] ← SRC2[255:240]; FI;
</pre>
<h2 id="intel-c-c---compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>PMAXSW:</td>
	<td>__m64 _mm_max_pi16(__m64 a, __m64 b)</td>
</tr>
<tr>
	<td>(V)PMAXSW:</td>
	<td>__m128i _mm_max_epi16 ( __m128i a, __m128i b)</td>
</tr>
<tr>
	<td>VPMAXSW:</td>
	<td>__m256i _mm256_max_epi16 ( __m256i a, __m256i b)</td>
</tr>
</table>
<h2 id="flags-affected">Flags Affected</h2>
<p>None.</p>
<h2 id="numeric-exceptions">Numeric Exceptions</h2>
<p>None.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 4; additionally</p>
<table>
<tr>
	<td>#UD Opcode/Instruction 0F DE /r166 0F DE /r VEX.NDS.128.66.0F.WIG DE /r VEX.NDS.256.66.0F.WIG DE /r</td>
	<td>None</td>
	<td>PMAXUB—Maximum of Packed Unsigned Byte Integers Description Feature Flag Compare unsigned byte integers in mm2/m64PMAXUB mm1, mm2/m64Compare unsigned byte integers in PMAXUB xmm1, xmm2/m128maximum values. Compare packed unsigned byte integers in VPMAXUB xmm1, xmm2, xmm3/m128maximum values in xmm1. Compare packed unsigned byte integers in VPMAXUB ymm1, ymm2, ymm3/m256maximum values in ymm1.</td>
</tr>
</table>
<p class="notes">Notes: 1. See note in Section 2.4, “Instruction Exception Specification” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual,Volume 2A and Section 22.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.</p>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (r, w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>RVM</td>
	<td>ModRM:reg (w)</td>
	<td>VEX.vvvv (r)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Performs a SIMD compare of the packed unsigned byte integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum value for each pair of byte integers to the destination operand.</p>
<p>In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15). Legacy SSE version: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand can be an MMX technology register.</p>
<p>128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.</p>
<p>Note: VEX.L must be 0, otherwise the instruction will #UD.</p>
<h2 id="operation">Operation</h2>
<pre>PMAXUB (64-bit operands)
  IF DEST[7:0] > SRC[17:0]) THEN
     DEST[7:0] ← DEST[7:0];
  ELSE
     DEST[7:0] ← SRC[7:0]; FI;
  (* Repeat operation for 2nd through 7th bytes in source and destination operands *)
  IF DEST[63:56] > SRC[63:56]) THEN
     DEST[63:56] ← DEST[63:56];
  ELSE
     DEST[63:56] ← SRC[63:56]; FI;
PMAXUB (128-bit operands)
  IF DEST[7:0] > SRC[17:0]) THEN
     DEST[7:0] ← DEST[7:0];
  ELSE
     DEST[7:0] ← SRC[7:0]; FI;
  (* Repeat operation for 2nd through 15th bytes in source and destination operands *)
  IF DEST[127:120] > SRC[127:120]) THEN
     DEST[127:120] ← DEST[127:120];
  ELSE
     DEST[127:120] ← SRC[127:120]; FI;
VPMAXUB (VEX.128 encoded version)
  IF SRC1[7:0] >SRC2[7:0] THEN
     DEST[7:0] ← SRC1[7:0];
  ELSE
     DEST[7:0] ← SRC2[7:0]; FI;
  (* Repeat operation for 2nd through 15th bytes in source and destination operands *)
  IF SRC1[127:120] >SRC2[127:120] THEN
     DEST[127:120] ← SRC1[127:120];
  ELSE
     DEST[127:120] ← SRC2[127:120]; FI;
DEST[VLMAX-1:128] ← 0
VPMAXUB (VEX.256 encoded version)
  IF SRC1[7:0] >SRC2[7:0] THEN
     DEST[7:0] ← SRC1[7:0];
  ELSE
     DEST[15:0] ← SRC2[7:0]; FI;
  (* Repeat operation for 2nd through 31st bytes in source and destination operands *)
  IF SRC1[255:248] >SRC2[255:248] THEN
     DEST[255:248] ← SRC1[255:248];
  ELSE
     DEST[255:248] ← SRC2[255:248]; FI;
</pre>
<h2 id="intel-c-c---compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>PMAXUB:</td>
	<td>__m64 _mm_max_pu8(__m64 a, __m64 b)</td>
</tr>
<tr>
	<td>(V)PMAXUB:</td>
	<td>__m128i _mm_max_epu8 ( __m128i a, __m128i b)</td>
</tr>
<tr>
	<td>VPMAXUB:</td>
	<td>__m256i _mm256_max_epu8 ( __m256i a, __m256i b);</td>
</tr>
</table>
<h2 id="flags-affected">Flags Affected</h2>
<p>None.</p>
<h2 id="numeric-exceptions">Numeric Exceptions</h2>
<p>None.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 4; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.L = 1.</td>
</tr>
</table>
</body>
</html>
