GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\EthernetBRIDGE\src\fifo_buff.v'
Analyzing Verilog file 'E:\EthernetBRIDGE\src\mac_controller.v'
Analyzing Verilog file 'E:\EthernetBRIDGE\src\mac_mii_tx_model.v'
Analyzing Verilog file 'E:\EthernetBRIDGE\src\phy_conf.v'
Analyzing Verilog file 'E:\EthernetBRIDGE\src\phy_mii_rx_model.v'
Analyzing Verilog file 'E:\EthernetBRIDGE\src\rx_control.v'
Analyzing Verilog file 'E:\EthernetBRIDGE\src\tb_buff.v'
Analyzing Verilog file 'E:\EthernetBRIDGE\src\tb_mac_controller.v'
Analyzing Verilog file 'E:\EthernetBRIDGE\src\tb_mdio.v'
Analyzing Verilog file 'E:\EthernetBRIDGE\src\tb_phy_mac_trans.v'
Analyzing Verilog file 'E:\EthernetBRIDGE\src\top_bridge.v'
Undeclared symbol 'phy_rx_err_1100', assumed default net type 'wire'("E:\EthernetBRIDGE\src\top_bridge.v":229)
Undeclared symbol 'phy_tx_err_1100', assumed default net type 'wire'("E:\EthernetBRIDGE\src\top_bridge.v":234)
Undeclared symbol 'phy_crs_1100', assumed default net type 'wire'("E:\EthernetBRIDGE\src\top_bridge.v":236)
Undeclared symbol 'phy_col_1100', assumed default net type 'wire'("E:\EthernetBRIDGE\src\top_bridge.v":237)
Undeclared symbol 'tx_mac_ready_1100', assumed default net type 'wire'("E:\EthernetBRIDGE\src\top_bridge.v":247)
Undeclared symbol 'rx_mac_last_1100', assumed default net type 'wire'("E:\EthernetBRIDGE\src\top_bridge.v":249)
Undeclared symbol 'phy_rx_err_1300', assumed default net type 'wire'("E:\EthernetBRIDGE\src\top_bridge.v":276)
Undeclared symbol 'phy_tx_err_1300', assumed default net type 'wire'("E:\EthernetBRIDGE\src\top_bridge.v":281)
Undeclared symbol 'phy_crs_1300', assumed default net type 'wire'("E:\EthernetBRIDGE\src\top_bridge.v":283)
Undeclared symbol 'phy_col_1300', assumed default net type 'wire'("E:\EthernetBRIDGE\src\top_bridge.v":284)
Undeclared symbol 'tx_mac_ready_1300', assumed default net type 'wire'("E:\EthernetBRIDGE\src\top_bridge.v":294)
Undeclared symbol 'rx_mac_last_1300', assumed default net type 'wire'("E:\EthernetBRIDGE\src\top_bridge.v":296)
Analyzing Verilog file 'E:\EthernetBRIDGE\src\top_mac_to_fifo_test.v'
Undeclared symbol 'phy_rx_err', assumed default net type 'wire'("E:\EthernetBRIDGE\src\top_mac_to_fifo_test.v":73)
Undeclared symbol 'phy_tx_err', assumed default net type 'wire'("E:\EthernetBRIDGE\src\top_mac_to_fifo_test.v":74)
Undeclared symbol 'phy_crs', assumed default net type 'wire'("E:\EthernetBRIDGE\src\top_mac_to_fifo_test.v":75)
Undeclared symbol 'phy_col', assumed default net type 'wire'("E:\EthernetBRIDGE\src\top_mac_to_fifo_test.v":75)
Undeclared symbol 'tx_mac_ready', assumed default net type 'wire'("E:\EthernetBRIDGE\src\top_mac_to_fifo_test.v":76)
Undeclared symbol 'rx_mac_last', assumed default net type 'wire'("E:\EthernetBRIDGE\src\top_mac_to_fifo_test.v":78)
Analyzing Verilog file 'E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v'
Analyzing Verilog file 'E:\EthernetBRIDGE\src\tx_control.v'
WARN  (EX3073) : Port 'rden' remains unconnected for this instance("E:\EthernetBRIDGE\src\top_mac_to_fifo_test.v":69)
Compiling module 'top_mac_to_fifo_test'("E:\EthernetBRIDGE\src\top_mac_to_fifo_test.v":1)
WARN  (EX3780) : Using initial value of 'reset_mac' since it is never assigned("E:\EthernetBRIDGE\src\top_mac_to_fifo_test.v":65)
Compiling module 'phy_conf'("E:\EthernetBRIDGE\src\phy_conf.v":1)
WARN  (EX3780) : Using initial value of 'sft_rst' since it is never assigned("E:\EthernetBRIDGE\src\phy_conf.v":99)
Compiling module 'mac_controller'("E:\EthernetBRIDGE\src\mac_controller.v":1)
Compiling module 'Triple_Speed_Ethernet_MAC_Top'("E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v":6306)
Compiling module '**'("E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v":0)
Compiling module '**'("E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v":0)
Compiling module '**'("E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v":0)
Compiling module '**'("E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v":0)
Compiling module '**'("E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v":0)
Compiling module '**'("E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v":0)
Compiling module '**'("E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v":0)
Compiling module '**'("E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v":0)
Compiling module '**'("E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v":0)
Compiling module '**'("E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v":0)
Compiling module '**'("E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v":0)
Compiling module '**'("E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v":0)
Compiling module '**'("E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v":0)
Compiling module '**'("E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v":0)
Compiling module '**'("E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v":0)
Compiling module '**'("E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v":0)
Compiling module 'tx_control'("E:\EthernetBRIDGE\src\tx_control.v":4)
Extracting RAM for identifier 'memory'("E:\EthernetBRIDGE\src\tx_control.v":15)
Compiling module 'rx_control'("E:\EthernetBRIDGE\src\rx_control.v":1)
Compiling module 'fifo_buff'("E:\EthernetBRIDGE\src\fifo_buff.v":85)
Extracting RAM for identifier 'ram'("E:\EthernetBRIDGE\src\fifo_buff.v":104)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\EthernetBRIDGE\src\fifo_buff.v":126)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\EthernetBRIDGE\src\fifo_buff.v":127)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\EthernetBRIDGE\src\fifo_buff.v":133)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("E:\EthernetBRIDGE\src\fifo_buff.v":134)
WARN  (EX1998) : Net 'miim_rden' does not have a driver("E:\EthernetBRIDGE\src\top_mac_to_fifo_test.v":33)
WARN  (EX1998) : Net 'phy_rx_err' does not have a driver("E:\EthernetBRIDGE\src\top_mac_to_fifo_test.v":73)
WARN  (EX1998) : Net 'phy_crs' does not have a driver("E:\EthernetBRIDGE\src\top_mac_to_fifo_test.v":75)
WARN  (EX1998) : Net 'phy_col' does not have a driver("E:\EthernetBRIDGE\src\top_mac_to_fifo_test.v":75)
WARN  (EX2565) : Input 'tx_mac_err' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\EthernetBRIDGE\src\top_mac_to_fifo_test.v":85)
NOTE  (EX0101) : Current top module is "top_mac_to_fifo_test"
WARN  (EX0211) : The output port "rden" of module "phy_conf" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\EthernetBRIDGE\src\phy_conf.v":11)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "rx_control" instantiated to "fifo_overflow_control" is swept in optimizing("E:\EthernetBRIDGE\src\top_mac_to_fifo_test.v":94)
WARN  (NL0002) : The module "~crc_chk.Triple_Speed_Ethernet_MAC_Top" instantiated to "u_crc_chk" is swept in optimizing("E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v":0)
[95%] Generate netlist file "E:\EthernetBRIDGE\impl\gwsynthesis\EthernetBRIDGE.vg" completed
[100%] Generate report file "E:\EthernetBRIDGE\impl\gwsynthesis\EthernetBRIDGE_syn.rpt.html" completed
GowinSynthesis finish
