<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>i2s_tx_buffered_real</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>CLK.CLK_125</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_125</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.CLK_125.FREQ_HZ">125000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.CLK_125.PHASE">0.0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>RST.ASYNC_RESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>async_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST.ASYNC_RESETN.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>INTR.BUFF_FULL</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>buff_full</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.INTR.BUFF_FULL.SENSITIVITY">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>INTR.BUFF_HALF</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>buff_half</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.INTR.BUFF_HALF.SENSITIVITY">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK.BLCK_OUT</spirit:name>
      <spirit:displayName>bclk_out</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bclk_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.BLCK_OUT.FREQ_HZ">6144000</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK.CLK_100</spirit:name>
      <spirit:displayName>clk_100</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_100</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK.LRCLK_OUT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lrclk_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.LRCLK_OUT.FREQ_HZ">96000</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>sdata</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rejection</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rejection</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.REJECTION.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK.MCLK_OUT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>mclk_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.MCLK_OUT.FREQ_HZ">24576050</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>clocked_i2s</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>282bc007</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>clocked_i2s</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0d1abb84</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1ddfecab</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>async_resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bclk_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>buff_empty</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>buff_full</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>buff_half</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_100</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_125</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_count</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_overflow</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lrclk_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mclk_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rejection</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/clocked_i2s_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_clocked_i2s</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clocked_i2s_clk_wiz_1_0/clocked_i2s_clk_wiz_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_clk_wiz_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clocked_i2s_clk_wiz_0_0/clocked_i2s_clk_wiz_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_clk_wiz_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/N_D_FIFO.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clock_generation.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clocked_i2s_Clock_Manager_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clocked_i2s_i2s_module_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clocked_i2s_stream_controller_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/i2s_module.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/stream_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clocked_i2s.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_5f6bae8e</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/clocked_i2s_clk_wiz_1_0/clocked_i2s_clk_wiz_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_clk_wiz_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clocked_i2s_clk_wiz_0_0/clocked_i2s_clk_wiz_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_clk_wiz_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/N_D_FIFO.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clock_generation.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/i2s_module.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/stream_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/clocked_i2s_Clock_Manager_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/clocked_i2s_i2s_module_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/clocked_i2s_stream_controller_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/clocked_i2s.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/i2s_tx_buffered_real_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_1ddfecab</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>This one now, version control is terrible.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">i2s_tx_buffered_real_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FIFO_DEPTH</spirit:name>
      <spirit:displayName>Fifo Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FIFO_DEPTH">2048</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">24</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FIFO_WIDTH</spirit:name>
      <spirit:displayName>Fifo Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FIFO_WIDTH">11</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEBUG</spirit:name>
      <spirit:displayName>Debug</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.DEBUG">false</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>i2s_tx_real</xilinx:displayName>
      <xilinx:definitionSource>IPI</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-10-20T01:53:29Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2223316f_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@87fef73_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@169d96e9_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@602862fc_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a202b61_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37d13db_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ceda0ce_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d973b9d_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@162eca02_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f7213b3_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@dfa589_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75e1c83c_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e83be03_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@201d9050_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e175767_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fb4422c_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d777c53_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62772cdb_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1170da00_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53237999_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29361089_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@611ed774_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c26b974_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e745473_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22514b86_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b45044d_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f362c22_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1251e379_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3726df02_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@522413b_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fc02314_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dab0420_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@761f654a_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46e6348f_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25e3d146_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7940a130_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39175151_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20132680_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@760215c1_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5740c1ec_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70da0634_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@242e802c_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60483863_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35b38c51_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bcfe078_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fe27ec5_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a8c2fcd_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17628fa0_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@279e04cc_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29869d59_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16795a93_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11fea3f7_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31b02201_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ec15b6f_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ab006b5_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e522470_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@159275b2_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b58aeb_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e7c4aed_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@92c8de9_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a745bc2_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b0bf1fb_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cbec7_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79853789_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53e1e5da_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@755965f5_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ce99fa3_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e652c72_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ac8ffb3_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29a4a47a_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f068961_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16b7c2b9_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@312f154c_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3649c938_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44289087_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1eba7249_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@172051af_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f5a41c3_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19bccab1_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27120464_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4297051b_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b5d200b_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50913876_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f90ccda_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55ebb997_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66a7b7f9_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45b3872_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35d203b_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79ad7768_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@449d2aad_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21932fe0_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38dcb8ce_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@eb7c8a0_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44850a3d_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@150a11ac_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9c0c9c7_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fa4aaa6_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72379abf_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26d6d028_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/git_clone/FPGA_Synth/project_ip/full_i2s_update</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_125.FREQ_HZ" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INTR.BUFF_FULL.SENSITIVITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INTR.BUFF_HALF.SENSITIVITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="acc77920"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="af9b372b"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="5182d327"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="20aa1086"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
