#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x282b8b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x282ba40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x281e2d0 .functor NOT 1, L_0x287a7a0, C4<0>, C4<0>, C4<0>;
L_0x287a580 .functor XOR 2, L_0x287a420, L_0x287a4e0, C4<00>, C4<00>;
L_0x287a690 .functor XOR 2, L_0x287a580, L_0x287a5f0, C4<00>, C4<00>;
v0x2875c10_0 .net *"_ivl_10", 1 0, L_0x287a5f0;  1 drivers
v0x2875d10_0 .net *"_ivl_12", 1 0, L_0x287a690;  1 drivers
v0x2875df0_0 .net *"_ivl_2", 1 0, L_0x2878f80;  1 drivers
v0x2875eb0_0 .net *"_ivl_4", 1 0, L_0x287a420;  1 drivers
v0x2875f90_0 .net *"_ivl_6", 1 0, L_0x287a4e0;  1 drivers
v0x28760c0_0 .net *"_ivl_8", 1 0, L_0x287a580;  1 drivers
v0x28761a0_0 .net "a", 0 0, v0x2872aa0_0;  1 drivers
v0x2876240_0 .net "b", 0 0, v0x2872b40_0;  1 drivers
v0x28762e0_0 .net "c", 0 0, v0x2872be0_0;  1 drivers
v0x2876380_0 .var "clk", 0 0;
v0x2876420_0 .net "d", 0 0, v0x2872d20_0;  1 drivers
v0x28764c0_0 .net "out_pos_dut", 0 0, L_0x287a180;  1 drivers
v0x2876560_0 .net "out_pos_ref", 0 0, L_0x2877a90;  1 drivers
v0x2876600_0 .net "out_sop_dut", 0 0, L_0x2878b20;  1 drivers
v0x28766a0_0 .net "out_sop_ref", 0 0, L_0x284d250;  1 drivers
v0x2876740_0 .var/2u "stats1", 223 0;
v0x28767e0_0 .var/2u "strobe", 0 0;
v0x2876880_0 .net "tb_match", 0 0, L_0x287a7a0;  1 drivers
v0x2876950_0 .net "tb_mismatch", 0 0, L_0x281e2d0;  1 drivers
v0x28769f0_0 .net "wavedrom_enable", 0 0, v0x2872ff0_0;  1 drivers
v0x2876ac0_0 .net "wavedrom_title", 511 0, v0x2873090_0;  1 drivers
L_0x2878f80 .concat [ 1 1 0 0], L_0x2877a90, L_0x284d250;
L_0x287a420 .concat [ 1 1 0 0], L_0x2877a90, L_0x284d250;
L_0x287a4e0 .concat [ 1 1 0 0], L_0x287a180, L_0x2878b20;
L_0x287a5f0 .concat [ 1 1 0 0], L_0x2877a90, L_0x284d250;
L_0x287a7a0 .cmp/eeq 2, L_0x2878f80, L_0x287a690;
S_0x282bbd0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x282ba40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x281e6b0 .functor AND 1, v0x2872be0_0, v0x2872d20_0, C4<1>, C4<1>;
L_0x281ea90 .functor NOT 1, v0x2872aa0_0, C4<0>, C4<0>, C4<0>;
L_0x281ee70 .functor NOT 1, v0x2872b40_0, C4<0>, C4<0>, C4<0>;
L_0x281f0f0 .functor AND 1, L_0x281ea90, L_0x281ee70, C4<1>, C4<1>;
L_0x2836440 .functor AND 1, L_0x281f0f0, v0x2872be0_0, C4<1>, C4<1>;
L_0x284d250 .functor OR 1, L_0x281e6b0, L_0x2836440, C4<0>, C4<0>;
L_0x2876f10 .functor NOT 1, v0x2872b40_0, C4<0>, C4<0>, C4<0>;
L_0x2876f80 .functor OR 1, L_0x2876f10, v0x2872d20_0, C4<0>, C4<0>;
L_0x2877090 .functor AND 1, v0x2872be0_0, L_0x2876f80, C4<1>, C4<1>;
L_0x2877150 .functor NOT 1, v0x2872aa0_0, C4<0>, C4<0>, C4<0>;
L_0x2877220 .functor OR 1, L_0x2877150, v0x2872b40_0, C4<0>, C4<0>;
L_0x2877290 .functor AND 1, L_0x2877090, L_0x2877220, C4<1>, C4<1>;
L_0x2877410 .functor NOT 1, v0x2872b40_0, C4<0>, C4<0>, C4<0>;
L_0x2877480 .functor OR 1, L_0x2877410, v0x2872d20_0, C4<0>, C4<0>;
L_0x28773a0 .functor AND 1, v0x2872be0_0, L_0x2877480, C4<1>, C4<1>;
L_0x2877610 .functor NOT 1, v0x2872aa0_0, C4<0>, C4<0>, C4<0>;
L_0x2877710 .functor OR 1, L_0x2877610, v0x2872d20_0, C4<0>, C4<0>;
L_0x28777d0 .functor AND 1, L_0x28773a0, L_0x2877710, C4<1>, C4<1>;
L_0x2877980 .functor XNOR 1, L_0x2877290, L_0x28777d0, C4<0>, C4<0>;
v0x281dc00_0 .net *"_ivl_0", 0 0, L_0x281e6b0;  1 drivers
v0x281e000_0 .net *"_ivl_12", 0 0, L_0x2876f10;  1 drivers
v0x281e3e0_0 .net *"_ivl_14", 0 0, L_0x2876f80;  1 drivers
v0x281e7c0_0 .net *"_ivl_16", 0 0, L_0x2877090;  1 drivers
v0x281eba0_0 .net *"_ivl_18", 0 0, L_0x2877150;  1 drivers
v0x281ef80_0 .net *"_ivl_2", 0 0, L_0x281ea90;  1 drivers
v0x281f200_0 .net *"_ivl_20", 0 0, L_0x2877220;  1 drivers
v0x2871010_0 .net *"_ivl_24", 0 0, L_0x2877410;  1 drivers
v0x28710f0_0 .net *"_ivl_26", 0 0, L_0x2877480;  1 drivers
v0x28711d0_0 .net *"_ivl_28", 0 0, L_0x28773a0;  1 drivers
v0x28712b0_0 .net *"_ivl_30", 0 0, L_0x2877610;  1 drivers
v0x2871390_0 .net *"_ivl_32", 0 0, L_0x2877710;  1 drivers
v0x2871470_0 .net *"_ivl_36", 0 0, L_0x2877980;  1 drivers
L_0x7f6086ef7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2871530_0 .net *"_ivl_38", 0 0, L_0x7f6086ef7018;  1 drivers
v0x2871610_0 .net *"_ivl_4", 0 0, L_0x281ee70;  1 drivers
v0x28716f0_0 .net *"_ivl_6", 0 0, L_0x281f0f0;  1 drivers
v0x28717d0_0 .net *"_ivl_8", 0 0, L_0x2836440;  1 drivers
v0x28718b0_0 .net "a", 0 0, v0x2872aa0_0;  alias, 1 drivers
v0x2871970_0 .net "b", 0 0, v0x2872b40_0;  alias, 1 drivers
v0x2871a30_0 .net "c", 0 0, v0x2872be0_0;  alias, 1 drivers
v0x2871af0_0 .net "d", 0 0, v0x2872d20_0;  alias, 1 drivers
v0x2871bb0_0 .net "out_pos", 0 0, L_0x2877a90;  alias, 1 drivers
v0x2871c70_0 .net "out_sop", 0 0, L_0x284d250;  alias, 1 drivers
v0x2871d30_0 .net "pos0", 0 0, L_0x2877290;  1 drivers
v0x2871df0_0 .net "pos1", 0 0, L_0x28777d0;  1 drivers
L_0x2877a90 .functor MUXZ 1, L_0x7f6086ef7018, L_0x2877290, L_0x2877980, C4<>;
S_0x2871f70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x282ba40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2872aa0_0 .var "a", 0 0;
v0x2872b40_0 .var "b", 0 0;
v0x2872be0_0 .var "c", 0 0;
v0x2872c80_0 .net "clk", 0 0, v0x2876380_0;  1 drivers
v0x2872d20_0 .var "d", 0 0;
v0x2872e10_0 .var/2u "fail", 0 0;
v0x2872eb0_0 .var/2u "fail1", 0 0;
v0x2872f50_0 .net "tb_match", 0 0, L_0x287a7a0;  alias, 1 drivers
v0x2872ff0_0 .var "wavedrom_enable", 0 0;
v0x2873090_0 .var "wavedrom_title", 511 0;
E_0x282a220/0 .event negedge, v0x2872c80_0;
E_0x282a220/1 .event posedge, v0x2872c80_0;
E_0x282a220 .event/or E_0x282a220/0, E_0x282a220/1;
S_0x28722a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2871f70;
 .timescale -12 -12;
v0x28724e0_0 .var/2s "i", 31 0;
E_0x282a0c0 .event posedge, v0x2872c80_0;
S_0x28725e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2871f70;
 .timescale -12 -12;
v0x28727e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28728c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2871f70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2873270 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x282ba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2877c40 .functor NOT 1, v0x2872aa0_0, C4<0>, C4<0>, C4<0>;
L_0x2877cd0 .functor NOT 1, v0x2872b40_0, C4<0>, C4<0>, C4<0>;
L_0x2877e70 .functor AND 1, L_0x2877c40, L_0x2877cd0, C4<1>, C4<1>;
L_0x2877f80 .functor AND 1, L_0x2877e70, v0x2872be0_0, C4<1>, C4<1>;
L_0x2878180 .functor AND 1, L_0x2877f80, v0x2872d20_0, C4<1>, C4<1>;
L_0x2878350 .functor NOT 1, v0x2872b40_0, C4<0>, C4<0>, C4<0>;
L_0x2878400 .functor AND 1, v0x2872aa0_0, L_0x2878350, C4<1>, C4<1>;
L_0x28785d0 .functor AND 1, L_0x2878400, v0x2872be0_0, C4<1>, C4<1>;
L_0x28786e0 .functor AND 1, L_0x28785d0, v0x2872d20_0, C4<1>, C4<1>;
L_0x28787a0 .functor OR 1, L_0x2878180, L_0x28786e0, C4<0>, C4<0>;
L_0x2878910 .functor AND 1, v0x2872aa0_0, v0x2872b40_0, C4<1>, C4<1>;
L_0x2878980 .functor AND 1, L_0x2878910, v0x2872be0_0, C4<1>, C4<1>;
L_0x2878a60 .functor AND 1, L_0x2878980, v0x2872d20_0, C4<1>, C4<1>;
L_0x2878b20 .functor OR 1, L_0x28787a0, L_0x2878a60, C4<0>, C4<0>;
L_0x28789f0 .functor NOT 1, v0x2872aa0_0, C4<0>, C4<0>, C4<0>;
L_0x2878d00 .functor NOT 1, v0x2872b40_0, C4<0>, C4<0>, C4<0>;
L_0x2878e00 .functor OR 1, L_0x28789f0, L_0x2878d00, C4<0>, C4<0>;
L_0x2878f10 .functor NOT 1, v0x2872be0_0, C4<0>, C4<0>, C4<0>;
L_0x2879020 .functor OR 1, L_0x2878e00, L_0x2878f10, C4<0>, C4<0>;
L_0x2879130 .functor NOT 1, v0x2872d20_0, C4<0>, C4<0>, C4<0>;
L_0x2879250 .functor OR 1, L_0x2879020, L_0x2879130, C4<0>, C4<0>;
L_0x2879360 .functor NOT 1, v0x2872b40_0, C4<0>, C4<0>, C4<0>;
L_0x2879490 .functor OR 1, v0x2872aa0_0, L_0x2879360, C4<0>, C4<0>;
L_0x2879550 .functor NOT 1, v0x2872be0_0, C4<0>, C4<0>, C4<0>;
L_0x2879690 .functor OR 1, L_0x2879490, L_0x2879550, C4<0>, C4<0>;
L_0x28797a0 .functor NOT 1, v0x2872d20_0, C4<0>, C4<0>, C4<0>;
L_0x28798f0 .functor OR 1, L_0x2879690, L_0x28797a0, C4<0>, C4<0>;
L_0x2879a00 .functor AND 1, L_0x2879250, L_0x28798f0, C4<1>, C4<1>;
L_0x2879c00 .functor OR 1, v0x2872aa0_0, v0x2872b40_0, C4<0>, C4<0>;
L_0x2879c70 .functor NOT 1, v0x2872be0_0, C4<0>, C4<0>, C4<0>;
L_0x2879de0 .functor OR 1, L_0x2879c00, L_0x2879c70, C4<0>, C4<0>;
L_0x2879ef0 .functor NOT 1, v0x2872d20_0, C4<0>, C4<0>, C4<0>;
L_0x287a070 .functor OR 1, L_0x2879de0, L_0x2879ef0, C4<0>, C4<0>;
L_0x287a180 .functor AND 1, L_0x2879a00, L_0x287a070, C4<1>, C4<1>;
v0x2873430_0 .net *"_ivl_0", 0 0, L_0x2877c40;  1 drivers
v0x2873510_0 .net *"_ivl_10", 0 0, L_0x2878350;  1 drivers
v0x28735f0_0 .net *"_ivl_12", 0 0, L_0x2878400;  1 drivers
v0x28736e0_0 .net *"_ivl_14", 0 0, L_0x28785d0;  1 drivers
v0x28737c0_0 .net *"_ivl_16", 0 0, L_0x28786e0;  1 drivers
v0x28738f0_0 .net *"_ivl_18", 0 0, L_0x28787a0;  1 drivers
v0x28739d0_0 .net *"_ivl_2", 0 0, L_0x2877cd0;  1 drivers
v0x2873ab0_0 .net *"_ivl_20", 0 0, L_0x2878910;  1 drivers
v0x2873b90_0 .net *"_ivl_22", 0 0, L_0x2878980;  1 drivers
v0x2873d00_0 .net *"_ivl_24", 0 0, L_0x2878a60;  1 drivers
v0x2873de0_0 .net *"_ivl_28", 0 0, L_0x28789f0;  1 drivers
v0x2873ec0_0 .net *"_ivl_30", 0 0, L_0x2878d00;  1 drivers
v0x2873fa0_0 .net *"_ivl_32", 0 0, L_0x2878e00;  1 drivers
v0x2874080_0 .net *"_ivl_34", 0 0, L_0x2878f10;  1 drivers
v0x2874160_0 .net *"_ivl_36", 0 0, L_0x2879020;  1 drivers
v0x2874240_0 .net *"_ivl_38", 0 0, L_0x2879130;  1 drivers
v0x2874320_0 .net *"_ivl_4", 0 0, L_0x2877e70;  1 drivers
v0x2874510_0 .net *"_ivl_40", 0 0, L_0x2879250;  1 drivers
v0x28745f0_0 .net *"_ivl_42", 0 0, L_0x2879360;  1 drivers
v0x28746d0_0 .net *"_ivl_44", 0 0, L_0x2879490;  1 drivers
v0x28747b0_0 .net *"_ivl_46", 0 0, L_0x2879550;  1 drivers
v0x2874890_0 .net *"_ivl_48", 0 0, L_0x2879690;  1 drivers
v0x2874970_0 .net *"_ivl_50", 0 0, L_0x28797a0;  1 drivers
v0x2874a50_0 .net *"_ivl_52", 0 0, L_0x28798f0;  1 drivers
v0x2874b30_0 .net *"_ivl_54", 0 0, L_0x2879a00;  1 drivers
v0x2874c10_0 .net *"_ivl_56", 0 0, L_0x2879c00;  1 drivers
v0x2874cf0_0 .net *"_ivl_58", 0 0, L_0x2879c70;  1 drivers
v0x2874dd0_0 .net *"_ivl_6", 0 0, L_0x2877f80;  1 drivers
v0x2874eb0_0 .net *"_ivl_60", 0 0, L_0x2879de0;  1 drivers
v0x2874f90_0 .net *"_ivl_62", 0 0, L_0x2879ef0;  1 drivers
v0x2875070_0 .net *"_ivl_64", 0 0, L_0x287a070;  1 drivers
v0x2875150_0 .net *"_ivl_8", 0 0, L_0x2878180;  1 drivers
v0x2875230_0 .net "a", 0 0, v0x2872aa0_0;  alias, 1 drivers
v0x28754e0_0 .net "b", 0 0, v0x2872b40_0;  alias, 1 drivers
v0x28755d0_0 .net "c", 0 0, v0x2872be0_0;  alias, 1 drivers
v0x28756c0_0 .net "d", 0 0, v0x2872d20_0;  alias, 1 drivers
v0x28757b0_0 .net "out_pos", 0 0, L_0x287a180;  alias, 1 drivers
v0x2875870_0 .net "out_sop", 0 0, L_0x2878b20;  alias, 1 drivers
S_0x28759f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x282ba40;
 .timescale -12 -12;
E_0x28139f0 .event anyedge, v0x28767e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28767e0_0;
    %nor/r;
    %assign/vec4 v0x28767e0_0, 0;
    %wait E_0x28139f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2871f70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2872e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2872eb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2871f70;
T_4 ;
    %wait E_0x282a220;
    %load/vec4 v0x2872f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2872e10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2871f70;
T_5 ;
    %wait E_0x282a0c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2872d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872b40_0, 0;
    %assign/vec4 v0x2872aa0_0, 0;
    %wait E_0x282a0c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2872d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872b40_0, 0;
    %assign/vec4 v0x2872aa0_0, 0;
    %wait E_0x282a0c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2872d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872b40_0, 0;
    %assign/vec4 v0x2872aa0_0, 0;
    %wait E_0x282a0c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2872d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872b40_0, 0;
    %assign/vec4 v0x2872aa0_0, 0;
    %wait E_0x282a0c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2872d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872b40_0, 0;
    %assign/vec4 v0x2872aa0_0, 0;
    %wait E_0x282a0c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2872d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872b40_0, 0;
    %assign/vec4 v0x2872aa0_0, 0;
    %wait E_0x282a0c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2872d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872b40_0, 0;
    %assign/vec4 v0x2872aa0_0, 0;
    %wait E_0x282a0c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2872d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872b40_0, 0;
    %assign/vec4 v0x2872aa0_0, 0;
    %wait E_0x282a0c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2872d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872b40_0, 0;
    %assign/vec4 v0x2872aa0_0, 0;
    %wait E_0x282a0c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2872d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872b40_0, 0;
    %assign/vec4 v0x2872aa0_0, 0;
    %wait E_0x282a0c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2872d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872b40_0, 0;
    %assign/vec4 v0x2872aa0_0, 0;
    %wait E_0x282a0c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2872d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872b40_0, 0;
    %assign/vec4 v0x2872aa0_0, 0;
    %wait E_0x282a0c0;
    %load/vec4 v0x2872e10_0;
    %store/vec4 v0x2872eb0_0, 0, 1;
    %fork t_1, S_0x28722a0;
    %jmp t_0;
    .scope S_0x28722a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28724e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x28724e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x282a0c0;
    %load/vec4 v0x28724e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2872d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872b40_0, 0;
    %assign/vec4 v0x2872aa0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28724e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28724e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2871f70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x282a220;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2872d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2872b40_0, 0;
    %assign/vec4 v0x2872aa0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2872e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2872eb0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x282ba40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2876380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28767e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x282ba40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2876380_0;
    %inv;
    %store/vec4 v0x2876380_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x282ba40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2872c80_0, v0x2876950_0, v0x28761a0_0, v0x2876240_0, v0x28762e0_0, v0x2876420_0, v0x28766a0_0, v0x2876600_0, v0x2876560_0, v0x28764c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x282ba40;
T_9 ;
    %load/vec4 v0x2876740_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2876740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2876740_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2876740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2876740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2876740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2876740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2876740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2876740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2876740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x282ba40;
T_10 ;
    %wait E_0x282a220;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2876740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2876740_0, 4, 32;
    %load/vec4 v0x2876880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2876740_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2876740_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2876740_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2876740_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x28766a0_0;
    %load/vec4 v0x28766a0_0;
    %load/vec4 v0x2876600_0;
    %xor;
    %load/vec4 v0x28766a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2876740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2876740_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2876740_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2876740_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2876560_0;
    %load/vec4 v0x2876560_0;
    %load/vec4 v0x28764c0_0;
    %xor;
    %load/vec4 v0x2876560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2876740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2876740_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2876740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2876740_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/ece241_2013_q2/iter0/response23/top_module.sv";
