// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pyr_dense_optical_flow_accel_stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        strmFlowU_fil_out11_dout,
        strmFlowU_fil_out11_empty_n,
        strmFlowU_fil_out11_read,
        strmFlowV_fil_out12_dout,
        strmFlowV_fil_out12_empty_n,
        strmFlowV_fil_out12_read,
        streamFlowout_mat_437_din,
        streamFlowout_mat_437_full_n,
        streamFlowout_mat_437_write,
        rows_dout,
        rows_empty_n,
        rows_read,
        cols_dout,
        cols_empty_n,
        cols_read
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state5 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] strmFlowU_fil_out11_dout;
input   strmFlowU_fil_out11_empty_n;
output   strmFlowU_fil_out11_read;
input  [15:0] strmFlowV_fil_out12_dout;
input   strmFlowV_fil_out12_empty_n;
output   strmFlowV_fil_out12_read;
output  [31:0] streamFlowout_mat_437_din;
input   streamFlowout_mat_437_full_n;
output   streamFlowout_mat_437_write;
input  [31:0] rows_dout;
input   rows_empty_n;
output   rows_read;
input  [31:0] cols_dout;
input   cols_empty_n;
output   cols_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg strmFlowU_fil_out11_read;
reg strmFlowV_fil_out12_read;
reg streamFlowout_mat_437_write;
reg rows_read;
reg cols_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    strmFlowU_fil_out11_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln882_1_reg_173;
reg    strmFlowV_fil_out12_blk_n;
reg    streamFlowout_mat_437_blk_n;
reg    rows_blk_n;
reg    cols_blk_n;
reg   [15:0] empty_153_reg_104;
reg   [31:0] rows_read_reg_154;
reg    ap_block_state1;
reg   [31:0] cols_read_reg_159;
wire   [0:0] icmp_ln882_fu_119_p2;
wire    ap_CS_fsm_state2;
wire   [15:0] add_ln695_1_fu_124_p2;
reg   [15:0] add_ln695_1_reg_168;
wire   [0:0] icmp_ln882_1_fu_134_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] add_ln695_fu_139_p2;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg   [15:0] empty_reg_93;
wire    ap_CS_fsm_state5;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] zext_ln882_fu_115_p1;
wire   [31:0] zext_ln882_1_fu_130_p1;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln882_fu_119_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln882_fu_119_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln882_fu_119_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_1_fu_134_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        empty_153_reg_104 <= add_ln695_fu_139_p2;
    end else if (((icmp_ln882_fu_119_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        empty_153_reg_104 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        empty_reg_93 <= add_ln695_1_reg_168;
    end else if ((~((ap_start == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        empty_reg_93 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln695_1_reg_168 <= add_ln695_1_fu_124_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_read_reg_159 <= cols_dout;
        rows_read_reg_154 <= rows_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln882_1_reg_173 <= icmp_ln882_1_fu_134_p2;
    end
end

always @ (*) begin
    if ((icmp_ln882_1_fu_134_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln882_fu_119_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln882_fu_119_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_blk_n = cols_empty_n;
    end else begin
        cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_read = 1'b1;
    end else begin
        cols_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_blk_n = rows_empty_n;
    end else begin
        rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_read = 1'b1;
    end else begin
        rows_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln882_1_reg_173 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        streamFlowout_mat_437_blk_n = streamFlowout_mat_437_full_n;
    end else begin
        streamFlowout_mat_437_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln882_1_reg_173 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        streamFlowout_mat_437_write = 1'b1;
    end else begin
        streamFlowout_mat_437_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln882_1_reg_173 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        strmFlowU_fil_out11_blk_n = strmFlowU_fil_out11_empty_n;
    end else begin
        strmFlowU_fil_out11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln882_1_reg_173 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        strmFlowU_fil_out11_read = 1'b1;
    end else begin
        strmFlowU_fil_out11_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln882_1_reg_173 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        strmFlowV_fil_out12_blk_n = strmFlowV_fil_out12_empty_n;
    end else begin
        strmFlowV_fil_out12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln882_1_reg_173 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        strmFlowV_fil_out12_read = 1'b1;
    end else begin
        strmFlowV_fil_out12_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln882_fu_119_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln882_1_fu_134_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln882_1_fu_134_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln695_1_fu_124_p2 = (empty_reg_93 + 16'd1);

assign add_ln695_fu_139_p2 = (empty_153_reg_104 + 16'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln882_1_reg_173 == 1'd1) & (strmFlowV_fil_out12_empty_n == 1'b0)) | ((icmp_ln882_1_reg_173 == 1'd1) & (strmFlowU_fil_out11_empty_n == 1'b0)) | ((icmp_ln882_1_reg_173 == 1'd1) & (streamFlowout_mat_437_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln882_1_reg_173 == 1'd1) & (strmFlowV_fil_out12_empty_n == 1'b0)) | ((icmp_ln882_1_reg_173 == 1'd1) & (strmFlowU_fil_out11_empty_n == 1'b0)) | ((icmp_ln882_1_reg_173 == 1'd1) & (streamFlowout_mat_437_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln882_1_reg_173 == 1'd1) & (strmFlowV_fil_out12_empty_n == 1'b0)) | ((icmp_ln882_1_reg_173 == 1'd1) & (strmFlowU_fil_out11_empty_n == 1'b0)) | ((icmp_ln882_1_reg_173 == 1'd1) & (streamFlowout_mat_437_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((icmp_ln882_1_reg_173 == 1'd1) & (strmFlowV_fil_out12_empty_n == 1'b0)) | ((icmp_ln882_1_reg_173 == 1'd1) & (strmFlowU_fil_out11_empty_n == 1'b0)) | ((icmp_ln882_1_reg_173 == 1'd1) & (streamFlowout_mat_437_full_n == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign icmp_ln882_1_fu_134_p2 = ((zext_ln882_1_fu_130_p1 < cols_read_reg_159) ? 1'b1 : 1'b0);

assign icmp_ln882_fu_119_p2 = ((zext_ln882_fu_115_p1 < rows_read_reg_154) ? 1'b1 : 1'b0);

assign streamFlowout_mat_437_din = {{strmFlowU_fil_out11_dout}, {strmFlowV_fil_out12_dout}};

assign zext_ln882_1_fu_130_p1 = empty_153_reg_104;

assign zext_ln882_fu_115_p1 = empty_reg_93;

endmodule //pyr_dense_optical_flow_accel_stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_s
