// ddr4_wr_rd_altera_mm_interconnect_1920_dgurhwa.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module ddr4_wr_rd_altera_mm_interconnect_1920_dgurhwa (
		input  wire [5:0]   csr_bridge_m0_address,                           //                             csr_bridge_m0.address
		output wire         csr_bridge_m0_waitrequest,                       //                                          .waitrequest
		input  wire [0:0]   csr_bridge_m0_burstcount,                        //                                          .burstcount
		input  wire [3:0]   csr_bridge_m0_byteenable,                        //                                          .byteenable
		input  wire         csr_bridge_m0_read,                              //                                          .read
		output wire [31:0]  csr_bridge_m0_readdata,                          //                                          .readdata
		output wire         csr_bridge_m0_readdatavalid,                     //                                          .readdatavalid
		input  wire         csr_bridge_m0_write,                             //                                          .write
		input  wire [31:0]  csr_bridge_m0_writedata,                         //                                          .writedata
		input  wire         csr_bridge_m0_debugaccess,                       //                                          .debugaccess
		output wire [2:0]   wr_msgdma_0_csr_address,                         //                           wr_msgdma_0_csr.address
		output wire         wr_msgdma_0_csr_write,                           //                                          .write
		output wire         wr_msgdma_0_csr_read,                            //                                          .read
		input  wire [31:0]  wr_msgdma_0_csr_readdata,                        //                                          .readdata
		output wire [31:0]  wr_msgdma_0_csr_writedata,                       //                                          .writedata
		output wire [3:0]   wr_msgdma_0_csr_byteenable,                      //                                          .byteenable
		output wire         wr_msgdma_0_descriptor_slave_write,              //              wr_msgdma_0_descriptor_slave.write
		output wire [127:0] wr_msgdma_0_descriptor_slave_writedata,          //                                          .writedata
		output wire [15:0]  wr_msgdma_0_descriptor_slave_byteenable,         //                                          .byteenable
		input  wire         wr_msgdma_0_descriptor_slave_waitrequest,        //                                          .waitrequest
		input  wire         csr_bridge_reset_reset_bridge_in_reset_reset,    //    csr_bridge_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire         wr_msgdma_0_reset_n_reset_bridge_in_reset_reset, // wr_msgdma_0_reset_n_reset_bridge_in_reset.reset,        Reset Input
		input  wire         clock_bridge_0_out_clk_clk                       //                    clock_bridge_0_out_clk.clk,          Clock Input
	);

	wire          csr_bridge_m0_translator_avalon_universal_master_0_waitrequest;   // csr_bridge_m0_agent:av_waitrequest -> csr_bridge_m0_translator:uav_waitrequest
	wire   [31:0] csr_bridge_m0_translator_avalon_universal_master_0_readdata;      // csr_bridge_m0_agent:av_readdata -> csr_bridge_m0_translator:uav_readdata
	wire          csr_bridge_m0_translator_avalon_universal_master_0_debugaccess;   // csr_bridge_m0_translator:uav_debugaccess -> csr_bridge_m0_agent:av_debugaccess
	wire    [5:0] csr_bridge_m0_translator_avalon_universal_master_0_address;       // csr_bridge_m0_translator:uav_address -> csr_bridge_m0_agent:av_address
	wire          csr_bridge_m0_translator_avalon_universal_master_0_read;          // csr_bridge_m0_translator:uav_read -> csr_bridge_m0_agent:av_read
	wire    [3:0] csr_bridge_m0_translator_avalon_universal_master_0_byteenable;    // csr_bridge_m0_translator:uav_byteenable -> csr_bridge_m0_agent:av_byteenable
	wire          csr_bridge_m0_translator_avalon_universal_master_0_readdatavalid; // csr_bridge_m0_agent:av_readdatavalid -> csr_bridge_m0_translator:uav_readdatavalid
	wire          csr_bridge_m0_translator_avalon_universal_master_0_lock;          // csr_bridge_m0_translator:uav_lock -> csr_bridge_m0_agent:av_lock
	wire          csr_bridge_m0_translator_avalon_universal_master_0_write;         // csr_bridge_m0_translator:uav_write -> csr_bridge_m0_agent:av_write
	wire   [31:0] csr_bridge_m0_translator_avalon_universal_master_0_writedata;     // csr_bridge_m0_translator:uav_writedata -> csr_bridge_m0_agent:av_writedata
	wire    [2:0] csr_bridge_m0_translator_avalon_universal_master_0_burstcount;    // csr_bridge_m0_translator:uav_burstcount -> csr_bridge_m0_agent:av_burstcount
	wire   [31:0] wr_msgdma_0_csr_agent_m0_readdata;                                // wr_msgdma_0_csr_translator:uav_readdata -> wr_msgdma_0_csr_agent:m0_readdata
	wire          wr_msgdma_0_csr_agent_m0_waitrequest;                             // wr_msgdma_0_csr_translator:uav_waitrequest -> wr_msgdma_0_csr_agent:m0_waitrequest
	wire          wr_msgdma_0_csr_agent_m0_debugaccess;                             // wr_msgdma_0_csr_agent:m0_debugaccess -> wr_msgdma_0_csr_translator:uav_debugaccess
	wire    [5:0] wr_msgdma_0_csr_agent_m0_address;                                 // wr_msgdma_0_csr_agent:m0_address -> wr_msgdma_0_csr_translator:uav_address
	wire    [3:0] wr_msgdma_0_csr_agent_m0_byteenable;                              // wr_msgdma_0_csr_agent:m0_byteenable -> wr_msgdma_0_csr_translator:uav_byteenable
	wire          wr_msgdma_0_csr_agent_m0_read;                                    // wr_msgdma_0_csr_agent:m0_read -> wr_msgdma_0_csr_translator:uav_read
	wire          wr_msgdma_0_csr_agent_m0_readdatavalid;                           // wr_msgdma_0_csr_translator:uav_readdatavalid -> wr_msgdma_0_csr_agent:m0_readdatavalid
	wire          wr_msgdma_0_csr_agent_m0_lock;                                    // wr_msgdma_0_csr_agent:m0_lock -> wr_msgdma_0_csr_translator:uav_lock
	wire   [31:0] wr_msgdma_0_csr_agent_m0_writedata;                               // wr_msgdma_0_csr_agent:m0_writedata -> wr_msgdma_0_csr_translator:uav_writedata
	wire          wr_msgdma_0_csr_agent_m0_write;                                   // wr_msgdma_0_csr_agent:m0_write -> wr_msgdma_0_csr_translator:uav_write
	wire    [2:0] wr_msgdma_0_csr_agent_m0_burstcount;                              // wr_msgdma_0_csr_agent:m0_burstcount -> wr_msgdma_0_csr_translator:uav_burstcount
	wire          wr_msgdma_0_csr_agent_rf_source_valid;                            // wr_msgdma_0_csr_agent:rf_source_valid -> wr_msgdma_0_csr_agent_rsp_fifo:in_valid
	wire  [102:0] wr_msgdma_0_csr_agent_rf_source_data;                             // wr_msgdma_0_csr_agent:rf_source_data -> wr_msgdma_0_csr_agent_rsp_fifo:in_data
	wire          wr_msgdma_0_csr_agent_rf_source_ready;                            // wr_msgdma_0_csr_agent_rsp_fifo:in_ready -> wr_msgdma_0_csr_agent:rf_source_ready
	wire          wr_msgdma_0_csr_agent_rf_source_startofpacket;                    // wr_msgdma_0_csr_agent:rf_source_startofpacket -> wr_msgdma_0_csr_agent_rsp_fifo:in_startofpacket
	wire          wr_msgdma_0_csr_agent_rf_source_endofpacket;                      // wr_msgdma_0_csr_agent:rf_source_endofpacket -> wr_msgdma_0_csr_agent_rsp_fifo:in_endofpacket
	wire          wr_msgdma_0_csr_agent_rsp_fifo_out_valid;                         // wr_msgdma_0_csr_agent_rsp_fifo:out_valid -> wr_msgdma_0_csr_agent:rf_sink_valid
	wire  [102:0] wr_msgdma_0_csr_agent_rsp_fifo_out_data;                          // wr_msgdma_0_csr_agent_rsp_fifo:out_data -> wr_msgdma_0_csr_agent:rf_sink_data
	wire          wr_msgdma_0_csr_agent_rsp_fifo_out_ready;                         // wr_msgdma_0_csr_agent:rf_sink_ready -> wr_msgdma_0_csr_agent_rsp_fifo:out_ready
	wire          wr_msgdma_0_csr_agent_rsp_fifo_out_startofpacket;                 // wr_msgdma_0_csr_agent_rsp_fifo:out_startofpacket -> wr_msgdma_0_csr_agent:rf_sink_startofpacket
	wire          wr_msgdma_0_csr_agent_rsp_fifo_out_endofpacket;                   // wr_msgdma_0_csr_agent_rsp_fifo:out_endofpacket -> wr_msgdma_0_csr_agent:rf_sink_endofpacket
	wire          wr_msgdma_0_csr_agent_rdata_fifo_src_valid;                       // wr_msgdma_0_csr_agent:rdata_fifo_src_valid -> wr_msgdma_0_csr_agent:rdata_fifo_sink_valid
	wire   [33:0] wr_msgdma_0_csr_agent_rdata_fifo_src_data;                        // wr_msgdma_0_csr_agent:rdata_fifo_src_data -> wr_msgdma_0_csr_agent:rdata_fifo_sink_data
	wire          wr_msgdma_0_csr_agent_rdata_fifo_src_ready;                       // wr_msgdma_0_csr_agent:rdata_fifo_sink_ready -> wr_msgdma_0_csr_agent:rdata_fifo_src_ready
	wire          cmd_mux_src_valid;                                                // cmd_mux:src_valid -> wr_msgdma_0_csr_agent:cp_valid
	wire  [101:0] cmd_mux_src_data;                                                 // cmd_mux:src_data -> wr_msgdma_0_csr_agent:cp_data
	wire          cmd_mux_src_ready;                                                // wr_msgdma_0_csr_agent:cp_ready -> cmd_mux:src_ready
	wire    [1:0] cmd_mux_src_channel;                                              // cmd_mux:src_channel -> wr_msgdma_0_csr_agent:cp_channel
	wire          cmd_mux_src_startofpacket;                                        // cmd_mux:src_startofpacket -> wr_msgdma_0_csr_agent:cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                          // cmd_mux:src_endofpacket -> wr_msgdma_0_csr_agent:cp_endofpacket
	wire  [127:0] wr_msgdma_0_descriptor_slave_agent_m0_readdata;                   // wr_msgdma_0_descriptor_slave_translator:uav_readdata -> wr_msgdma_0_descriptor_slave_agent:m0_readdata
	wire          wr_msgdma_0_descriptor_slave_agent_m0_waitrequest;                // wr_msgdma_0_descriptor_slave_translator:uav_waitrequest -> wr_msgdma_0_descriptor_slave_agent:m0_waitrequest
	wire          wr_msgdma_0_descriptor_slave_agent_m0_debugaccess;                // wr_msgdma_0_descriptor_slave_agent:m0_debugaccess -> wr_msgdma_0_descriptor_slave_translator:uav_debugaccess
	wire    [5:0] wr_msgdma_0_descriptor_slave_agent_m0_address;                    // wr_msgdma_0_descriptor_slave_agent:m0_address -> wr_msgdma_0_descriptor_slave_translator:uav_address
	wire   [15:0] wr_msgdma_0_descriptor_slave_agent_m0_byteenable;                 // wr_msgdma_0_descriptor_slave_agent:m0_byteenable -> wr_msgdma_0_descriptor_slave_translator:uav_byteenable
	wire          wr_msgdma_0_descriptor_slave_agent_m0_read;                       // wr_msgdma_0_descriptor_slave_agent:m0_read -> wr_msgdma_0_descriptor_slave_translator:uav_read
	wire          wr_msgdma_0_descriptor_slave_agent_m0_readdatavalid;              // wr_msgdma_0_descriptor_slave_translator:uav_readdatavalid -> wr_msgdma_0_descriptor_slave_agent:m0_readdatavalid
	wire          wr_msgdma_0_descriptor_slave_agent_m0_lock;                       // wr_msgdma_0_descriptor_slave_agent:m0_lock -> wr_msgdma_0_descriptor_slave_translator:uav_lock
	wire  [127:0] wr_msgdma_0_descriptor_slave_agent_m0_writedata;                  // wr_msgdma_0_descriptor_slave_agent:m0_writedata -> wr_msgdma_0_descriptor_slave_translator:uav_writedata
	wire          wr_msgdma_0_descriptor_slave_agent_m0_write;                      // wr_msgdma_0_descriptor_slave_agent:m0_write -> wr_msgdma_0_descriptor_slave_translator:uav_write
	wire    [4:0] wr_msgdma_0_descriptor_slave_agent_m0_burstcount;                 // wr_msgdma_0_descriptor_slave_agent:m0_burstcount -> wr_msgdma_0_descriptor_slave_translator:uav_burstcount
	wire          wr_msgdma_0_descriptor_slave_agent_rf_source_valid;               // wr_msgdma_0_descriptor_slave_agent:rf_source_valid -> wr_msgdma_0_descriptor_slave_agent_rsp_fifo:in_valid
	wire  [210:0] wr_msgdma_0_descriptor_slave_agent_rf_source_data;                // wr_msgdma_0_descriptor_slave_agent:rf_source_data -> wr_msgdma_0_descriptor_slave_agent_rsp_fifo:in_data
	wire          wr_msgdma_0_descriptor_slave_agent_rf_source_ready;               // wr_msgdma_0_descriptor_slave_agent_rsp_fifo:in_ready -> wr_msgdma_0_descriptor_slave_agent:rf_source_ready
	wire          wr_msgdma_0_descriptor_slave_agent_rf_source_startofpacket;       // wr_msgdma_0_descriptor_slave_agent:rf_source_startofpacket -> wr_msgdma_0_descriptor_slave_agent_rsp_fifo:in_startofpacket
	wire          wr_msgdma_0_descriptor_slave_agent_rf_source_endofpacket;         // wr_msgdma_0_descriptor_slave_agent:rf_source_endofpacket -> wr_msgdma_0_descriptor_slave_agent_rsp_fifo:in_endofpacket
	wire          wr_msgdma_0_descriptor_slave_agent_rsp_fifo_out_valid;            // wr_msgdma_0_descriptor_slave_agent_rsp_fifo:out_valid -> wr_msgdma_0_descriptor_slave_agent:rf_sink_valid
	wire  [210:0] wr_msgdma_0_descriptor_slave_agent_rsp_fifo_out_data;             // wr_msgdma_0_descriptor_slave_agent_rsp_fifo:out_data -> wr_msgdma_0_descriptor_slave_agent:rf_sink_data
	wire          wr_msgdma_0_descriptor_slave_agent_rsp_fifo_out_ready;            // wr_msgdma_0_descriptor_slave_agent:rf_sink_ready -> wr_msgdma_0_descriptor_slave_agent_rsp_fifo:out_ready
	wire          wr_msgdma_0_descriptor_slave_agent_rsp_fifo_out_startofpacket;    // wr_msgdma_0_descriptor_slave_agent_rsp_fifo:out_startofpacket -> wr_msgdma_0_descriptor_slave_agent:rf_sink_startofpacket
	wire          wr_msgdma_0_descriptor_slave_agent_rsp_fifo_out_endofpacket;      // wr_msgdma_0_descriptor_slave_agent_rsp_fifo:out_endofpacket -> wr_msgdma_0_descriptor_slave_agent:rf_sink_endofpacket
	wire          wr_msgdma_0_descriptor_slave_agent_rdata_fifo_src_valid;          // wr_msgdma_0_descriptor_slave_agent:rdata_fifo_src_valid -> wr_msgdma_0_descriptor_slave_agent:rdata_fifo_sink_valid
	wire  [129:0] wr_msgdma_0_descriptor_slave_agent_rdata_fifo_src_data;           // wr_msgdma_0_descriptor_slave_agent:rdata_fifo_src_data -> wr_msgdma_0_descriptor_slave_agent:rdata_fifo_sink_data
	wire          wr_msgdma_0_descriptor_slave_agent_rdata_fifo_src_ready;          // wr_msgdma_0_descriptor_slave_agent:rdata_fifo_sink_ready -> wr_msgdma_0_descriptor_slave_agent:rdata_fifo_src_ready
	wire          csr_bridge_m0_agent_cp_valid;                                     // csr_bridge_m0_agent:cp_valid -> router:sink_valid
	wire  [101:0] csr_bridge_m0_agent_cp_data;                                      // csr_bridge_m0_agent:cp_data -> router:sink_data
	wire          csr_bridge_m0_agent_cp_ready;                                     // router:sink_ready -> csr_bridge_m0_agent:cp_ready
	wire          csr_bridge_m0_agent_cp_startofpacket;                             // csr_bridge_m0_agent:cp_startofpacket -> router:sink_startofpacket
	wire          csr_bridge_m0_agent_cp_endofpacket;                               // csr_bridge_m0_agent:cp_endofpacket -> router:sink_endofpacket
	wire          wr_msgdma_0_csr_agent_rp_valid;                                   // wr_msgdma_0_csr_agent:rp_valid -> router_001:sink_valid
	wire  [101:0] wr_msgdma_0_csr_agent_rp_data;                                    // wr_msgdma_0_csr_agent:rp_data -> router_001:sink_data
	wire          wr_msgdma_0_csr_agent_rp_ready;                                   // router_001:sink_ready -> wr_msgdma_0_csr_agent:rp_ready
	wire          wr_msgdma_0_csr_agent_rp_startofpacket;                           // wr_msgdma_0_csr_agent:rp_startofpacket -> router_001:sink_startofpacket
	wire          wr_msgdma_0_csr_agent_rp_endofpacket;                             // wr_msgdma_0_csr_agent:rp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                             // router_001:src_valid -> rsp_demux:sink_valid
	wire  [101:0] router_001_src_data;                                              // router_001:src_data -> rsp_demux:sink_data
	wire          router_001_src_ready;                                             // rsp_demux:sink_ready -> router_001:src_ready
	wire    [1:0] router_001_src_channel;                                           // router_001:src_channel -> rsp_demux:sink_channel
	wire          router_001_src_startofpacket;                                     // router_001:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_001_src_endofpacket;                                       // router_001:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          wr_msgdma_0_descriptor_slave_agent_rp_valid;                      // wr_msgdma_0_descriptor_slave_agent:rp_valid -> router_002:sink_valid
	wire  [209:0] wr_msgdma_0_descriptor_slave_agent_rp_data;                       // wr_msgdma_0_descriptor_slave_agent:rp_data -> router_002:sink_data
	wire          wr_msgdma_0_descriptor_slave_agent_rp_ready;                      // router_002:sink_ready -> wr_msgdma_0_descriptor_slave_agent:rp_ready
	wire          wr_msgdma_0_descriptor_slave_agent_rp_startofpacket;              // wr_msgdma_0_descriptor_slave_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire          wr_msgdma_0_descriptor_slave_agent_rp_endofpacket;                // wr_msgdma_0_descriptor_slave_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire          router_src_valid;                                                 // router:src_valid -> csr_bridge_m0_limiter:cmd_sink_valid
	wire  [101:0] router_src_data;                                                  // router:src_data -> csr_bridge_m0_limiter:cmd_sink_data
	wire          router_src_ready;                                                 // csr_bridge_m0_limiter:cmd_sink_ready -> router:src_ready
	wire    [1:0] router_src_channel;                                               // router:src_channel -> csr_bridge_m0_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                         // router:src_startofpacket -> csr_bridge_m0_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                           // router:src_endofpacket -> csr_bridge_m0_limiter:cmd_sink_endofpacket
	wire  [101:0] csr_bridge_m0_limiter_cmd_src_data;                               // csr_bridge_m0_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          csr_bridge_m0_limiter_cmd_src_ready;                              // cmd_demux:sink_ready -> csr_bridge_m0_limiter:cmd_src_ready
	wire    [1:0] csr_bridge_m0_limiter_cmd_src_channel;                            // csr_bridge_m0_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          csr_bridge_m0_limiter_cmd_src_startofpacket;                      // csr_bridge_m0_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          csr_bridge_m0_limiter_cmd_src_endofpacket;                        // csr_bridge_m0_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                // rsp_mux:src_valid -> csr_bridge_m0_limiter:rsp_sink_valid
	wire  [101:0] rsp_mux_src_data;                                                 // rsp_mux:src_data -> csr_bridge_m0_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                // csr_bridge_m0_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [1:0] rsp_mux_src_channel;                                              // rsp_mux:src_channel -> csr_bridge_m0_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                        // rsp_mux:src_startofpacket -> csr_bridge_m0_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                          // rsp_mux:src_endofpacket -> csr_bridge_m0_limiter:rsp_sink_endofpacket
	wire          csr_bridge_m0_limiter_rsp_src_valid;                              // csr_bridge_m0_limiter:rsp_src_valid -> csr_bridge_m0_agent:rp_valid
	wire  [101:0] csr_bridge_m0_limiter_rsp_src_data;                               // csr_bridge_m0_limiter:rsp_src_data -> csr_bridge_m0_agent:rp_data
	wire          csr_bridge_m0_limiter_rsp_src_ready;                              // csr_bridge_m0_agent:rp_ready -> csr_bridge_m0_limiter:rsp_src_ready
	wire    [1:0] csr_bridge_m0_limiter_rsp_src_channel;                            // csr_bridge_m0_limiter:rsp_src_channel -> csr_bridge_m0_agent:rp_channel
	wire          csr_bridge_m0_limiter_rsp_src_startofpacket;                      // csr_bridge_m0_limiter:rsp_src_startofpacket -> csr_bridge_m0_agent:rp_startofpacket
	wire          csr_bridge_m0_limiter_rsp_src_endofpacket;                        // csr_bridge_m0_limiter:rsp_src_endofpacket -> csr_bridge_m0_agent:rp_endofpacket
	wire          cmd_demux_src0_valid;                                             // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [101:0] cmd_demux_src0_data;                                              // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                             // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [1:0] cmd_demux_src0_channel;                                           // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                     // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                       // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                             // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [101:0] cmd_demux_src1_data;                                              // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                             // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire    [1:0] cmd_demux_src1_channel;                                           // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                     // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                       // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          rsp_demux_src0_valid;                                             // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [101:0] rsp_demux_src0_data;                                              // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                             // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [1:0] rsp_demux_src0_channel;                                           // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                     // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                       // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                         // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [101:0] rsp_demux_001_src0_data;                                          // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                         // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire    [1:0] rsp_demux_001_src0_channel;                                       // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                 // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                   // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          cmd_mux_001_src_valid;                                            // cmd_mux_001:src_valid -> wr_msgdma_0_descriptor_slave_cmd_width_adapter:in_valid
	wire  [101:0] cmd_mux_001_src_data;                                             // cmd_mux_001:src_data -> wr_msgdma_0_descriptor_slave_cmd_width_adapter:in_data
	wire          cmd_mux_001_src_ready;                                            // wr_msgdma_0_descriptor_slave_cmd_width_adapter:in_ready -> cmd_mux_001:src_ready
	wire    [1:0] cmd_mux_001_src_channel;                                          // cmd_mux_001:src_channel -> wr_msgdma_0_descriptor_slave_cmd_width_adapter:in_channel
	wire          cmd_mux_001_src_startofpacket;                                    // cmd_mux_001:src_startofpacket -> wr_msgdma_0_descriptor_slave_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                      // cmd_mux_001:src_endofpacket -> wr_msgdma_0_descriptor_slave_cmd_width_adapter:in_endofpacket
	wire          wr_msgdma_0_descriptor_slave_cmd_width_adapter_src_valid;         // wr_msgdma_0_descriptor_slave_cmd_width_adapter:out_valid -> wr_msgdma_0_descriptor_slave_agent:cp_valid
	wire  [209:0] wr_msgdma_0_descriptor_slave_cmd_width_adapter_src_data;          // wr_msgdma_0_descriptor_slave_cmd_width_adapter:out_data -> wr_msgdma_0_descriptor_slave_agent:cp_data
	wire          wr_msgdma_0_descriptor_slave_cmd_width_adapter_src_ready;         // wr_msgdma_0_descriptor_slave_agent:cp_ready -> wr_msgdma_0_descriptor_slave_cmd_width_adapter:out_ready
	wire    [1:0] wr_msgdma_0_descriptor_slave_cmd_width_adapter_src_channel;       // wr_msgdma_0_descriptor_slave_cmd_width_adapter:out_channel -> wr_msgdma_0_descriptor_slave_agent:cp_channel
	wire          wr_msgdma_0_descriptor_slave_cmd_width_adapter_src_startofpacket; // wr_msgdma_0_descriptor_slave_cmd_width_adapter:out_startofpacket -> wr_msgdma_0_descriptor_slave_agent:cp_startofpacket
	wire          wr_msgdma_0_descriptor_slave_cmd_width_adapter_src_endofpacket;   // wr_msgdma_0_descriptor_slave_cmd_width_adapter:out_endofpacket -> wr_msgdma_0_descriptor_slave_agent:cp_endofpacket
	wire          router_002_src_valid;                                             // router_002:src_valid -> wr_msgdma_0_descriptor_slave_rsp_width_adapter:in_valid
	wire  [209:0] router_002_src_data;                                              // router_002:src_data -> wr_msgdma_0_descriptor_slave_rsp_width_adapter:in_data
	wire          router_002_src_ready;                                             // wr_msgdma_0_descriptor_slave_rsp_width_adapter:in_ready -> router_002:src_ready
	wire    [1:0] router_002_src_channel;                                           // router_002:src_channel -> wr_msgdma_0_descriptor_slave_rsp_width_adapter:in_channel
	wire          router_002_src_startofpacket;                                     // router_002:src_startofpacket -> wr_msgdma_0_descriptor_slave_rsp_width_adapter:in_startofpacket
	wire          router_002_src_endofpacket;                                       // router_002:src_endofpacket -> wr_msgdma_0_descriptor_slave_rsp_width_adapter:in_endofpacket
	wire          wr_msgdma_0_descriptor_slave_rsp_width_adapter_src_valid;         // wr_msgdma_0_descriptor_slave_rsp_width_adapter:out_valid -> rsp_demux_001:sink_valid
	wire  [101:0] wr_msgdma_0_descriptor_slave_rsp_width_adapter_src_data;          // wr_msgdma_0_descriptor_slave_rsp_width_adapter:out_data -> rsp_demux_001:sink_data
	wire          wr_msgdma_0_descriptor_slave_rsp_width_adapter_src_ready;         // rsp_demux_001:sink_ready -> wr_msgdma_0_descriptor_slave_rsp_width_adapter:out_ready
	wire    [1:0] wr_msgdma_0_descriptor_slave_rsp_width_adapter_src_channel;       // wr_msgdma_0_descriptor_slave_rsp_width_adapter:out_channel -> rsp_demux_001:sink_channel
	wire          wr_msgdma_0_descriptor_slave_rsp_width_adapter_src_startofpacket; // wr_msgdma_0_descriptor_slave_rsp_width_adapter:out_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          wr_msgdma_0_descriptor_slave_rsp_width_adapter_src_endofpacket;   // wr_msgdma_0_descriptor_slave_rsp_width_adapter:out_endofpacket -> rsp_demux_001:sink_endofpacket
	wire    [1:0] csr_bridge_m0_limiter_cmd_valid_data;                             // csr_bridge_m0_limiter:cmd_src_valid -> cmd_demux:sink_valid

	ddr4_wr_rd_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (6),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (6),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (1),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) csr_bridge_m0_translator (
		.clk                    (clock_bridge_0_out_clk_clk),                                       //   input,   width = 1,                       clk.clk
		.reset                  (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset),                  //   input,   width = 1,                     reset.reset
		.uav_address            (csr_bridge_m0_translator_avalon_universal_master_0_address),       //  output,   width = 6, avalon_universal_master_0.address
		.uav_burstcount         (csr_bridge_m0_translator_avalon_universal_master_0_burstcount),    //  output,   width = 3,                          .burstcount
		.uav_read               (csr_bridge_m0_translator_avalon_universal_master_0_read),          //  output,   width = 1,                          .read
		.uav_write              (csr_bridge_m0_translator_avalon_universal_master_0_write),         //  output,   width = 1,                          .write
		.uav_waitrequest        (csr_bridge_m0_translator_avalon_universal_master_0_waitrequest),   //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (csr_bridge_m0_translator_avalon_universal_master_0_readdatavalid), //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (csr_bridge_m0_translator_avalon_universal_master_0_byteenable),    //  output,   width = 4,                          .byteenable
		.uav_readdata           (csr_bridge_m0_translator_avalon_universal_master_0_readdata),      //   input,  width = 32,                          .readdata
		.uav_writedata          (csr_bridge_m0_translator_avalon_universal_master_0_writedata),     //  output,  width = 32,                          .writedata
		.uav_lock               (csr_bridge_m0_translator_avalon_universal_master_0_lock),          //  output,   width = 1,                          .lock
		.uav_debugaccess        (csr_bridge_m0_translator_avalon_universal_master_0_debugaccess),   //  output,   width = 1,                          .debugaccess
		.av_address             (csr_bridge_m0_address),                                            //   input,   width = 6,      avalon_anti_master_0.address
		.av_waitrequest         (csr_bridge_m0_waitrequest),                                        //  output,   width = 1,                          .waitrequest
		.av_burstcount          (csr_bridge_m0_burstcount),                                         //   input,   width = 1,                          .burstcount
		.av_byteenable          (csr_bridge_m0_byteenable),                                         //   input,   width = 4,                          .byteenable
		.av_read                (csr_bridge_m0_read),                                               //   input,   width = 1,                          .read
		.av_readdata            (csr_bridge_m0_readdata),                                           //  output,  width = 32,                          .readdata
		.av_readdatavalid       (csr_bridge_m0_readdatavalid),                                      //  output,   width = 1,                          .readdatavalid
		.av_write               (csr_bridge_m0_write),                                              //   input,   width = 1,                          .write
		.av_writedata           (csr_bridge_m0_writedata),                                          //   input,  width = 32,                          .writedata
		.av_debugaccess         (csr_bridge_m0_debugaccess),                                        //   input,   width = 1,                          .debugaccess
		.av_beginbursttransfer  (1'b0),                                                             // (terminated),                                        
		.av_begintransfer       (1'b0),                                                             // (terminated),                                        
		.av_chipselect          (1'b0),                                                             // (terminated),                                        
		.av_lock                (1'b0),                                                             // (terminated),                                        
		.uav_outputenable       (1'b0),                                                             // (terminated),                                        
		.uav_clken              (),                                                                 // (terminated),                                        
		.av_clken               (1'b1),                                                             // (terminated),                                        
		.uav_response           (2'b00),                                                            // (terminated),                                        
		.av_response            (),                                                                 // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                             // (terminated),                                        
		.av_writeresponsevalid  ()                                                                  // (terminated),                                        
	);

	ddr4_wr_rd_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (6),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) wr_msgdma_0_csr_translator (
		.clk                    (clock_bridge_0_out_clk_clk),                      //   input,   width = 1,                      clk.clk
		.reset                  (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (wr_msgdma_0_csr_agent_m0_address),                //   input,   width = 6, avalon_universal_slave_0.address
		.uav_burstcount         (wr_msgdma_0_csr_agent_m0_burstcount),             //   input,   width = 3,                         .burstcount
		.uav_read               (wr_msgdma_0_csr_agent_m0_read),                   //   input,   width = 1,                         .read
		.uav_write              (wr_msgdma_0_csr_agent_m0_write),                  //   input,   width = 1,                         .write
		.uav_waitrequest        (wr_msgdma_0_csr_agent_m0_waitrequest),            //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (wr_msgdma_0_csr_agent_m0_readdatavalid),          //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (wr_msgdma_0_csr_agent_m0_byteenable),             //   input,   width = 4,                         .byteenable
		.uav_readdata           (wr_msgdma_0_csr_agent_m0_readdata),               //  output,  width = 32,                         .readdata
		.uav_writedata          (wr_msgdma_0_csr_agent_m0_writedata),              //   input,  width = 32,                         .writedata
		.uav_lock               (wr_msgdma_0_csr_agent_m0_lock),                   //   input,   width = 1,                         .lock
		.uav_debugaccess        (wr_msgdma_0_csr_agent_m0_debugaccess),            //   input,   width = 1,                         .debugaccess
		.av_address             (wr_msgdma_0_csr_address),                         //  output,   width = 3,      avalon_anti_slave_0.address
		.av_write               (wr_msgdma_0_csr_write),                           //  output,   width = 1,                         .write
		.av_read                (wr_msgdma_0_csr_read),                            //  output,   width = 1,                         .read
		.av_readdata            (wr_msgdma_0_csr_readdata),                        //   input,  width = 32,                         .readdata
		.av_writedata           (wr_msgdma_0_csr_writedata),                       //  output,  width = 32,                         .writedata
		.av_byteenable          (wr_msgdma_0_csr_byteenable),                      //  output,   width = 4,                         .byteenable
		.av_begintransfer       (),                                                // (terminated),                                       
		.av_beginbursttransfer  (),                                                // (terminated),                                       
		.av_burstcount          (),                                                // (terminated),                                       
		.av_readdatavalid       (1'b0),                                            // (terminated),                                       
		.av_waitrequest         (1'b0),                                            // (terminated),                                       
		.av_writebyteenable     (),                                                // (terminated),                                       
		.av_lock                (),                                                // (terminated),                                       
		.av_chipselect          (),                                                // (terminated),                                       
		.av_clken               (),                                                // (terminated),                                       
		.uav_clken              (1'b0),                                            // (terminated),                                       
		.av_debugaccess         (),                                                // (terminated),                                       
		.av_outputenable        (),                                                // (terminated),                                       
		.uav_response           (),                                                // (terminated),                                       
		.av_response            (2'b00),                                           // (terminated),                                       
		.uav_writeresponsevalid (),                                                // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                             // (terminated),                                       
	);

	ddr4_wr_rd_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (128),
		.UAV_DATA_W                     (128),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (16),
		.UAV_BYTEENABLE_W               (16),
		.UAV_ADDRESS_W                  (6),
		.UAV_BURSTCOUNT_W               (5),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (16),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) wr_msgdma_0_descriptor_slave_translator (
		.clk                    (clock_bridge_0_out_clk_clk),                                                                                                            //   input,    width = 1,                      clk.clk
		.reset                  (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset),                                                                                       //   input,    width = 1,                    reset.reset
		.uav_address            (wr_msgdma_0_descriptor_slave_agent_m0_address),                                                                                         //   input,    width = 6, avalon_universal_slave_0.address
		.uav_burstcount         (wr_msgdma_0_descriptor_slave_agent_m0_burstcount),                                                                                      //   input,    width = 5,                         .burstcount
		.uav_read               (wr_msgdma_0_descriptor_slave_agent_m0_read),                                                                                            //   input,    width = 1,                         .read
		.uav_write              (wr_msgdma_0_descriptor_slave_agent_m0_write),                                                                                           //   input,    width = 1,                         .write
		.uav_waitrequest        (wr_msgdma_0_descriptor_slave_agent_m0_waitrequest),                                                                                     //  output,    width = 1,                         .waitrequest
		.uav_readdatavalid      (wr_msgdma_0_descriptor_slave_agent_m0_readdatavalid),                                                                                   //  output,    width = 1,                         .readdatavalid
		.uav_byteenable         (wr_msgdma_0_descriptor_slave_agent_m0_byteenable),                                                                                      //   input,   width = 16,                         .byteenable
		.uav_readdata           (wr_msgdma_0_descriptor_slave_agent_m0_readdata),                                                                                        //  output,  width = 128,                         .readdata
		.uav_writedata          (wr_msgdma_0_descriptor_slave_agent_m0_writedata),                                                                                       //   input,  width = 128,                         .writedata
		.uav_lock               (wr_msgdma_0_descriptor_slave_agent_m0_lock),                                                                                            //   input,    width = 1,                         .lock
		.uav_debugaccess        (wr_msgdma_0_descriptor_slave_agent_m0_debugaccess),                                                                                     //   input,    width = 1,                         .debugaccess
		.av_write               (wr_msgdma_0_descriptor_slave_write),                                                                                                    //  output,    width = 1,      avalon_anti_slave_0.write
		.av_writedata           (wr_msgdma_0_descriptor_slave_writedata),                                                                                                //  output,  width = 128,                         .writedata
		.av_byteenable          (wr_msgdma_0_descriptor_slave_byteenable),                                                                                               //  output,   width = 16,                         .byteenable
		.av_waitrequest         (wr_msgdma_0_descriptor_slave_waitrequest),                                                                                              //   input,    width = 1,                         .waitrequest
		.av_address             (),                                                                                                                                      // (terminated),                                        
		.av_read                (),                                                                                                                                      // (terminated),                                        
		.av_readdata            (128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011110101011011101111010101101), // (terminated),                                        
		.av_begintransfer       (),                                                                                                                                      // (terminated),                                        
		.av_beginbursttransfer  (),                                                                                                                                      // (terminated),                                        
		.av_burstcount          (),                                                                                                                                      // (terminated),                                        
		.av_readdatavalid       (1'b0),                                                                                                                                  // (terminated),                                        
		.av_writebyteenable     (),                                                                                                                                      // (terminated),                                        
		.av_lock                (),                                                                                                                                      // (terminated),                                        
		.av_chipselect          (),                                                                                                                                      // (terminated),                                        
		.av_clken               (),                                                                                                                                      // (terminated),                                        
		.uav_clken              (1'b0),                                                                                                                                  // (terminated),                                        
		.av_debugaccess         (),                                                                                                                                      // (terminated),                                        
		.av_outputenable        (),                                                                                                                                      // (terminated),                                        
		.uav_response           (),                                                                                                                                      // (terminated),                                        
		.av_response            (2'b00),                                                                                                                                 // (terminated),                                        
		.uav_writeresponsevalid (),                                                                                                                                      // (terminated),                                        
		.av_writeresponsevalid  (1'b0)                                                                                                                                   // (terminated),                                        
	);

	ddr4_wr_rd_altera_merlin_master_agent_1922_fy3n5ti #(
		.PKT_WUNIQUE               (86),
		.PKT_DOMAIN_H              (85),
		.PKT_DOMAIN_L              (84),
		.PKT_SNOOP_H               (83),
		.PKT_SNOOP_L               (80),
		.PKT_BARRIER_H             (79),
		.PKT_BARRIER_L             (78),
		.PKT_ORI_BURST_SIZE_H      (77),
		.PKT_ORI_BURST_SIZE_L      (75),
		.PKT_RESPONSE_STATUS_H     (74),
		.PKT_RESPONSE_STATUS_L     (73),
		.PKT_QOS_H                 (62),
		.PKT_QOS_L                 (62),
		.PKT_DATA_SIDEBAND_H       (60),
		.PKT_DATA_SIDEBAND_L       (60),
		.PKT_ADDR_SIDEBAND_H       (59),
		.PKT_ADDR_SIDEBAND_L       (59),
		.PKT_BURST_TYPE_H          (58),
		.PKT_BURST_TYPE_L          (57),
		.PKT_CACHE_H               (72),
		.PKT_CACHE_L               (69),
		.PKT_THREAD_ID_H           (65),
		.PKT_THREAD_ID_L           (65),
		.PKT_BURST_SIZE_H          (56),
		.PKT_BURST_SIZE_L          (54),
		.PKT_TRANS_EXCLUSIVE       (47),
		.PKT_TRANS_LOCK            (46),
		.PKT_BEGIN_BURST           (61),
		.PKT_PROTECTION_H          (68),
		.PKT_PROTECTION_L          (66),
		.PKT_BURSTWRAP_H           (53),
		.PKT_BURSTWRAP_L           (53),
		.PKT_BYTE_CNT_H            (52),
		.PKT_BYTE_CNT_L            (48),
		.PKT_ADDR_H                (41),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (42),
		.PKT_TRANS_POSTED          (43),
		.PKT_TRANS_WRITE           (44),
		.PKT_TRANS_READ            (45),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (63),
		.PKT_SRC_ID_L              (63),
		.PKT_DEST_ID_H             (64),
		.PKT_DEST_ID_L             (64),
		.PKT_POISON_H              (87),
		.PKT_POISON_L              (87),
		.PKT_DATACHK_H             (88),
		.PKT_DATACHK_L             (88),
		.PKT_ADDRCHK_H             (91),
		.PKT_ADDRCHK_L             (90),
		.PKT_SAI_H                 (92),
		.PKT_SAI_L                 (92),
		.PKT_USER_DATA_H           (89),
		.PKT_USER_DATA_L           (89),
		.ST_DATA_W                 (102),
		.ST_CHANNEL_W              (2),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.ROLE_BASED_USER           (0)
	) csr_bridge_m0_agent (
		.clk                   (clock_bridge_0_out_clk_clk),                                       //   input,    width = 1,       clk.clk
		.reset                 (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset),                  //   input,    width = 1, clk_reset.reset
		.av_address            (csr_bridge_m0_translator_avalon_universal_master_0_address),       //   input,    width = 6,        av.address
		.av_write              (csr_bridge_m0_translator_avalon_universal_master_0_write),         //   input,    width = 1,          .write
		.av_read               (csr_bridge_m0_translator_avalon_universal_master_0_read),          //   input,    width = 1,          .read
		.av_writedata          (csr_bridge_m0_translator_avalon_universal_master_0_writedata),     //   input,   width = 32,          .writedata
		.av_readdata           (csr_bridge_m0_translator_avalon_universal_master_0_readdata),      //  output,   width = 32,          .readdata
		.av_waitrequest        (csr_bridge_m0_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (csr_bridge_m0_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (csr_bridge_m0_translator_avalon_universal_master_0_byteenable),    //   input,    width = 4,          .byteenable
		.av_burstcount         (csr_bridge_m0_translator_avalon_universal_master_0_burstcount),    //   input,    width = 3,          .burstcount
		.av_debugaccess        (csr_bridge_m0_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (csr_bridge_m0_translator_avalon_universal_master_0_lock),          //   input,    width = 1,          .lock
		.cp_valid              (csr_bridge_m0_agent_cp_valid),                                     //  output,    width = 1,        cp.valid
		.cp_data               (csr_bridge_m0_agent_cp_data),                                      //  output,  width = 102,          .data
		.cp_startofpacket      (csr_bridge_m0_agent_cp_startofpacket),                             //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (csr_bridge_m0_agent_cp_endofpacket),                               //  output,    width = 1,          .endofpacket
		.cp_ready              (csr_bridge_m0_agent_cp_ready),                                     //   input,    width = 1,          .ready
		.rp_valid              (csr_bridge_m0_limiter_rsp_src_valid),                              //   input,    width = 1,        rp.valid
		.rp_data               (csr_bridge_m0_limiter_rsp_src_data),                               //   input,  width = 102,          .data
		.rp_channel            (csr_bridge_m0_limiter_rsp_src_channel),                            //   input,    width = 2,          .channel
		.rp_startofpacket      (csr_bridge_m0_limiter_rsp_src_startofpacket),                      //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (csr_bridge_m0_limiter_rsp_src_endofpacket),                        //   input,    width = 1,          .endofpacket
		.rp_ready              (csr_bridge_m0_limiter_rsp_src_ready),                              //  output,    width = 1,          .ready
		.av_response           (),                                                                 // (terminated),                         
		.av_writeresponsevalid ()                                                                  // (terminated),                         
	);

	ddr4_wr_rd_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (77),
		.PKT_ORI_BURST_SIZE_L      (75),
		.PKT_RESPONSE_STATUS_H     (74),
		.PKT_RESPONSE_STATUS_L     (73),
		.PKT_BURST_SIZE_H          (56),
		.PKT_BURST_SIZE_L          (54),
		.PKT_TRANS_LOCK            (46),
		.PKT_BEGIN_BURST           (61),
		.PKT_PROTECTION_H          (68),
		.PKT_PROTECTION_L          (66),
		.PKT_BURSTWRAP_H           (53),
		.PKT_BURSTWRAP_L           (53),
		.PKT_BYTE_CNT_H            (52),
		.PKT_BYTE_CNT_L            (48),
		.PKT_ADDR_H                (41),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (42),
		.PKT_TRANS_POSTED          (43),
		.PKT_TRANS_WRITE           (44),
		.PKT_TRANS_READ            (45),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (63),
		.PKT_SRC_ID_L              (63),
		.PKT_DEST_ID_H             (64),
		.PKT_DEST_ID_L             (64),
		.PKT_POISON_H              (87),
		.PKT_POISON_L              (87),
		.PKT_DATACHK_H             (88),
		.PKT_DATACHK_L             (88),
		.PKT_SAI_H                 (92),
		.PKT_SAI_L                 (92),
		.PKT_ADDRCHK_H             (91),
		.PKT_ADDRCHK_L             (90),
		.PKT_USER_DATA_H           (89),
		.PKT_USER_DATA_L           (89),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (2),
		.ST_DATA_W                 (102),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) wr_msgdma_0_csr_agent (
		.clk                     (clock_bridge_0_out_clk_clk),                       //   input,    width = 1,             clk.clk
		.reset                   (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset),  //   input,    width = 1,       clk_reset.reset
		.m0_address              (wr_msgdma_0_csr_agent_m0_address),                 //  output,    width = 6,              m0.address
		.m0_burstcount           (wr_msgdma_0_csr_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (wr_msgdma_0_csr_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (wr_msgdma_0_csr_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (wr_msgdma_0_csr_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (wr_msgdma_0_csr_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (wr_msgdma_0_csr_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (wr_msgdma_0_csr_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (wr_msgdma_0_csr_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (wr_msgdma_0_csr_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (wr_msgdma_0_csr_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (wr_msgdma_0_csr_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (wr_msgdma_0_csr_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (wr_msgdma_0_csr_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (wr_msgdma_0_csr_agent_rp_data),                    //  output,  width = 102,                .data
		.rp_startofpacket        (wr_msgdma_0_csr_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_src_data),                                 //   input,  width = 102,                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                        //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                          //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                              //   input,    width = 2,                .channel
		.rf_sink_ready           (wr_msgdma_0_csr_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (wr_msgdma_0_csr_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (wr_msgdma_0_csr_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (wr_msgdma_0_csr_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (wr_msgdma_0_csr_agent_rsp_fifo_out_data),          //   input,  width = 103,                .data
		.rf_source_ready         (wr_msgdma_0_csr_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (wr_msgdma_0_csr_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (wr_msgdma_0_csr_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (wr_msgdma_0_csr_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (wr_msgdma_0_csr_agent_rf_source_data),             //  output,  width = 103,                .data
		.rdata_fifo_sink_ready   (wr_msgdma_0_csr_agent_rdata_fifo_src_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (wr_msgdma_0_csr_agent_rdata_fifo_src_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (wr_msgdma_0_csr_agent_rdata_fifo_src_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (wr_msgdma_0_csr_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (wr_msgdma_0_csr_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (wr_msgdma_0_csr_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                            // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                             // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                              // (terminated),                               
	);

	ddr4_wr_rd_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (103),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) wr_msgdma_0_csr_agent_rsp_fifo (
		.clk               (clock_bridge_0_out_clk_clk),                       //   input,    width = 1,       clk.clk
		.reset             (csr_bridge_reset_reset_bridge_in_reset_reset),     //   input,    width = 1, clk_reset.reset
		.in_data           (wr_msgdma_0_csr_agent_rf_source_data),             //   input,  width = 103,        in.data
		.in_valid          (wr_msgdma_0_csr_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (wr_msgdma_0_csr_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (wr_msgdma_0_csr_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (wr_msgdma_0_csr_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (wr_msgdma_0_csr_agent_rsp_fifo_out_data),          //  output,  width = 103,       out.data
		.out_valid         (wr_msgdma_0_csr_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (wr_msgdma_0_csr_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (wr_msgdma_0_csr_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (wr_msgdma_0_csr_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                            // (terminated),                         
		.csr_read          (1'b0),                                             // (terminated),                         
		.csr_write         (1'b0),                                             // (terminated),                         
		.csr_readdata      (),                                                 // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated),                         
		.almost_full_data  (),                                                 // (terminated),                         
		.almost_empty_data (),                                                 // (terminated),                         
		.in_empty          (1'b0),                                             // (terminated),                         
		.out_empty         (),                                                 // (terminated),                         
		.in_error          (1'b0),                                             // (terminated),                         
		.out_error         (),                                                 // (terminated),                         
		.in_channel        (1'b0),                                             // (terminated),                         
		.out_channel       ()                                                  // (terminated),                         
	);

	ddr4_wr_rd_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (185),
		.PKT_ORI_BURST_SIZE_L      (183),
		.PKT_RESPONSE_STATUS_H     (182),
		.PKT_RESPONSE_STATUS_L     (181),
		.PKT_BURST_SIZE_H          (164),
		.PKT_BURST_SIZE_L          (162),
		.PKT_TRANS_LOCK            (154),
		.PKT_BEGIN_BURST           (169),
		.PKT_PROTECTION_H          (176),
		.PKT_PROTECTION_L          (174),
		.PKT_BURSTWRAP_H           (161),
		.PKT_BURSTWRAP_L           (161),
		.PKT_BYTE_CNT_H            (160),
		.PKT_BYTE_CNT_L            (156),
		.PKT_ADDR_H                (149),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (150),
		.PKT_TRANS_POSTED          (151),
		.PKT_TRANS_WRITE           (152),
		.PKT_TRANS_READ            (153),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (171),
		.PKT_SRC_ID_L              (171),
		.PKT_DEST_ID_H             (172),
		.PKT_DEST_ID_L             (172),
		.PKT_POISON_H              (195),
		.PKT_POISON_L              (195),
		.PKT_DATACHK_H             (196),
		.PKT_DATACHK_L             (196),
		.PKT_SAI_H                 (200),
		.PKT_SAI_L                 (200),
		.PKT_ADDRCHK_H             (199),
		.PKT_ADDRCHK_L             (198),
		.PKT_USER_DATA_H           (197),
		.PKT_USER_DATA_L           (197),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (2),
		.ST_DATA_W                 (210),
		.AVS_BURSTCOUNT_W          (5),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) wr_msgdma_0_descriptor_slave_agent (
		.clk                     (clock_bridge_0_out_clk_clk),                                       //   input,    width = 1,             clk.clk
		.reset                   (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset),                  //   input,    width = 1,       clk_reset.reset
		.m0_address              (wr_msgdma_0_descriptor_slave_agent_m0_address),                    //  output,    width = 6,              m0.address
		.m0_burstcount           (wr_msgdma_0_descriptor_slave_agent_m0_burstcount),                 //  output,    width = 5,                .burstcount
		.m0_byteenable           (wr_msgdma_0_descriptor_slave_agent_m0_byteenable),                 //  output,   width = 16,                .byteenable
		.m0_debugaccess          (wr_msgdma_0_descriptor_slave_agent_m0_debugaccess),                //  output,    width = 1,                .debugaccess
		.m0_lock                 (wr_msgdma_0_descriptor_slave_agent_m0_lock),                       //  output,    width = 1,                .lock
		.m0_readdata             (wr_msgdma_0_descriptor_slave_agent_m0_readdata),                   //   input,  width = 128,                .readdata
		.m0_readdatavalid        (wr_msgdma_0_descriptor_slave_agent_m0_readdatavalid),              //   input,    width = 1,                .readdatavalid
		.m0_read                 (wr_msgdma_0_descriptor_slave_agent_m0_read),                       //  output,    width = 1,                .read
		.m0_waitrequest          (wr_msgdma_0_descriptor_slave_agent_m0_waitrequest),                //   input,    width = 1,                .waitrequest
		.m0_writedata            (wr_msgdma_0_descriptor_slave_agent_m0_writedata),                  //  output,  width = 128,                .writedata
		.m0_write                (wr_msgdma_0_descriptor_slave_agent_m0_write),                      //  output,    width = 1,                .write
		.rp_endofpacket          (wr_msgdma_0_descriptor_slave_agent_rp_endofpacket),                //  output,    width = 1,              rp.endofpacket
		.rp_ready                (wr_msgdma_0_descriptor_slave_agent_rp_ready),                      //   input,    width = 1,                .ready
		.rp_valid                (wr_msgdma_0_descriptor_slave_agent_rp_valid),                      //  output,    width = 1,                .valid
		.rp_data                 (wr_msgdma_0_descriptor_slave_agent_rp_data),                       //  output,  width = 210,                .data
		.rp_startofpacket        (wr_msgdma_0_descriptor_slave_agent_rp_startofpacket),              //  output,    width = 1,                .startofpacket
		.cp_ready                (wr_msgdma_0_descriptor_slave_cmd_width_adapter_src_ready),         //  output,    width = 1,              cp.ready
		.cp_valid                (wr_msgdma_0_descriptor_slave_cmd_width_adapter_src_valid),         //   input,    width = 1,                .valid
		.cp_data                 (wr_msgdma_0_descriptor_slave_cmd_width_adapter_src_data),          //   input,  width = 210,                .data
		.cp_startofpacket        (wr_msgdma_0_descriptor_slave_cmd_width_adapter_src_startofpacket), //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (wr_msgdma_0_descriptor_slave_cmd_width_adapter_src_endofpacket),   //   input,    width = 1,                .endofpacket
		.cp_channel              (wr_msgdma_0_descriptor_slave_cmd_width_adapter_src_channel),       //   input,    width = 2,                .channel
		.rf_sink_ready           (wr_msgdma_0_descriptor_slave_agent_rsp_fifo_out_ready),            //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (wr_msgdma_0_descriptor_slave_agent_rsp_fifo_out_valid),            //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (wr_msgdma_0_descriptor_slave_agent_rsp_fifo_out_startofpacket),    //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (wr_msgdma_0_descriptor_slave_agent_rsp_fifo_out_endofpacket),      //   input,    width = 1,                .endofpacket
		.rf_sink_data            (wr_msgdma_0_descriptor_slave_agent_rsp_fifo_out_data),             //   input,  width = 211,                .data
		.rf_source_ready         (wr_msgdma_0_descriptor_slave_agent_rf_source_ready),               //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (wr_msgdma_0_descriptor_slave_agent_rf_source_valid),               //  output,    width = 1,                .valid
		.rf_source_startofpacket (wr_msgdma_0_descriptor_slave_agent_rf_source_startofpacket),       //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (wr_msgdma_0_descriptor_slave_agent_rf_source_endofpacket),         //  output,    width = 1,                .endofpacket
		.rf_source_data          (wr_msgdma_0_descriptor_slave_agent_rf_source_data),                //  output,  width = 211,                .data
		.rdata_fifo_sink_ready   (wr_msgdma_0_descriptor_slave_agent_rdata_fifo_src_ready),          //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (wr_msgdma_0_descriptor_slave_agent_rdata_fifo_src_valid),          //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (wr_msgdma_0_descriptor_slave_agent_rdata_fifo_src_data),           //   input,  width = 130,                .data
		.rdata_fifo_src_ready    (wr_msgdma_0_descriptor_slave_agent_rdata_fifo_src_ready),          //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (wr_msgdma_0_descriptor_slave_agent_rdata_fifo_src_valid),          //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (wr_msgdma_0_descriptor_slave_agent_rdata_fifo_src_data),           //  output,  width = 130,                .data
		.m0_response             (2'b00),                                                            // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                             // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                              // (terminated),                               
	);

	ddr4_wr_rd_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (211),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) wr_msgdma_0_descriptor_slave_agent_rsp_fifo (
		.clk               (clock_bridge_0_out_clk_clk),                                    //   input,    width = 1,       clk.clk
		.reset             (csr_bridge_reset_reset_bridge_in_reset_reset),                  //   input,    width = 1, clk_reset.reset
		.in_data           (wr_msgdma_0_descriptor_slave_agent_rf_source_data),             //   input,  width = 211,        in.data
		.in_valid          (wr_msgdma_0_descriptor_slave_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (wr_msgdma_0_descriptor_slave_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (wr_msgdma_0_descriptor_slave_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (wr_msgdma_0_descriptor_slave_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (wr_msgdma_0_descriptor_slave_agent_rsp_fifo_out_data),          //  output,  width = 211,       out.data
		.out_valid         (wr_msgdma_0_descriptor_slave_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (wr_msgdma_0_descriptor_slave_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (wr_msgdma_0_descriptor_slave_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (wr_msgdma_0_descriptor_slave_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                         // (terminated),                         
		.csr_read          (1'b0),                                                          // (terminated),                         
		.csr_write         (1'b0),                                                          // (terminated),                         
		.csr_readdata      (),                                                              // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                          // (terminated),                         
		.almost_full_data  (),                                                              // (terminated),                         
		.almost_empty_data (),                                                              // (terminated),                         
		.in_empty          (1'b0),                                                          // (terminated),                         
		.out_empty         (),                                                              // (terminated),                         
		.in_error          (1'b0),                                                          // (terminated),                         
		.out_error         (),                                                              // (terminated),                         
		.in_channel        (1'b0),                                                          // (terminated),                         
		.out_channel       ()                                                               // (terminated),                         
	);

	ddr4_wr_rd_altera_merlin_router_1921_drh4sty router (
		.sink_ready         (csr_bridge_m0_agent_cp_ready),                    //  output,    width = 1,      sink.ready
		.sink_valid         (csr_bridge_m0_agent_cp_valid),                    //   input,    width = 1,          .valid
		.sink_data          (csr_bridge_m0_agent_cp_data),                     //   input,  width = 102,          .data
		.sink_startofpacket (csr_bridge_m0_agent_cp_startofpacket),            //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (csr_bridge_m0_agent_cp_endofpacket),              //   input,    width = 1,          .endofpacket
		.clk                (clock_bridge_0_out_clk_clk),                      //   input,    width = 1,       clk.clk
		.reset              (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                 //  output,  width = 102,          .data
		.src_channel        (router_src_channel),                              //  output,    width = 2,          .channel
		.src_startofpacket  (router_src_startofpacket),                        //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                           //  output,    width = 1,          .endofpacket
	);

	ddr4_wr_rd_altera_merlin_router_1921_4xpo7xa router_001 (
		.sink_ready         (wr_msgdma_0_csr_agent_rp_ready),                  //  output,    width = 1,      sink.ready
		.sink_valid         (wr_msgdma_0_csr_agent_rp_valid),                  //   input,    width = 1,          .valid
		.sink_data          (wr_msgdma_0_csr_agent_rp_data),                   //   input,  width = 102,          .data
		.sink_startofpacket (wr_msgdma_0_csr_agent_rp_startofpacket),          //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (wr_msgdma_0_csr_agent_rp_endofpacket),            //   input,    width = 1,          .endofpacket
		.clk                (clock_bridge_0_out_clk_clk),                      //   input,    width = 1,       clk.clk
		.reset              (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                            //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                            //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                             //  output,  width = 102,          .data
		.src_channel        (router_001_src_channel),                          //  output,    width = 2,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	ddr4_wr_rd_altera_merlin_router_1921_3f32ddi router_002 (
		.sink_ready         (wr_msgdma_0_descriptor_slave_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (wr_msgdma_0_descriptor_slave_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (wr_msgdma_0_descriptor_slave_agent_rp_data),          //   input,  width = 210,          .data
		.sink_startofpacket (wr_msgdma_0_descriptor_slave_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (wr_msgdma_0_descriptor_slave_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_bridge_0_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset),     //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                                //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                                //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                                 //  output,  width = 210,          .data
		.src_channel        (router_002_src_channel),                              //  output,    width = 2,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                        //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                           //  output,    width = 1,          .endofpacket
	);

	ddr4_wr_rd_altera_merlin_traffic_limiter_1921_js7yfey #(
		.SYNC_RESET                           (1),
		.PKT_DEST_ID_H                        (64),
		.PKT_DEST_ID_L                        (64),
		.PKT_SRC_ID_H                         (63),
		.PKT_SRC_ID_L                         (63),
		.PKT_BYTE_CNT_H                       (52),
		.PKT_BYTE_CNT_L                       (48),
		.PKT_BYTEEN_H                         (35),
		.PKT_BYTEEN_L                         (32),
		.PKT_TRANS_POSTED                     (43),
		.PKT_TRANS_WRITE                      (44),
		.PKT_TRANS_SEQ_H                      (101),
		.PKT_TRANS_SEQ_L                      (95),
		.MAX_OUTSTANDING_RESPONSES            (2),
		.PIPELINED                            (0),
		.ST_DATA_W                            (102),
		.ST_CHANNEL_W                         (2),
		.VALID_WIDTH                          (2),
		.ENFORCE_ORDER                        (1),
		.PREVENT_HAZARDS                      (0),
		.SUPPORTS_POSTED_WRITES               (1),
		.SUPPORTS_NONPOSTED_WRITES            (0),
		.REORDER                              (0),
		.ENABLE_CONCURRENT_SUBORDINATE_ACCESS (0),
		.NO_REPEATED_IDS_BETWEEN_SUBORDINATES (0),
		.ENABLE_OOO                           (0)
	) csr_bridge_m0_limiter (
		.clk                    (clock_bridge_0_out_clk_clk),                      //   input,    width = 1,       clk.clk
		.reset                  (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                //   input,    width = 1,          .valid
		.cmd_sink_data          (router_src_data),                                 //   input,  width = 102,          .data
		.cmd_sink_channel       (router_src_channel),                              //   input,    width = 2,          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                        //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                          //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (csr_bridge_m0_limiter_cmd_src_ready),             //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (csr_bridge_m0_limiter_cmd_src_data),              //  output,  width = 102,          .data
		.cmd_src_channel        (csr_bridge_m0_limiter_cmd_src_channel),           //  output,    width = 2,          .channel
		.cmd_src_startofpacket  (csr_bridge_m0_limiter_cmd_src_startofpacket),     //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (csr_bridge_m0_limiter_cmd_src_endofpacket),       //  output,    width = 1,          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                               //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                               //   input,    width = 1,          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                             //   input,    width = 2,          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                //   input,  width = 102,          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                       //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                         //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (csr_bridge_m0_limiter_rsp_src_ready),             //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (csr_bridge_m0_limiter_rsp_src_valid),             //  output,    width = 1,          .valid
		.rsp_src_data           (csr_bridge_m0_limiter_rsp_src_data),              //  output,  width = 102,          .data
		.rsp_src_channel        (csr_bridge_m0_limiter_rsp_src_channel),           //  output,    width = 2,          .channel
		.rsp_src_startofpacket  (csr_bridge_m0_limiter_rsp_src_startofpacket),     //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (csr_bridge_m0_limiter_rsp_src_endofpacket),       //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (csr_bridge_m0_limiter_cmd_valid_data)             //  output,    width = 2, cmd_valid.data
	);

	ddr4_wr_rd_altera_merlin_demultiplexer_1921_jtkdvly cmd_demux (
		.clk                (clock_bridge_0_out_clk_clk),                      //   input,    width = 1,        clk.clk
		.reset              (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset), //   input,    width = 1,  clk_reset.reset
		.sink_ready         (csr_bridge_m0_limiter_cmd_src_ready),             //  output,    width = 1,       sink.ready
		.sink_channel       (csr_bridge_m0_limiter_cmd_src_channel),           //   input,    width = 2,           .channel
		.sink_data          (csr_bridge_m0_limiter_cmd_src_data),              //   input,  width = 102,           .data
		.sink_startofpacket (csr_bridge_m0_limiter_cmd_src_startofpacket),     //   input,    width = 1,           .startofpacket
		.sink_endofpacket   (csr_bridge_m0_limiter_cmd_src_endofpacket),       //   input,    width = 1,           .endofpacket
		.sink_valid         (csr_bridge_m0_limiter_cmd_valid_data),            //   input,    width = 2, sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                            //   input,    width = 1,       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                            //  output,    width = 1,           .valid
		.src0_data          (cmd_demux_src0_data),                             //  output,  width = 102,           .data
		.src0_channel       (cmd_demux_src0_channel),                          //  output,    width = 2,           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                    //  output,    width = 1,           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                      //  output,    width = 1,           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                            //   input,    width = 1,       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                            //  output,    width = 1,           .valid
		.src1_data          (cmd_demux_src1_data),                             //  output,  width = 102,           .data
		.src1_channel       (cmd_demux_src1_channel),                          //  output,    width = 2,           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                    //  output,    width = 1,           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket)                       //  output,    width = 1,           .endofpacket
	);

	ddr4_wr_rd_altera_merlin_multiplexer_1922_nft4wwa cmd_mux (
		.clk                 (clock_bridge_0_out_clk_clk),                      //   input,    width = 1,       clk.clk
		.reset               (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                               //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                               //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                                //  output,  width = 102,          .data
		.src_channel         (cmd_mux_src_channel),                             //  output,    width = 2,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                       //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                         //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                            //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                            //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src0_channel),                          //   input,    width = 2,          .channel
		.sink0_data          (cmd_demux_src0_data),                             //   input,  width = 102,          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket)                       //   input,    width = 1,          .endofpacket
	);

	ddr4_wr_rd_altera_merlin_multiplexer_1922_nft4wwa cmd_mux_001 (
		.clk                 (clock_bridge_0_out_clk_clk),                      //   input,    width = 1,       clk.clk
		.reset               (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                           //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_001_src_valid),                           //  output,    width = 1,          .valid
		.src_data            (cmd_mux_001_src_data),                            //  output,  width = 102,          .data
		.src_channel         (cmd_mux_001_src_channel),                         //  output,    width = 2,          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                   //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                     //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                            //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                            //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src1_channel),                          //   input,    width = 2,          .channel
		.sink0_data          (cmd_demux_src1_data),                             //   input,  width = 102,          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket)                       //   input,    width = 1,          .endofpacket
	);

	ddr4_wr_rd_altera_merlin_demultiplexer_1921_zpn2qzq rsp_demux (
		.clk                (clock_bridge_0_out_clk_clk),                      //   input,    width = 1,       clk.clk
		.reset              (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_001_src_ready),                            //  output,    width = 1,      sink.ready
		.sink_channel       (router_001_src_channel),                          //   input,    width = 2,          .channel
		.sink_data          (router_001_src_data),                             //   input,  width = 102,          .data
		.sink_startofpacket (router_001_src_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink_valid         (router_001_src_valid),                            //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                            //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                            //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                             //  output,  width = 102,          .data
		.src0_channel       (rsp_demux_src0_channel),                          //  output,    width = 2,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	ddr4_wr_rd_altera_merlin_demultiplexer_1921_zpn2qzq rsp_demux_001 (
		.clk                (clock_bridge_0_out_clk_clk),                                       //   input,    width = 1,       clk.clk
		.reset              (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset),                  //   input,    width = 1, clk_reset.reset
		.sink_ready         (wr_msgdma_0_descriptor_slave_rsp_width_adapter_src_ready),         //  output,    width = 1,      sink.ready
		.sink_channel       (wr_msgdma_0_descriptor_slave_rsp_width_adapter_src_channel),       //   input,    width = 2,          .channel
		.sink_data          (wr_msgdma_0_descriptor_slave_rsp_width_adapter_src_data),          //   input,  width = 102,          .data
		.sink_startofpacket (wr_msgdma_0_descriptor_slave_rsp_width_adapter_src_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (wr_msgdma_0_descriptor_slave_rsp_width_adapter_src_endofpacket),   //   input,    width = 1,          .endofpacket
		.sink_valid         (wr_msgdma_0_descriptor_slave_rsp_width_adapter_src_valid),         //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                                         //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                                         //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_001_src0_data),                                          //  output,  width = 102,          .data
		.src0_channel       (rsp_demux_001_src0_channel),                                       //  output,    width = 2,          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                                 //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)                                    //  output,    width = 1,          .endofpacket
	);

	ddr4_wr_rd_altera_merlin_multiplexer_1922_gahj7nq rsp_mux (
		.clk                 (clock_bridge_0_out_clk_clk),                      //   input,    width = 1,       clk.clk
		.reset               (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                               //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_src_valid),                               //  output,    width = 1,          .valid
		.src_data            (rsp_mux_src_data),                                //  output,  width = 102,          .data
		.src_channel         (rsp_mux_src_channel),                             //  output,    width = 2,          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                       //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                         //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                            //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                            //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src0_channel),                          //   input,    width = 2,          .channel
		.sink0_data          (rsp_demux_src0_data),                             //   input,  width = 102,          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                        //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                        //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                      //   input,    width = 2,          .channel
		.sink1_data          (rsp_demux_001_src0_data),                         //   input,  width = 102,          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket)                   //   input,    width = 1,          .endofpacket
	);

	ddr4_wr_rd_altera_merlin_width_adapter_1940_wifzxvi #(
		.IN_PKT_ADDR_H                 (41),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (52),
		.IN_PKT_BYTE_CNT_L             (48),
		.IN_PKT_TRANS_COMPRESSED_READ  (42),
		.IN_PKT_TRANS_WRITE            (44),
		.IN_PKT_BURSTWRAP_H            (53),
		.IN_PKT_BURSTWRAP_L            (53),
		.IN_PKT_BURST_SIZE_H           (56),
		.IN_PKT_BURST_SIZE_L           (54),
		.IN_PKT_RESPONSE_STATUS_H      (74),
		.IN_PKT_RESPONSE_STATUS_L      (73),
		.IN_PKT_TRANS_EXCLUSIVE        (47),
		.IN_PKT_BURST_TYPE_H           (58),
		.IN_PKT_BURST_TYPE_L           (57),
		.IN_PKT_ORI_BURST_SIZE_L       (75),
		.IN_PKT_ORI_BURST_SIZE_H       (77),
		.IN_PKT_POISON_H               (76),
		.IN_PKT_POISON_L               (76),
		.IN_PKT_DATACHK_H              (80),
		.IN_PKT_DATACHK_L              (77),
		.IN_PKT_ADDRCHK_H              (84),
		.IN_PKT_ADDRCHK_L              (81),
		.IN_PKT_SAI_H                  (88),
		.IN_PKT_SAI_L                  (85),
		.IN_PKT_USER_DATA_H            (89),
		.IN_PKT_USER_DATA_L            (89),
		.IN_ST_DATA_W                  (102),
		.OUT_PKT_ADDR_H                (149),
		.OUT_PKT_ADDR_L                (144),
		.OUT_PKT_DATA_H                (127),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (143),
		.OUT_PKT_BYTEEN_L              (128),
		.OUT_PKT_BYTE_CNT_H            (160),
		.OUT_PKT_BYTE_CNT_L            (156),
		.OUT_PKT_TRANS_COMPRESSED_READ (150),
		.OUT_PKT_BURST_SIZE_H          (164),
		.OUT_PKT_BURST_SIZE_L          (162),
		.OUT_PKT_RESPONSE_STATUS_H     (182),
		.OUT_PKT_RESPONSE_STATUS_L     (181),
		.OUT_PKT_TRANS_EXCLUSIVE       (155),
		.OUT_PKT_BURST_TYPE_H          (166),
		.OUT_PKT_BURST_TYPE_L          (165),
		.OUT_PKT_ORI_BURST_SIZE_L      (183),
		.OUT_PKT_ORI_BURST_SIZE_H      (185),
		.OUT_PKT_POISON_H              (74),
		.OUT_PKT_POISON_L              (74),
		.OUT_PKT_DATACHK_H             (78),
		.OUT_PKT_DATACHK_L             (75),
		.OUT_PKT_ADDRCHK_H             (82),
		.OUT_PKT_ADDRCHK_L             (79),
		.OUT_PKT_SAI_H                 (86),
		.OUT_PKT_SAI_L                 (83),
		.OUT_PKT_EOP_OOO               (201),
		.OUT_PKT_SOP_OOO               (202),
		.OUT_PKT_USER_DATA_H           (89),
		.OUT_PKT_USER_DATA_L           (89),
		.ENABLE_OOO                    (0),
		.OUT_ST_DATA_W                 (210),
		.ST_CHANNEL_W                  (2),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0),
		.ROLE_BASED_USER               (0),
		.BITSPERBYTE                   (0),
		.SYNC_RESET                    (1)
	) wr_msgdma_0_descriptor_slave_cmd_width_adapter (
		.clk                  (clock_bridge_0_out_clk_clk),                                       //   input,    width = 1,       clk.clk
		.reset                (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset),                  //   input,    width = 1, clk_reset.reset
		.in_valid             (cmd_mux_001_src_valid),                                            //   input,    width = 1,      sink.valid
		.in_channel           (cmd_mux_001_src_channel),                                          //   input,    width = 2,          .channel
		.in_startofpacket     (cmd_mux_001_src_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket       (cmd_mux_001_src_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_ready             (cmd_mux_001_src_ready),                                            //  output,    width = 1,          .ready
		.in_data              (cmd_mux_001_src_data),                                             //   input,  width = 102,          .data
		.out_endofpacket      (wr_msgdma_0_descriptor_slave_cmd_width_adapter_src_endofpacket),   //  output,    width = 1,       src.endofpacket
		.out_data             (wr_msgdma_0_descriptor_slave_cmd_width_adapter_src_data),          //  output,  width = 210,          .data
		.out_channel          (wr_msgdma_0_descriptor_slave_cmd_width_adapter_src_channel),       //  output,    width = 2,          .channel
		.out_valid            (wr_msgdma_0_descriptor_slave_cmd_width_adapter_src_valid),         //  output,    width = 1,          .valid
		.out_ready            (wr_msgdma_0_descriptor_slave_cmd_width_adapter_src_ready),         //   input,    width = 1,          .ready
		.out_startofpacket    (wr_msgdma_0_descriptor_slave_cmd_width_adapter_src_startofpacket), //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                            // (terminated),                         
	);

	ddr4_wr_rd_altera_merlin_width_adapter_1940_puenm3y #(
		.IN_PKT_ADDR_H                 (149),
		.IN_PKT_ADDR_L                 (144),
		.IN_PKT_DATA_H                 (127),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (143),
		.IN_PKT_BYTEEN_L               (128),
		.IN_PKT_BYTE_CNT_H             (160),
		.IN_PKT_BYTE_CNT_L             (156),
		.IN_PKT_TRANS_COMPRESSED_READ  (150),
		.IN_PKT_TRANS_WRITE            (152),
		.IN_PKT_BURSTWRAP_H            (161),
		.IN_PKT_BURSTWRAP_L            (161),
		.IN_PKT_BURST_SIZE_H           (164),
		.IN_PKT_BURST_SIZE_L           (162),
		.IN_PKT_RESPONSE_STATUS_H      (182),
		.IN_PKT_RESPONSE_STATUS_L      (181),
		.IN_PKT_TRANS_EXCLUSIVE        (155),
		.IN_PKT_BURST_TYPE_H           (166),
		.IN_PKT_BURST_TYPE_L           (165),
		.IN_PKT_ORI_BURST_SIZE_L       (183),
		.IN_PKT_ORI_BURST_SIZE_H       (185),
		.IN_PKT_POISON_H               (76),
		.IN_PKT_POISON_L               (76),
		.IN_PKT_DATACHK_H              (80),
		.IN_PKT_DATACHK_L              (77),
		.IN_PKT_ADDRCHK_H              (84),
		.IN_PKT_ADDRCHK_L              (81),
		.IN_PKT_SAI_H                  (88),
		.IN_PKT_SAI_L                  (85),
		.IN_PKT_USER_DATA_H            (89),
		.IN_PKT_USER_DATA_L            (89),
		.IN_ST_DATA_W                  (210),
		.OUT_PKT_ADDR_H                (41),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (52),
		.OUT_PKT_BYTE_CNT_L            (48),
		.OUT_PKT_TRANS_COMPRESSED_READ (42),
		.OUT_PKT_BURST_SIZE_H          (56),
		.OUT_PKT_BURST_SIZE_L          (54),
		.OUT_PKT_RESPONSE_STATUS_H     (74),
		.OUT_PKT_RESPONSE_STATUS_L     (73),
		.OUT_PKT_TRANS_EXCLUSIVE       (47),
		.OUT_PKT_BURST_TYPE_H          (58),
		.OUT_PKT_BURST_TYPE_L          (57),
		.OUT_PKT_ORI_BURST_SIZE_L      (75),
		.OUT_PKT_ORI_BURST_SIZE_H      (77),
		.OUT_PKT_POISON_H              (74),
		.OUT_PKT_POISON_L              (74),
		.OUT_PKT_DATACHK_H             (78),
		.OUT_PKT_DATACHK_L             (75),
		.OUT_PKT_ADDRCHK_H             (82),
		.OUT_PKT_ADDRCHK_L             (79),
		.OUT_PKT_SAI_H                 (86),
		.OUT_PKT_SAI_L                 (83),
		.OUT_PKT_EOP_OOO               (93),
		.OUT_PKT_SOP_OOO               (94),
		.OUT_PKT_USER_DATA_H           (89),
		.OUT_PKT_USER_DATA_L           (89),
		.ENABLE_OOO                    (0),
		.OUT_ST_DATA_W                 (102),
		.ST_CHANNEL_W                  (2),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0),
		.ROLE_BASED_USER               (0),
		.BITSPERBYTE                   (0),
		.SYNC_RESET                    (1)
	) wr_msgdma_0_descriptor_slave_rsp_width_adapter (
		.clk                  (clock_bridge_0_out_clk_clk),                                       //   input,    width = 1,       clk.clk
		.reset                (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset),                  //   input,    width = 1, clk_reset.reset
		.in_valid             (router_002_src_valid),                                             //   input,    width = 1,      sink.valid
		.in_channel           (router_002_src_channel),                                           //   input,    width = 2,          .channel
		.in_startofpacket     (router_002_src_startofpacket),                                     //   input,    width = 1,          .startofpacket
		.in_endofpacket       (router_002_src_endofpacket),                                       //   input,    width = 1,          .endofpacket
		.in_ready             (router_002_src_ready),                                             //  output,    width = 1,          .ready
		.in_data              (router_002_src_data),                                              //   input,  width = 210,          .data
		.out_endofpacket      (wr_msgdma_0_descriptor_slave_rsp_width_adapter_src_endofpacket),   //  output,    width = 1,       src.endofpacket
		.out_data             (wr_msgdma_0_descriptor_slave_rsp_width_adapter_src_data),          //  output,  width = 102,          .data
		.out_channel          (wr_msgdma_0_descriptor_slave_rsp_width_adapter_src_channel),       //  output,    width = 2,          .channel
		.out_valid            (wr_msgdma_0_descriptor_slave_rsp_width_adapter_src_valid),         //  output,    width = 1,          .valid
		.out_ready            (wr_msgdma_0_descriptor_slave_rsp_width_adapter_src_ready),         //   input,    width = 1,          .ready
		.out_startofpacket    (wr_msgdma_0_descriptor_slave_rsp_width_adapter_src_startofpacket), //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                            // (terminated),                         
	);

endmodule
