







.version 5.0
.target sm_61
.address_size 64

.extern .func __assertfail
(
.param .b64 __assertfail_param_0,
.param .b64 __assertfail_param_1,
.param .b32 __assertfail_param_2,
.param .b64 __assertfail_param_3,
.param .b64 __assertfail_param_4
)
;
.const .align 8 .b8 kokkos_impl_cuda_constant_memory_buffer[32768];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZN6Kokkos4Impl25g_device_cuda_lock_arraysE[24];
.extern .shared .align 4 .b8 sh[];
.global .align 1 .b8 $str[1];
.global .align 1 .b8 $str1[73] = {67, 117, 100, 97, 58, 58, 99, 117, 100, 97, 95, 115, 105, 110, 103, 108, 101, 95, 105, 110, 116, 101, 114, 95, 98, 108, 111, 99, 107, 95, 114, 101, 100, 117, 99, 101, 95, 115, 99, 97, 110, 32, 114, 101, 113, 117, 105, 114, 101, 115, 32, 112, 111, 119, 101, 114, 45, 111, 102, 45, 116, 119, 111, 32, 98, 108, 111, 99, 107, 68, 105, 109, 0};
.global .align 1 .b8 $str2[59] = {67, 117, 100, 97, 58, 58, 99, 117, 100, 97, 95, 105, 110, 116, 114, 97, 95, 98, 108, 111, 99, 107, 95, 115, 99, 97, 110, 32, 114, 101, 113, 117, 105, 114, 101, 115, 32, 112, 111, 119, 101, 114, 45, 111, 102, 45, 116, 119, 111, 32, 98, 108, 111, 99, 107, 68, 105, 109, 0};

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0[104]
)
{
.local .align 8 .b8 __local_depot0[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<40>;
.reg .b16 %rs<4>;
.reg .b32 %r<206>;
.reg .f64 %fd<45>;
.reg .b64 %rd<123>;


mov.u64 %rd122, __local_depot0;
cvta.local.u64 %SP, %rd122;
ld.param.v2.u32 {%r44, %r45}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+48];
ld.param.v2.u32 {%r46, %r47}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+40];
ld.param.u64 %rd21, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+96];
ld.param.u64 %rd19, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+80];
ld.param.u64 %rd18, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+64];
ld.param.u64 %rd15, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+8];
ld.param.u64 %rd20, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+88];
ld.param.u8 %rs2, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+72];
cvta.to.global.u64 %rd1, %rd20;
mov.u32 %r205, %tid.y;
shl.b32 %r49, %r205, 1;
mul.wide.u32 %rd23, %r49, 4;
mov.u64 %rd24, sh;
add.s64 %rd2, %rd24, %rd23;
cvta.shared.u64 %rd25, %rd24;
add.s64 %rd26, %rd25, %rd23;
setp.eq.s64	%p3, %rd26, 0;
mov.u64 %rd120, 0;
@%p3 bra BB0_2;

mov.u64 %rd120, %rd2;
mov.u64 %rd27, 0;
st.shared.u64 [%rd2], %rd27;

BB0_2:
mov.u32 %r52, %nctaid.x;
setp.eq.s32	%p4, %r52, 0;
mov.u32 %r198, 0;
mov.u32 %r197, %r198;
@%p4 bra BB0_4;

mov.u32 %r53, %ctaid.x;
not.b32 %r54, %r46;
add.s32 %r55, %r47, %r54;
add.s32 %r57, %r55, %r52;
div.s32 %r58, %r57, %r52;
add.s32 %r59, %r58, %r45;
not.b32 %r60, %r45;
and.b32 %r61, %r59, %r60;
mad.lo.s32 %r62, %r61, %r53, %r46;
add.s32 %r63, %r62, %r61;
min.s32 %r197, %r47, %r62;
min.s32 %r198, %r47, %r63;

BB0_4:
add.s32 %r199, %r197, %r205;
setp.ge.s32	%p5, %r199, %r198;
@%p5 bra BB0_8;

cvta.to.global.u64 %rd5, %rd15;
mov.u32 %r6, %ntid.y;
ld.shared.f64 %fd43, [%rd120];

BB0_6:
mul.wide.s32 %rd28, %r199, 8;
add.s64 %rd29, %rd5, %rd28;
ld.global.f64 %fd7, [%rd29];
add.f64 %fd43, %fd7, %fd43;
add.s32 %r199, %r6, %r199;
setp.lt.s32	%p6, %r199, %r198;
@%p6 bra BB0_6;

st.shared.f64 [%rd120], %fd43;

BB0_8:
mul.wide.u32 %rd30, %r205, 8;
add.s64 %rd32, %rd24, %rd30;
ld.shared.f64 %fd4, [%rd32];
add.u64 %rd33, %SP, 0;
cvta.to.local.u64 %rd34, %rd33;
st.local.f64 [%rd34], %fd4;
bar.sync 0;
mov.u32 %r10, %ntid.x;
mul.lo.s32 %r11, %r10, %r205;
cvt.u64.u32	%rd35, %r11;
mov.u32 %r12, %tid.x;
cvt.u64.u32	%rd36, %r12;
add.s64 %rd37, %rd35, %rd36;
shl.b64 %rd38, %rd37, 3;
add.s64 %rd6, %rd24, %rd38;
st.shared.f64 [%rd6], %fd4;
setp.gt.s32	%p7, %r10, 31;
@%p7 bra BB0_13;

mov.u32 %r200, %r10;

BB0_10:
mov.u32 %r13, %r200;
mad.lo.s32 %r68, %r10, %r205, %r12;
and.b32 %r69, %r68, 31;
add.s32 %r70, %r13, %r69;
setp.gt.s32	%p8, %r70, 31;
@%p8 bra BB0_12;

cvt.s64.s32	%rd40, %r13;
mov.u32 %r72, %ntid.x;
mul.lo.s32 %r73, %r72, %r205;
cvt.u64.u32	%rd41, %r73;
add.s64 %rd43, %rd41, %rd36;
add.s64 %rd44, %rd40, %rd43;
shl.b64 %rd45, %rd44, 3;
add.s64 %rd47, %rd24, %rd45;
ld.volatile.shared.f64 %fd8, [%rd6];
ld.volatile.shared.f64 %fd9, [%rd47];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd6], %fd10;

BB0_12:
membar.cta;
shl.b32 %r14, %r13, 1;
setp.lt.s32	%p9, %r14, 32;
mov.u32 %r200, %r14;
@%p9 bra BB0_10;

BB0_13:
mov.u32 %r75, %ntid.x;
mul.lo.s32 %r76, %r75, %r205;
add.s32 %r78, %r76, %r12;
and.b32 %r79, %r78, 31;
neg.s32 %r80, %r79;
cvt.s64.s32	%rd48, %r80;
cvt.u64.u32	%rd49, %r76;
add.s64 %rd51, %rd49, %rd36;
add.s64 %rd52, %rd48, %rd51;
shl.b64 %rd53, %rd52, 3;
add.s64 %rd55, %rd24, %rd53;
ld.shared.f64 %fd11, [%rd55];
st.shared.f64 [%rd6], %fd11;
bar.sync 0;
setp.gt.u32	%p10, %r76, 31;
@%p10 bra BB0_22;

add.s32 %r16, %r11, %r12;
mov.u32 %r84, %tid.y;
mad.lo.s32 %r86, %r75, %r84, %r12;
shl.b32 %r87, %r86, 5;
mov.u32 %r88, %ntid.y;
mul.lo.s32 %r89, %r88, %r75;
setp.ge.u32	%p11, %r87, %r89;
@%p11 bra BB0_16;

mul.wide.u32 %rd56, %r87, 8;
add.s64 %rd58, %rd24, %rd56;
ld.shared.f64 %fd12, [%rd58];
st.shared.f64 [%rd6], %fd12;

BB0_16:
membar.cta;
and.b32 %r17, %r16, 31;
mov.u32 %r201, 1;
setp.lt.u32	%p12, %r89, 64;
@%p12 bra BB0_20;

BB0_17:
add.s32 %r99, %r201, %r17;
setp.gt.s32	%p13, %r99, 31;
@%p13 bra BB0_19;

cvt.s64.s32	%rd59, %r201;
mul.lo.s32 %r102, %r75, %r84;
cvt.u64.u32	%rd60, %r102;
add.s64 %rd62, %rd60, %rd36;
add.s64 %rd63, %rd59, %rd62;
shl.b64 %rd64, %rd63, 3;
add.s64 %rd66, %rd24, %rd64;
ld.volatile.shared.f64 %fd13, [%rd6];
ld.volatile.shared.f64 %fd14, [%rd66];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd6], %fd15;

BB0_19:
membar.cta;
shr.u32 %r107, %r89, 5;
shl.b32 %r201, %r201, 1;
setp.lt.s32	%p14, %r201, %r107;
@%p14 bra BB0_17;

BB0_20:
mul.lo.s32 %r111, %r75, %r84;
add.s32 %r112, %r111, %r12;
and.b32 %r113, %r112, 31;
neg.s32 %r114, %r113;
cvt.s64.s32	%rd67, %r114;
cvt.u64.u32	%rd68, %r111;
add.s64 %rd70, %rd68, %rd36;
add.s64 %rd71, %rd67, %rd70;
shl.b64 %rd72, %rd71, 3;
add.s64 %rd74, %rd24, %rd72;
ld.shared.f64 %fd16, [%rd74];
st.shared.f64 [%rd6], %fd16;
neg.s32 %r115, %r84;
setp.ne.s32	%p15, %r12, %r115;
@%p15 bra BB0_22;

ld.shared.f64 %fd17, [sh];
mov.u32 %r116, %ctaid.x;
cvta.to.global.u64 %rd75, %rd19;
mul.wide.u32 %rd76, %r116, 8;
add.s64 %rd77, %rd75, %rd76;
st.global.f64 [%rd77], %fd17;

BB0_22:
neg.s32 %r20, %r205;
bar.sync 0;
mov.u32 %r202, 0;
setp.ne.s32	%p16, %r12, %r20;
@%p16 bra BB0_24;

membar.gl;
atom.global.add.u32 %r120, [%rd1], 1;
add.s32 %r202, %r120, 1;

BB0_24:
setp.eq.s32	%p17, %r202, %r52;
selp.u32	%r24, 1, 0, %p17;
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r24, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r25, 1, 0, %p2; 
}
setp.eq.s32	%p19, %r25, 0;
mov.pred %p39, -1;
@%p19 bra BB0_47;

mov.u32 %r121, 0;
st.global.u32 [%rd1], %r121;
mov.u64 %rd79, 0;
st.local.u64 [%rd34], %rd79;
mad.lo.s32 %r125, %r75, %r205, %r12;
mov.f64 %fd44, 0d0000000000000000;
setp.ge.s32	%p20, %r125, %r52;
@%p20 bra BB0_28;

mov.u32 %r127, %ntid.y;
mul.lo.s32 %r26, %r127, %r75;
cvta.to.global.u64 %rd9, %rd19;
mov.u32 %r203, %r125;

BB0_27:
mov.u32 %r28, %r203;
mul.wide.s32 %rd80, %r28, 8;
add.s64 %rd81, %rd9, %rd80;
ld.local.f64 %fd19, [%rd34];
ld.volatile.global.f64 %fd20, [%rd81];
add.f64 %fd44, %fd20, %fd19;
st.local.f64 [%rd34], %fd44;
add.s32 %r29, %r26, %r28;
setp.lt.s32	%p21, %r29, %r52;
mov.u32 %r203, %r29;
@%p21 bra BB0_27;

BB0_28:
st.shared.f64 [%rd6], %fd44;
and.b32 %r30, %r125, 31;
add.s32 %r135, %r30, 1;
setp.gt.u32	%p22, %r135, 31;
@%p22 bra BB0_30;

ld.volatile.shared.f64 %fd21, [%rd6];
ld.volatile.shared.f64 %fd22, [%rd6+8];
add.f64 %fd23, %fd22, %fd21;
st.volatile.shared.f64 [%rd6], %fd23;

BB0_30:
membar.cta;
add.s32 %r141, %r30, 2;
setp.gt.u32	%p23, %r141, 31;
@%p23 bra BB0_32;

ld.volatile.shared.f64 %fd24, [%rd6];
ld.volatile.shared.f64 %fd25, [%rd6+16];
add.f64 %fd26, %fd25, %fd24;
st.volatile.shared.f64 [%rd6], %fd26;

BB0_32:
membar.cta;
add.s32 %r147, %r30, 4;
setp.gt.u32	%p24, %r147, 31;
@%p24 bra BB0_34;

ld.volatile.shared.f64 %fd27, [%rd6];
ld.volatile.shared.f64 %fd28, [%rd6+32];
add.f64 %fd29, %fd28, %fd27;
st.volatile.shared.f64 [%rd6], %fd29;

BB0_34:
membar.cta;
add.s32 %r153, %r30, 8;
setp.gt.u32	%p25, %r153, 31;
@%p25 bra BB0_36;

ld.volatile.shared.f64 %fd30, [%rd6];
ld.volatile.shared.f64 %fd31, [%rd6+64];
add.f64 %fd32, %fd31, %fd30;
st.volatile.shared.f64 [%rd6], %fd32;

BB0_36:
membar.cta;
add.s32 %r159, %r30, 16;
setp.gt.u32	%p26, %r159, 31;
@%p26 bra BB0_38;

ld.volatile.shared.f64 %fd33, [%rd6];
ld.volatile.shared.f64 %fd34, [%rd6+128];
add.f64 %fd35, %fd34, %fd33;
st.volatile.shared.f64 [%rd6], %fd35;

BB0_38:
setp.lt.u32	%p1, %r76, 32;
membar.cta;
ld.shared.f64 %fd36, [%rd55];
st.shared.f64 [%rd6], %fd36;
bar.sync 0;
mov.pred %p39, 0;
@!%p1 bra BB0_47;
bra.uni BB0_39;

BB0_39:
mov.u32 %r168, %ntid.y;
mul.lo.s32 %r31, %r168, %r75;
shl.b32 %r172, %r125, 5;
setp.ge.u32	%p28, %r172, %r31;
@%p28 bra BB0_41;

mul.wide.u32 %rd90, %r172, 8;
add.s64 %rd92, %rd24, %rd90;
ld.shared.f64 %fd37, [%rd92];
st.shared.f64 [%rd6], %fd37;

BB0_41:
membar.cta;
shr.u32 %r32, %r31, 5;
mov.u32 %r204, 1;
setp.lt.u32	%p29, %r31, 64;
@%p29 bra BB0_45;

BB0_42:
add.s32 %r179, %r204, %r30;
setp.gt.s32	%p30, %r179, 31;
@%p30 bra BB0_44;

cvt.s64.s32	%rd93, %r204;
add.s64 %rd97, %rd93, %rd51;
shl.b64 %rd98, %rd97, 3;
add.s64 %rd100, %rd24, %rd98;
ld.volatile.shared.f64 %fd38, [%rd6];
ld.volatile.shared.f64 %fd39, [%rd100];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd6], %fd40;

BB0_44:
membar.cta;
shl.b32 %r204, %r204, 1;
setp.lt.s32	%p31, %r204, %r32;
@%p31 bra BB0_42;

BB0_45:
ld.shared.f64 %fd41, [%rd55];
st.shared.f64 [%rd6], %fd41;
@%p16 bra BB0_47;

add.s32 %r193, %r168, -1;
mul.wide.u32 %rd109, %r193, 8;
add.s64 %rd111, %rd24, %rd109;
ld.shared.f64 %fd42, [sh];
st.shared.f64 [%rd111], %fd42;

BB0_47:
@%p39 bra BB0_53;

mov.u32 %r35, %ntid.y;
setp.eq.s16	%p35, %rs2, 0;
@%p35 bra BB0_50;

cvta.to.global.u64 %rd121, %rd18;
bra.uni BB0_51;

BB0_50:
setp.eq.s64	%p36, %rd21, 0;
selp.b64	%rd112, %rd19, %rd21, %p36;
cvta.to.global.u64 %rd121, %rd112;

BB0_51:
add.s32 %r194, %r35, 2147483647;
shl.b32 %r195, %r194, 1;
cvt.u64.u32	%rd13, %r195;
setp.gt.u32	%p37, %r205, 1;
@%p37 bra BB0_53;

BB0_52:
cvt.u64.u32	%rd113, %r205;
add.s64 %rd114, %rd113, %rd13;
shl.b64 %rd115, %rd114, 2;
add.s64 %rd117, %rd24, %rd115;
ld.shared.u32 %r196, [%rd117];
mul.wide.u32 %rd118, %r205, 4;
add.s64 %rd119, %rd121, %rd118;
st.global.u32 [%rd119], %r196;
add.s32 %r205, %r205, %r35;
setp.lt.u32	%p38, %r205, 2;
@%p38 bra BB0_52;

BB0_53:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl26MV_Sum_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEEiEENS_11RangePolicyIJSJ_iEEENS_11InvalidTypeESJ_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl26MV_Sum_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEEiEENS_11RangePolicyIJSJ_iEEENS_11InvalidTypeESJ_EEEEvT__param_0[128]
)
{
.local .align 1 .b8 __local_depot1[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<109>;
.reg .b16 %rs<4>;
.reg .b32 %r<383>;
.reg .f64 %fd<67>;
.reg .b64 %rd<282>;


mov.u64 %rd281, __local_depot1;
cvta.local.u64 %SP, %rd281;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl26MV_Sum_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEEiEENS_11RangePolicyIJSJ_iEEENS_11InvalidTypeESJ_EEEEvT__param_0;
ld.param.u64 %rd118, [%rd1+104];
cvta.to.global.u64 %rd2, %rd118;
ld.param.u32 %r1, [%rd1];
shl.b32 %r89, %r1, 1;
and.b32 %r2, %r89, 1073741822;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB1_5;

mov.u32 %r91, %tid.y;
mul.lo.s32 %r94, %r91, %r2;
mov.u64 %rd119, sh;
mul.wide.u32 %rd120, %r94, 4;
add.s64 %rd253, %rd119, %rd120;
cvta.shared.u64 %rd121, %rd119;
neg.s64 %rd122, %rd121;
sub.s64 %rd252, %rd122, %rd120;
mov.u32 %r348, 0;

BB1_2:
setp.eq.s64	%p3, %rd252, 0;
@%p3 bra BB1_4;

mov.u64 %rd123, 0;
st.shared.u64 [%rd253], %rd123;

BB1_4:
add.s32 %r348, %r348, 1;
add.s64 %rd253, %rd253, 8;
add.s64 %rd252, %rd252, -8;
setp.lt.s32	%p4, %r348, %r1;
@%p4 bra BB1_2;

BB1_5:
mov.u32 %r5, %nctaid.x;
setp.eq.s32	%p5, %r5, 0;
mov.u32 %r350, 0;
mov.u32 %r349, %r350;
@%p5 bra BB1_7;

ld.param.v2.u32 {%r97, %r98}, [%rd1+64];
ld.param.u32 %r101, [%rd1+76];
mov.u32 %r102, %ctaid.x;
not.b32 %r103, %r97;
add.s32 %r104, %r98, %r103;
add.s32 %r105, %r104, %r5;
div.s32 %r106, %r105, %r5;
add.s32 %r107, %r106, %r101;
not.b32 %r108, %r101;
and.b32 %r109, %r107, %r108;
mad.lo.s32 %r110, %r109, %r102, %r97;
add.s32 %r111, %r110, %r109;
min.s32 %r349, %r98, %r110;
min.s32 %r350, %r98, %r111;

BB1_7:
mov.u32 %r365, %tid.y;
add.s32 %r351, %r349, %r365;
mov.u32 %r11, %ntid.y;
setp.ge.s32	%p6, %r351, %r350;
@%p6 bra BB1_12;

ld.param.u64 %rd124, [%rd1+16];
cvta.to.global.u64 %rd9, %rd124;
ld.param.u64 %rd125, [%rd1+40];
mov.u32 %r114, %tid.y;
add.s32 %r12, %r114, %r349;
shl.b64 %rd10, %rd125, 3;
mul.lo.s32 %r117, %r114, %r2;
mul.wide.u32 %rd126, %r117, 4;
mov.u64 %rd127, sh;
add.s64 %rd11, %rd127, %rd126;
mov.u32 %r113, 0;
mov.u32 %r354, %r113;

BB1_9:
mov.u64 %rd254, %rd11;
mad.lo.s32 %r119, %r11, %r354, %r12;
mul.wide.s32 %rd128, %r119, 8;
add.s64 %rd255, %rd9, %rd128;
mov.u32 %r353, %r113;
@%p2 bra BB1_11;

BB1_10:
mov.u32 %r15, %r353;
ld.shared.f64 %fd1, [%rd254];
ld.global.f64 %fd2, [%rd255];
add.f64 %fd3, %fd2, %fd1;
st.shared.f64 [%rd254], %fd3;
add.s64 %rd255, %rd255, %rd10;
add.s64 %rd254, %rd254, 8;
add.s32 %r16, %r15, 1;
setp.lt.s32	%p8, %r16, %r1;
mov.u32 %r353, %r16;
@%p8 bra BB1_10;

BB1_11:
add.s32 %r351, %r11, %r351;
setp.lt.s32	%p9, %r351, %r350;
add.s32 %r354, %r354, 1;
@%p9 bra BB1_9;

BB1_12:
neg.s32 %r121, %r11;
and.b32 %r122, %r11, %r121;
clz.b32 %r19, %r122;
add.s32 %r20, %r11, -1;
and.b32 %r123, %r20, %r11;
setp.eq.s32	%p10, %r123, 0;
@%p10 bra BB1_14;

add.u64 %rd129, %SP, 0;
cvta.to.local.u64 %rd130, %rd129;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd130], %rs1;
mov.u64 %rd131, $str1;
cvta.global.u64 %rd132, %rd131;
mov.u32 %r124, 0;
mov.u64 %rd133, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd132;
.param .b64 param1;
st.param.b64	[param1+0], %rd129;
.param .b32 param2;
st.param.b32	[param2+0], %r124;
.param .b64 param3;
st.param.b64	[param3+0], %rd129;
.param .b64 param4;
st.param.b64	[param4+0], %rd133;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd130], %rs1;
mov.u64 %rd134, $str2;
cvta.global.u64 %rd135, %rd134;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd135;
.param .b64 param1;
st.param.b64	[param1+0], %rd129;
.param .b32 param2;
st.param.b32	[param2+0], %r124;
.param .b64 param3;
st.param.b64	[param3+0], %rd129;
.param .b64 param4;
st.param.b64	[param4+0], %rd133;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB1_14:
xor.b32 %r21, %r20, %r365;
membar.cta;
and.b32 %r126, %r365, 1;
setp.eq.b32	%p11, %r126, 1;
and.b32 %r127, %r20, 1;
setp.eq.b32	%p12, %r127, 1;
xor.pred %p13, %p12, %p11;
@%p13 bra BB1_18;

@%p2 bra BB1_18;

mov.u32 %r129, %tid.y;
mul.lo.s32 %r130, %r1, %r129;
mul.wide.u32 %rd136, %r130, 8;
mov.u64 %rd137, sh;
add.s64 %rd256, %rd137, %rd136;
mul.wide.u32 %rd138, %r1, 8;
neg.s64 %rd19, %rd138;
mov.u32 %r355, 0;

BB1_17:
add.s64 %rd139, %rd256, %rd19;
ld.volatile.shared.f64 %fd4, [%rd256];
ld.volatile.shared.f64 %fd5, [%rd139];
add.f64 %fd6, %fd5, %fd4;
st.volatile.shared.f64 [%rd256], %fd6;
add.s64 %rd256, %rd256, 8;
add.s32 %r355, %r355, 1;
setp.lt.s32	%p15, %r355, %r1;
@%p15 bra BB1_17;

BB1_18:
membar.cta;
and.b32 %r131, %r21, 3;
setp.ne.s32	%p16, %r131, 0;
@%p16 bra BB1_22;

@%p2 bra BB1_22;

mov.u32 %r133, %tid.y;
mul.lo.s32 %r134, %r1, %r133;
mul.wide.u32 %rd140, %r134, 8;
mov.u64 %rd141, sh;
add.s64 %rd257, %rd141, %rd140;
mul.wide.u32 %rd142, %r89, 8;
neg.s64 %rd23, %rd142;
mov.u32 %r356, 0;

BB1_21:
add.s64 %rd143, %rd257, %rd23;
ld.volatile.shared.f64 %fd7, [%rd257];
ld.volatile.shared.f64 %fd8, [%rd143];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd257], %fd9;
add.s64 %rd257, %rd257, 8;
add.s32 %r356, %r356, 1;
setp.lt.s32	%p18, %r356, %r1;
@%p18 bra BB1_21;

BB1_22:
membar.cta;
and.b32 %r136, %r21, 7;
setp.ne.s32	%p19, %r136, 0;
@%p19 bra BB1_26;

@%p2 bra BB1_26;

mov.u32 %r138, %tid.y;
mul.lo.s32 %r139, %r1, %r138;
mul.wide.u32 %rd144, %r139, 8;
mov.u64 %rd145, sh;
add.s64 %rd258, %rd145, %rd144;
shl.b32 %r140, %r1, 2;
mul.wide.u32 %rd146, %r140, 8;
neg.s64 %rd27, %rd146;
mov.u32 %r357, 0;

BB1_25:
add.s64 %rd147, %rd258, %rd27;
ld.volatile.shared.f64 %fd10, [%rd258];
ld.volatile.shared.f64 %fd11, [%rd147];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd258], %fd12;
add.s64 %rd258, %rd258, 8;
add.s32 %r357, %r357, 1;
setp.lt.s32	%p21, %r357, %r1;
@%p21 bra BB1_25;

BB1_26:
membar.cta;
and.b32 %r141, %r21, 15;
setp.ne.s32	%p22, %r141, 0;
@%p22 bra BB1_30;

@%p2 bra BB1_30;

mov.u32 %r143, %tid.y;
mul.lo.s32 %r144, %r1, %r143;
mul.wide.u32 %rd148, %r144, 8;
mov.u64 %rd149, sh;
add.s64 %rd259, %rd149, %rd148;
shl.b32 %r145, %r1, 3;
mul.wide.u32 %rd150, %r145, 8;
neg.s64 %rd31, %rd150;
mov.u32 %r358, 0;

BB1_29:
add.s64 %rd151, %rd259, %rd31;
ld.volatile.shared.f64 %fd13, [%rd259];
ld.volatile.shared.f64 %fd14, [%rd151];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd259], %fd15;
add.s64 %rd259, %rd259, 8;
add.s32 %r358, %r358, 1;
setp.lt.s32	%p24, %r358, %r1;
@%p24 bra BB1_29;

BB1_30:
membar.cta;
and.b32 %r146, %r21, 31;
setp.ne.s32	%p25, %r146, 0;
@%p25 bra BB1_34;

@%p2 bra BB1_34;

mov.u32 %r148, %tid.y;
mul.lo.s32 %r149, %r1, %r148;
mul.wide.u32 %rd152, %r149, 8;
mov.u64 %rd153, sh;
add.s64 %rd260, %rd153, %rd152;
shl.b32 %r150, %r1, 4;
mul.wide.u32 %rd154, %r150, 8;
neg.s64 %rd35, %rd154;
mov.u32 %r359, 0;

BB1_33:
add.s64 %rd155, %rd260, %rd35;
ld.volatile.shared.f64 %fd16, [%rd260];
ld.volatile.shared.f64 %fd17, [%rd155];
add.f64 %fd18, %fd17, %fd16;
st.volatile.shared.f64 [%rd260], %fd18;
add.s64 %rd260, %rd260, 8;
add.s32 %r359, %r359, 1;
setp.lt.s32	%p27, %r359, %r1;
@%p27 bra BB1_33;

BB1_34:
membar.cta;
bar.sync 0;
shl.b32 %r32, %r21, 5;
setp.ge.u32	%p28, %r32, %r11;
@%p28 bra BB1_60;

setp.lt.u32	%p29, %r20, 33;
@%p29 bra BB1_40;

mov.u32 %r155, %tid.y;
membar.cta;
and.b32 %r156, %r155, 1;
setp.eq.b32	%p30, %r156, 1;
setp.eq.b32	%p31, %r127, 1;
xor.pred %p32, %p31, %p30;
@%p32 bra BB1_40;

@%p2 bra BB1_40;

xor.b32 %r159, %r32, %r20;
mul.lo.s32 %r160, %r1, %r159;
mul.wide.u32 %rd156, %r160, 8;
mov.u64 %rd157, sh;
add.s64 %rd261, %rd157, %rd156;
shl.b32 %r161, %r1, 5;
mul.wide.u32 %rd158, %r161, 8;
neg.s64 %rd39, %rd158;
mov.u32 %r360, 0;

BB1_39:
add.s64 %rd159, %rd261, %rd39;
ld.volatile.shared.f64 %fd19, [%rd261];
ld.volatile.shared.f64 %fd20, [%rd159];
add.f64 %fd21, %fd20, %fd19;
st.volatile.shared.f64 [%rd261], %fd21;
add.s64 %rd261, %rd261, 8;
add.s32 %r360, %r360, 1;
setp.lt.s32	%p34, %r360, %r1;
@%p34 bra BB1_39;

BB1_40:
setp.lt.u32	%p35, %r20, 65;
@%p35 bra BB1_45;

mov.u32 %r166, %tid.y;
xor.b32 %r167, %r20, %r166;
and.b32 %r168, %r167, 3;
membar.cta;
setp.ne.s32	%p36, %r168, 0;
@%p36 bra BB1_45;

@%p2 bra BB1_45;

xor.b32 %r172, %r32, %r20;
mul.lo.s32 %r173, %r1, %r172;
mul.wide.u32 %rd160, %r173, 8;
mov.u64 %rd161, sh;
add.s64 %rd262, %rd161, %rd160;
shl.b32 %r174, %r1, 6;
mul.wide.u32 %rd162, %r174, 8;
neg.s64 %rd43, %rd162;
mov.u32 %r361, 0;

BB1_44:
add.s64 %rd163, %rd262, %rd43;
ld.volatile.shared.f64 %fd22, [%rd262];
ld.volatile.shared.f64 %fd23, [%rd163];
add.f64 %fd24, %fd23, %fd22;
st.volatile.shared.f64 [%rd262], %fd24;
add.s64 %rd262, %rd262, 8;
add.s32 %r361, %r361, 1;
setp.lt.s32	%p38, %r361, %r1;
@%p38 bra BB1_44;

BB1_45:
setp.lt.u32	%p39, %r20, 129;
@%p39 bra BB1_50;

mov.u32 %r179, %tid.y;
xor.b32 %r180, %r20, %r179;
and.b32 %r181, %r180, 7;
membar.cta;
setp.ne.s32	%p40, %r181, 0;
@%p40 bra BB1_50;

@%p2 bra BB1_50;

xor.b32 %r185, %r32, %r20;
mul.lo.s32 %r186, %r1, %r185;
mul.wide.u32 %rd164, %r186, 8;
mov.u64 %rd165, sh;
add.s64 %rd263, %rd165, %rd164;
shl.b32 %r187, %r1, 7;
mul.wide.u32 %rd166, %r187, 8;
neg.s64 %rd47, %rd166;
mov.u32 %r362, 0;

BB1_49:
add.s64 %rd167, %rd263, %rd47;
ld.volatile.shared.f64 %fd25, [%rd263];
ld.volatile.shared.f64 %fd26, [%rd167];
add.f64 %fd27, %fd26, %fd25;
st.volatile.shared.f64 [%rd263], %fd27;
add.s64 %rd263, %rd263, 8;
add.s32 %r362, %r362, 1;
setp.lt.s32	%p42, %r362, %r1;
@%p42 bra BB1_49;

BB1_50:
setp.lt.u32	%p43, %r20, 257;
@%p43 bra BB1_55;

mov.u32 %r192, %tid.y;
xor.b32 %r193, %r20, %r192;
and.b32 %r194, %r193, 15;
membar.cta;
setp.ne.s32	%p44, %r194, 0;
@%p44 bra BB1_55;

@%p2 bra BB1_55;

xor.b32 %r198, %r32, %r20;
mul.lo.s32 %r199, %r1, %r198;
mul.wide.u32 %rd168, %r199, 8;
mov.u64 %rd169, sh;
add.s64 %rd264, %rd169, %rd168;
shl.b32 %r200, %r1, 8;
mul.wide.u32 %rd170, %r200, 8;
neg.s64 %rd51, %rd170;
mov.u32 %r363, 0;

BB1_54:
add.s64 %rd171, %rd264, %rd51;
ld.volatile.shared.f64 %fd28, [%rd264];
ld.volatile.shared.f64 %fd29, [%rd171];
add.f64 %fd30, %fd29, %fd28;
st.volatile.shared.f64 [%rd264], %fd30;
add.s64 %rd264, %rd264, 8;
add.s32 %r363, %r363, 1;
setp.lt.s32	%p46, %r363, %r1;
@%p46 bra BB1_54;

BB1_55:
setp.lt.u32	%p47, %r20, 513;
@%p47 bra BB1_60;

mov.u32 %r205, %tid.y;
xor.b32 %r206, %r20, %r205;
and.b32 %r207, %r206, 31;
membar.cta;
setp.ne.s32	%p48, %r207, 0;
@%p48 bra BB1_60;

@%p2 bra BB1_60;

xor.b32 %r211, %r32, %r20;
mul.lo.s32 %r212, %r1, %r211;
mul.wide.u32 %rd172, %r212, 8;
mov.u64 %rd173, sh;
add.s64 %rd265, %rd173, %rd172;
shl.b32 %r213, %r1, 9;
mul.wide.u32 %rd174, %r213, 8;
neg.s64 %rd55, %rd174;
mov.u32 %r364, 0;

BB1_59:
add.s64 %rd175, %rd265, %rd55;
ld.volatile.shared.f64 %fd31, [%rd265];
ld.volatile.shared.f64 %fd32, [%rd175];
add.f64 %fd33, %fd32, %fd31;
st.volatile.shared.f64 [%rd265], %fd33;
add.s64 %rd265, %rd265, 8;
add.s32 %r364, %r364, 1;
setp.lt.s32	%p50, %r364, %r1;
@%p50 bra BB1_59;

BB1_60:
bar.sync 0;
mul.lo.s32 %r45, %r20, %r2;
cvt.u64.u32	%rd58, %r45;
mov.u32 %r215, %ctaid.x;
mul.lo.s32 %r216, %r215, %r2;
cvt.u64.u32	%rd59, %r216;
setp.ge.s32	%p51, %r365, %r2;
@%p51 bra BB1_62;

BB1_61:
cvt.s64.s32	%rd176, %r365;
add.s64 %rd177, %rd176, %rd58;
shl.b64 %rd178, %rd177, 2;
mov.u64 %rd179, sh;
add.s64 %rd180, %rd179, %rd178;
ld.shared.u32 %r217, [%rd180];
add.s64 %rd181, %rd176, %rd59;
shl.b64 %rd182, %rd181, 2;
add.s64 %rd183, %rd2, %rd182;
st.global.u32 [%rd183], %r217;
add.s32 %r365, %r365, %r11;
setp.lt.s32	%p52, %r365, %r2;
@%p52 bra BB1_61;

BB1_62:
mov.u32 %r382, %tid.y;
mov.u32 %r366, 0;
setp.ne.s32	%p53, %r382, 0;
@%p53 bra BB1_64;

ld.param.u64 %rd184, [%rd1+112];
cvta.to.global.u64 %rd185, %rd184;
add.s32 %r221, %r5, -1;
atom.global.inc.u32 %r222, [%rd185], %r221;
add.s32 %r223, %r222, 1;
setp.lt.u32	%p54, %r223, %r5;
selp.u32	%r366, 1, 0, %p54;

BB1_64:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r366, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r51, 1, 0, %p2; 
}
setp.ne.s32	%p55, %r51, 0;
@%p55 bra BB1_124;

mov.u32 %r224, 31;
sub.s32 %r225, %r224, %r19;
mov.u32 %r227, %tid.y;
mul.wide.u32 %rd186, %r5, %r227;
shr.u64 %rd60, %rd186, %r225;
cvt.u32.u64	%r368, %rd60;
add.s32 %r228, %r227, 1;
mul.wide.u32 %rd187, %r5, %r228;
shr.u64 %rd188, %rd187, %r225;
cvt.u32.u64	%r53, %rd188;
@%p2 bra BB1_70;

mul.lo.s32 %r233, %r227, %r2;
mov.u64 %rd189, sh;
mul.wide.u32 %rd190, %r233, 4;
add.s64 %rd267, %rd189, %rd190;
cvta.shared.u64 %rd191, %rd189;
neg.s64 %rd192, %rd191;
sub.s64 %rd266, %rd192, %rd190;
mov.u32 %r367, 0;

BB1_67:
setp.eq.s64	%p57, %rd266, 0;
@%p57 bra BB1_69;

mov.u64 %rd193, 0;
st.shared.u64 [%rd267], %rd193;

BB1_69:
add.s32 %r367, %r367, 1;
add.s64 %rd267, %rd267, 8;
add.s64 %rd266, %rd266, -8;
setp.lt.s32	%p58, %r367, %r1;
@%p58 bra BB1_67;

BB1_70:
setp.ge.u32	%p59, %r368, %r53;
@%p59 bra BB1_75;

mul.lo.s32 %r237, %r227, %r2;
mul.wide.u32 %rd194, %r237, 4;
mov.u64 %rd195, sh;
add.s64 %rd67, %rd195, %rd194;
cvt.u32.u64	%r238, %rd60;
mul.lo.s32 %r57, %r2, %r238;
mov.u32 %r234, 0;
mov.u32 %r371, %r234;

BB1_72:
mov.u64 %rd269, %rd67;
mad.lo.s32 %r240, %r2, %r371, %r57;
mul.wide.u32 %rd196, %r240, 4;
add.s64 %rd268, %rd2, %rd196;
mov.u32 %r370, %r234;
@%p2 bra BB1_74;

BB1_73:
mov.u32 %r60, %r370;
ld.volatile.shared.f64 %fd34, [%rd269];
ld.volatile.global.f64 %fd35, [%rd268];
add.f64 %fd36, %fd35, %fd34;
st.volatile.shared.f64 [%rd269], %fd36;
add.s64 %rd269, %rd269, 8;
add.s64 %rd268, %rd268, 8;
add.s32 %r61, %r60, 1;
setp.lt.s32	%p61, %r61, %r1;
mov.u32 %r370, %r61;
@%p61 bra BB1_73;

BB1_74:
add.s32 %r368, %r368, 1;
setp.lt.u32	%p62, %r368, %r53;
add.s32 %r371, %r371, 1;
@%p62 bra BB1_72;

BB1_75:
@%p10 bra BB1_77;

add.u64 %rd197, %SP, 0;
cvta.to.local.u64 %rd198, %rd197;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd198], %rs2;
mov.u64 %rd199, $str2;
cvta.global.u64 %rd200, %rd199;
mov.u32 %r244, 0;
mov.u64 %rd201, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd200;
.param .b64 param1;
st.param.b64	[param1+0], %rd197;
.param .b32 param2;
st.param.b32	[param2+0], %r244;
.param .b64 param3;
st.param.b64	[param3+0], %rd197;
.param .b64 param4;
st.param.b64	[param4+0], %rd201;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB1_77:
membar.cta;
and.b32 %r248, %r227, 1;
setp.eq.b32	%p64, %r248, 1;
setp.eq.b32	%p65, %r127, 1;
xor.pred %p66, %p65, %p64;
@%p66 bra BB1_81;

@%p2 bra BB1_81;

mul.lo.s32 %r252, %r1, %r227;
mul.wide.u32 %rd202, %r252, 8;
mov.u64 %rd203, sh;
add.s64 %rd270, %rd203, %rd202;
mul.wide.u32 %rd204, %r1, 8;
neg.s64 %rd75, %rd204;
mov.u32 %r372, 0;

BB1_80:
add.s64 %rd205, %rd270, %rd75;
ld.volatile.shared.f64 %fd37, [%rd270];
ld.volatile.shared.f64 %fd38, [%rd205];
add.f64 %fd39, %fd38, %fd37;
st.volatile.shared.f64 [%rd270], %fd39;
add.s64 %rd270, %rd270, 8;
add.s32 %r372, %r372, 1;
setp.lt.s32	%p68, %r372, %r1;
@%p68 bra BB1_80;

BB1_81:
xor.b32 %r256, %r20, %r227;
and.b32 %r257, %r256, 3;
membar.cta;
setp.ne.s32	%p69, %r257, 0;
@%p69 bra BB1_85;

@%p2 bra BB1_85;

mul.lo.s32 %r260, %r1, %r227;
mul.wide.u32 %rd206, %r260, 8;
mov.u64 %rd207, sh;
add.s64 %rd271, %rd207, %rd206;
mul.wide.u32 %rd208, %r89, 8;
neg.s64 %rd79, %rd208;
mov.u32 %r373, 0;

BB1_84:
add.s64 %rd209, %rd271, %rd79;
ld.volatile.shared.f64 %fd40, [%rd271];
ld.volatile.shared.f64 %fd41, [%rd209];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd271], %fd42;
add.s64 %rd271, %rd271, 8;
add.s32 %r373, %r373, 1;
setp.lt.s32	%p71, %r373, %r1;
@%p71 bra BB1_84;

BB1_85:
and.b32 %r266, %r256, 7;
membar.cta;
setp.ne.s32	%p72, %r266, 0;
@%p72 bra BB1_89;

@%p2 bra BB1_89;

mul.lo.s32 %r269, %r1, %r227;
mul.wide.u32 %rd210, %r269, 8;
mov.u64 %rd211, sh;
add.s64 %rd272, %rd211, %rd210;
shl.b32 %r270, %r1, 2;
mul.wide.u32 %rd212, %r270, 8;
neg.s64 %rd83, %rd212;
mov.u32 %r374, 0;

BB1_88:
add.s64 %rd213, %rd272, %rd83;
ld.volatile.shared.f64 %fd43, [%rd272];
ld.volatile.shared.f64 %fd44, [%rd213];
add.f64 %fd45, %fd44, %fd43;
st.volatile.shared.f64 [%rd272], %fd45;
add.s64 %rd272, %rd272, 8;
add.s32 %r374, %r374, 1;
setp.lt.s32	%p74, %r374, %r1;
@%p74 bra BB1_88;

BB1_89:
and.b32 %r275, %r256, 15;
membar.cta;
setp.ne.s32	%p75, %r275, 0;
@%p75 bra BB1_93;

@%p2 bra BB1_93;

mul.lo.s32 %r278, %r1, %r227;
mul.wide.u32 %rd214, %r278, 8;
mov.u64 %rd215, sh;
add.s64 %rd273, %rd215, %rd214;
shl.b32 %r279, %r1, 3;
mul.wide.u32 %rd216, %r279, 8;
neg.s64 %rd87, %rd216;
mov.u32 %r375, 0;

BB1_92:
add.s64 %rd217, %rd273, %rd87;
ld.volatile.shared.f64 %fd46, [%rd273];
ld.volatile.shared.f64 %fd47, [%rd217];
add.f64 %fd48, %fd47, %fd46;
st.volatile.shared.f64 [%rd273], %fd48;
add.s64 %rd273, %rd273, 8;
add.s32 %r375, %r375, 1;
setp.lt.s32	%p77, %r375, %r1;
@%p77 bra BB1_92;

BB1_93:
and.b32 %r284, %r256, 31;
membar.cta;
setp.ne.s32	%p78, %r284, 0;
@%p78 bra BB1_97;

@%p2 bra BB1_97;

mul.lo.s32 %r287, %r1, %r227;
mul.wide.u32 %rd218, %r287, 8;
mov.u64 %rd219, sh;
add.s64 %rd274, %rd219, %rd218;
shl.b32 %r288, %r1, 4;
mul.wide.u32 %rd220, %r288, 8;
neg.s64 %rd91, %rd220;
mov.u32 %r376, 0;

BB1_96:
add.s64 %rd221, %rd274, %rd91;
ld.volatile.shared.f64 %fd49, [%rd274];
ld.volatile.shared.f64 %fd50, [%rd221];
add.f64 %fd51, %fd50, %fd49;
st.volatile.shared.f64 [%rd274], %fd51;
add.s64 %rd274, %rd274, 8;
add.s32 %r376, %r376, 1;
setp.lt.s32	%p80, %r376, %r1;
@%p80 bra BB1_96;

BB1_97:
shl.b32 %r293, %r256, 5;
setp.lt.u32	%p1, %r293, %r11;
membar.cta;
bar.sync 0;
@!%p1 bra BB1_123;
bra.uni BB1_98;

BB1_98:
xor.b32 %r74, %r293, %r20;
setp.lt.u32	%p81, %r20, 33;
@%p81 bra BB1_103;

membar.cta;
setp.eq.b32	%p82, %r248, 1;
setp.eq.b32	%p83, %r127, 1;
xor.pred %p84, %p83, %p82;
@%p84 bra BB1_103;

@%p2 bra BB1_103;

mul.lo.s32 %r305, %r1, %r74;
mul.wide.u32 %rd222, %r305, 8;
mov.u64 %rd223, sh;
add.s64 %rd275, %rd223, %rd222;
shl.b32 %r306, %r1, 5;
mul.wide.u32 %rd224, %r306, 8;
neg.s64 %rd95, %rd224;
mov.u32 %r377, 0;

BB1_102:
add.s64 %rd225, %rd275, %rd95;
ld.volatile.shared.f64 %fd52, [%rd275];
ld.volatile.shared.f64 %fd53, [%rd225];
add.f64 %fd54, %fd53, %fd52;
st.volatile.shared.f64 [%rd275], %fd54;
add.s64 %rd275, %rd275, 8;
add.s32 %r377, %r377, 1;
setp.lt.s32	%p86, %r377, %r1;
@%p86 bra BB1_102;

BB1_103:
setp.lt.u32	%p87, %r20, 65;
@%p87 bra BB1_108;

membar.cta;
@%p69 bra BB1_108;

@%p2 bra BB1_108;

mul.lo.s32 %r315, %r1, %r74;
mul.wide.u32 %rd226, %r315, 8;
mov.u64 %rd227, sh;
add.s64 %rd276, %rd227, %rd226;
shl.b32 %r316, %r1, 6;
mul.wide.u32 %rd228, %r316, 8;
neg.s64 %rd99, %rd228;
mov.u32 %r378, 0;

BB1_107:
add.s64 %rd229, %rd276, %rd99;
ld.volatile.shared.f64 %fd55, [%rd276];
ld.volatile.shared.f64 %fd56, [%rd229];
add.f64 %fd57, %fd56, %fd55;
st.volatile.shared.f64 [%rd276], %fd57;
add.s64 %rd276, %rd276, 8;
add.s32 %r378, %r378, 1;
setp.lt.s32	%p90, %r378, %r1;
@%p90 bra BB1_107;

BB1_108:
setp.lt.u32	%p91, %r20, 129;
@%p91 bra BB1_113;

membar.cta;
@%p72 bra BB1_113;

@%p2 bra BB1_113;

mul.lo.s32 %r325, %r1, %r74;
mul.wide.u32 %rd230, %r325, 8;
mov.u64 %rd231, sh;
add.s64 %rd277, %rd231, %rd230;
shl.b32 %r326, %r1, 7;
mul.wide.u32 %rd232, %r326, 8;
neg.s64 %rd103, %rd232;
mov.u32 %r379, 0;

BB1_112:
add.s64 %rd233, %rd277, %rd103;
ld.volatile.shared.f64 %fd58, [%rd277];
ld.volatile.shared.f64 %fd59, [%rd233];
add.f64 %fd60, %fd59, %fd58;
st.volatile.shared.f64 [%rd277], %fd60;
add.s64 %rd277, %rd277, 8;
add.s32 %r379, %r379, 1;
setp.lt.s32	%p94, %r379, %r1;
@%p94 bra BB1_112;

BB1_113:
setp.lt.u32	%p95, %r20, 257;
@%p95 bra BB1_118;

membar.cta;
@%p75 bra BB1_118;

@%p2 bra BB1_118;

mul.lo.s32 %r335, %r1, %r74;
mul.wide.u32 %rd234, %r335, 8;
mov.u64 %rd235, sh;
add.s64 %rd278, %rd235, %rd234;
shl.b32 %r336, %r1, 8;
mul.wide.u32 %rd236, %r336, 8;
neg.s64 %rd107, %rd236;
mov.u32 %r380, 0;

BB1_117:
add.s64 %rd237, %rd278, %rd107;
ld.volatile.shared.f64 %fd61, [%rd278];
ld.volatile.shared.f64 %fd62, [%rd237];
add.f64 %fd63, %fd62, %fd61;
st.volatile.shared.f64 [%rd278], %fd63;
add.s64 %rd278, %rd278, 8;
add.s32 %r380, %r380, 1;
setp.lt.s32	%p98, %r380, %r1;
@%p98 bra BB1_117;

BB1_118:
setp.lt.u32	%p99, %r20, 513;
@%p99 bra BB1_123;

membar.cta;
@%p78 bra BB1_123;

@%p2 bra BB1_123;

mul.lo.s32 %r345, %r1, %r74;
mul.wide.u32 %rd238, %r345, 8;
mov.u64 %rd239, sh;
add.s64 %rd279, %rd239, %rd238;
shl.b32 %r346, %r1, 9;
mul.wide.u32 %rd240, %r346, 8;
neg.s64 %rd111, %rd240;
mov.u32 %r381, 0;

BB1_122:
add.s64 %rd241, %rd279, %rd111;
ld.volatile.shared.f64 %fd64, [%rd279];
ld.volatile.shared.f64 %fd65, [%rd241];
add.f64 %fd66, %fd65, %fd64;
st.volatile.shared.f64 [%rd279], %fd66;
add.s64 %rd279, %rd279, 8;
add.s32 %r381, %r381, 1;
setp.lt.s32	%p102, %r381, %r1;
@%p102 bra BB1_122;

BB1_123:
bar.sync 0;

BB1_124:
@%p55 bra BB1_132;

ld.param.u8 %rs3, [%rd1+96];
setp.eq.s16	%p104, %rs3, 0;
@%p104 bra BB1_127;

ld.param.u64 %rd242, [%rd1+88];
cvta.to.global.u64 %rd280, %rd242;
bra.uni BB1_128;

BB1_127:
ld.param.u64 %rd243, [%rd1+120];
setp.eq.s64	%p105, %rd243, 0;
cvta.to.global.u64 %rd244, %rd243;
selp.b64	%rd280, %rd2, %rd244, %p105;

BB1_128:
setp.lt.u32	%p106, %r2, 33;
@%p106 bra BB1_130;

bar.sync 0;

BB1_130:
setp.ge.u32	%p107, %r382, %r2;
@%p107 bra BB1_132;

BB1_131:
cvt.u64.u32	%rd245, %r382;
add.s64 %rd246, %rd245, %rd58;
shl.b64 %rd247, %rd246, 2;
mov.u64 %rd248, sh;
add.s64 %rd249, %rd248, %rd247;
ld.shared.u32 %r347, [%rd249];
mul.wide.u32 %rd250, %r382, 4;
add.s64 %rd251, %rd280, %rd250;
st.global.u32 [%rd251], %r347;
add.s32 %r382, %r382, %r11;
setp.lt.u32	%p108, %r382, %r2;
@%p108 bra BB1_131;

BB1_132:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0[120]
)
{
.local .align 8 .b8 __local_depot2[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<41>;
.reg .b16 %rs<4>;
.reg .b32 %r<184>;
.reg .f64 %fd<45>;
.reg .b64 %rd<168>;


mov.u64 %rd167, __local_depot2;
cvta.local.u64 %SP, %rd167;
ld.param.u64 %rd39, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0+112];
ld.param.u64 %rd37, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0+96];
ld.param.u64 %rd36, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0+80];
ld.param.u64 %rd35, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0+64];
ld.param.u64 %rd33, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0+48];
ld.param.u64 %rd32, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0+40];
ld.param.u64 %rd29, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0+8];
ld.param.u64 %rd38, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0+104];
ld.param.u8 %rs2, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0+88];
cvta.to.global.u64 %rd1, %rd38;
mov.u32 %r183, %tid.y;
shl.b32 %r32, %r183, 1;
mul.wide.u32 %rd41, %r32, 4;
mov.u64 %rd42, sh;
add.s64 %rd2, %rd42, %rd41;
cvta.shared.u64 %rd43, %rd42;
add.s64 %rd44, %rd43, %rd41;
setp.eq.s64	%p3, %rd44, 0;
mov.u64 %rd40, 0;
mov.u64 %rd164, %rd40;
@%p3 bra BB2_2;

mov.u64 %rd3, %rd2;
mov.u64 %rd45, 0;
st.shared.u64 [%rd2], %rd45;
mov.u64 %rd164, %rd3;

BB2_2:
mov.u64 %rd4, %rd164;
mov.u32 %r33, %nctaid.x;
setp.eq.s32	%p4, %r33, 0;
mov.u64 %rd161, %rd40;
mov.u64 %rd163, %rd40;
@%p4 bra BB2_7;

sub.s64 %rd48, %rd33, %rd32;
add.s32 %r35, %r33, -1;
cvt.s64.s32	%rd49, %r35;
add.s64 %rd50, %rd48, %rd49;
cvt.s64.s32	%rd51, %r33;
or.b64 %rd52, %rd50, %rd51;
and.b64 %rd53, %rd52, -4294967296;
setp.eq.s64	%p5, %rd53, 0;
@%p5 bra BB2_5;

div.s64 %rd160, %rd50, %rd51;
bra.uni BB2_6;

BB2_5:
cvt.u64.u32	%rd58, %r35;
add.s64 %rd60, %rd48, %rd58;
cvt.u32.u64	%r40, %rd60;
div.u32 %r41, %r40, %r33;
cvt.u64.u32	%rd160, %r41;

BB2_6:
not.b64 %rd61, %rd35;
add.s64 %rd62, %rd160, %rd35;
and.b64 %rd63, %rd62, %rd61;
mov.u32 %r42, %ctaid.x;
cvt.s64.s32	%rd64, %r42;
mul.lo.s64 %rd65, %rd63, %rd64;
add.s64 %rd66, %rd65, %rd32;
add.s64 %rd67, %rd66, %rd63;
min.s64 %rd161, %rd33, %rd66;
min.s64 %rd163, %rd33, %rd67;

BB2_7:
cvt.u64.u32	%rd14, %r183;
add.s64 %rd165, %rd161, %rd14;
setp.ge.s64	%p6, %rd165, %rd163;
@%p6 bra BB2_11;

cvta.to.global.u64 %rd16, %rd29;
mov.u32 %r44, %ntid.y;
cvt.u64.u32	%rd17, %r44;
ld.shared.f64 %fd43, [%rd4];

BB2_9:
shl.b64 %rd68, %rd165, 3;
add.s64 %rd69, %rd16, %rd68;
ld.global.f64 %fd7, [%rd69];
add.f64 %fd43, %fd7, %fd43;
add.s64 %rd165, %rd17, %rd165;
setp.lt.s64	%p7, %rd165, %rd163;
@%p7 bra BB2_9;

st.shared.f64 [%rd4], %fd43;

BB2_11:
shl.b64 %rd70, %rd14, 3;
add.s64 %rd72, %rd42, %rd70;
ld.shared.f64 %fd4, [%rd72];
add.u64 %rd73, %SP, 0;
cvta.to.local.u64 %rd74, %rd73;
st.local.f64 [%rd74], %fd4;
bar.sync 0;
mov.u32 %r1, %ntid.x;
mul.lo.s32 %r2, %r1, %r183;
cvt.u64.u32	%rd75, %r2;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd76, %r3;
add.s64 %rd77, %rd75, %rd76;
shl.b64 %rd78, %rd77, 3;
add.s64 %rd20, %rd42, %rd78;
st.shared.f64 [%rd20], %fd4;
setp.gt.s32	%p8, %r1, 31;
@%p8 bra BB2_16;

mov.u32 %r178, %r1;

BB2_13:
mov.u32 %r4, %r178;
mad.lo.s32 %r49, %r1, %r183, %r3;
and.b32 %r50, %r49, 31;
add.s32 %r51, %r4, %r50;
setp.gt.s32	%p9, %r51, 31;
@%p9 bra BB2_15;

cvt.s64.s32	%rd80, %r4;
mov.u32 %r53, %ntid.x;
mul.lo.s32 %r54, %r53, %r183;
cvt.u64.u32	%rd81, %r54;
add.s64 %rd83, %rd81, %rd76;
add.s64 %rd84, %rd80, %rd83;
shl.b64 %rd85, %rd84, 3;
add.s64 %rd87, %rd42, %rd85;
ld.volatile.shared.f64 %fd8, [%rd20];
ld.volatile.shared.f64 %fd9, [%rd87];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd20], %fd10;

BB2_15:
membar.cta;
shl.b32 %r5, %r4, 1;
setp.lt.s32	%p10, %r5, 32;
mov.u32 %r178, %r5;
@%p10 bra BB2_13;

BB2_16:
mov.u32 %r56, %ntid.x;
mul.lo.s32 %r57, %r56, %r183;
add.s32 %r59, %r57, %r3;
and.b32 %r60, %r59, 31;
neg.s32 %r61, %r60;
cvt.s64.s32	%rd88, %r61;
cvt.u64.u32	%rd89, %r57;
add.s64 %rd91, %rd89, %rd76;
add.s64 %rd92, %rd88, %rd91;
shl.b64 %rd93, %rd92, 3;
add.s64 %rd95, %rd42, %rd93;
ld.shared.f64 %fd11, [%rd95];
st.shared.f64 [%rd20], %fd11;
bar.sync 0;
setp.gt.u32	%p11, %r57, 31;
@%p11 bra BB2_25;

add.s32 %r7, %r2, %r3;
mov.u32 %r65, %tid.y;
mad.lo.s32 %r67, %r56, %r65, %r3;
shl.b32 %r68, %r67, 5;
mov.u32 %r69, %ntid.y;
mul.lo.s32 %r70, %r69, %r56;
setp.ge.u32	%p12, %r68, %r70;
@%p12 bra BB2_19;

mul.wide.u32 %rd96, %r68, 8;
add.s64 %rd98, %rd42, %rd96;
ld.shared.f64 %fd12, [%rd98];
st.shared.f64 [%rd20], %fd12;

BB2_19:
membar.cta;
and.b32 %r8, %r7, 31;
mov.u32 %r179, 1;
setp.lt.u32	%p13, %r70, 64;
@%p13 bra BB2_23;

BB2_20:
add.s32 %r80, %r179, %r8;
setp.gt.s32	%p14, %r80, 31;
@%p14 bra BB2_22;

cvt.s64.s32	%rd99, %r179;
mul.lo.s32 %r83, %r56, %r65;
cvt.u64.u32	%rd100, %r83;
add.s64 %rd102, %rd100, %rd76;
add.s64 %rd103, %rd99, %rd102;
shl.b64 %rd104, %rd103, 3;
add.s64 %rd106, %rd42, %rd104;
ld.volatile.shared.f64 %fd13, [%rd20];
ld.volatile.shared.f64 %fd14, [%rd106];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd20], %fd15;

BB2_22:
membar.cta;
shr.u32 %r88, %r70, 5;
shl.b32 %r179, %r179, 1;
setp.lt.s32	%p15, %r179, %r88;
@%p15 bra BB2_20;

BB2_23:
mul.lo.s32 %r92, %r56, %r65;
add.s32 %r93, %r92, %r3;
and.b32 %r94, %r93, 31;
neg.s32 %r95, %r94;
cvt.s64.s32	%rd107, %r95;
cvt.u64.u32	%rd108, %r92;
add.s64 %rd110, %rd108, %rd76;
add.s64 %rd111, %rd107, %rd110;
shl.b64 %rd112, %rd111, 3;
add.s64 %rd114, %rd42, %rd112;
ld.shared.f64 %fd16, [%rd114];
st.shared.f64 [%rd20], %fd16;
neg.s32 %r96, %r65;
setp.ne.s32	%p16, %r3, %r96;
@%p16 bra BB2_25;

ld.shared.f64 %fd17, [sh];
mov.u32 %r97, %ctaid.x;
cvta.to.global.u64 %rd115, %rd37;
mul.wide.u32 %rd116, %r97, 8;
add.s64 %rd117, %rd115, %rd116;
st.global.f64 [%rd117], %fd17;

BB2_25:
neg.s32 %r11, %r183;
bar.sync 0;
mov.u32 %r180, 0;
setp.ne.s32	%p17, %r3, %r11;
@%p17 bra BB2_27;

membar.gl;
atom.global.add.u32 %r101, [%rd1], 1;
add.s32 %r180, %r101, 1;

BB2_27:
setp.eq.s32	%p18, %r180, %r33;
selp.u32	%r15, 1, 0, %p18;
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r15, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r16, 1, 0, %p2; 
}
setp.eq.s32	%p20, %r16, 0;
mov.pred %p40, -1;
@%p20 bra BB2_50;

mov.u32 %r102, 0;
st.global.u32 [%rd1], %r102;
mov.u64 %rd119, 0;
st.local.u64 [%rd74], %rd119;
mad.lo.s32 %r106, %r56, %r183, %r3;
mov.f64 %fd44, 0d0000000000000000;
setp.ge.s32	%p21, %r106, %r33;
@%p21 bra BB2_31;

mov.u32 %r108, %ntid.y;
mul.lo.s32 %r17, %r108, %r56;
cvta.to.global.u64 %rd23, %rd37;
mov.u32 %r181, %r106;

BB2_30:
mov.u32 %r19, %r181;
mul.wide.s32 %rd120, %r19, 8;
add.s64 %rd121, %rd23, %rd120;
ld.local.f64 %fd19, [%rd74];
ld.volatile.global.f64 %fd20, [%rd121];
add.f64 %fd44, %fd20, %fd19;
st.local.f64 [%rd74], %fd44;
add.s32 %r20, %r17, %r19;
setp.lt.s32	%p22, %r20, %r33;
mov.u32 %r181, %r20;
@%p22 bra BB2_30;

BB2_31:
st.shared.f64 [%rd20], %fd44;
and.b32 %r21, %r106, 31;
add.s32 %r116, %r21, 1;
setp.gt.u32	%p23, %r116, 31;
@%p23 bra BB2_33;

ld.volatile.shared.f64 %fd21, [%rd20];
ld.volatile.shared.f64 %fd22, [%rd20+8];
add.f64 %fd23, %fd22, %fd21;
st.volatile.shared.f64 [%rd20], %fd23;

BB2_33:
membar.cta;
add.s32 %r122, %r21, 2;
setp.gt.u32	%p24, %r122, 31;
@%p24 bra BB2_35;

ld.volatile.shared.f64 %fd24, [%rd20];
ld.volatile.shared.f64 %fd25, [%rd20+16];
add.f64 %fd26, %fd25, %fd24;
st.volatile.shared.f64 [%rd20], %fd26;

BB2_35:
membar.cta;
add.s32 %r128, %r21, 4;
setp.gt.u32	%p25, %r128, 31;
@%p25 bra BB2_37;

ld.volatile.shared.f64 %fd27, [%rd20];
ld.volatile.shared.f64 %fd28, [%rd20+32];
add.f64 %fd29, %fd28, %fd27;
st.volatile.shared.f64 [%rd20], %fd29;

BB2_37:
membar.cta;
add.s32 %r134, %r21, 8;
setp.gt.u32	%p26, %r134, 31;
@%p26 bra BB2_39;

ld.volatile.shared.f64 %fd30, [%rd20];
ld.volatile.shared.f64 %fd31, [%rd20+64];
add.f64 %fd32, %fd31, %fd30;
st.volatile.shared.f64 [%rd20], %fd32;

BB2_39:
membar.cta;
add.s32 %r140, %r21, 16;
setp.gt.u32	%p27, %r140, 31;
@%p27 bra BB2_41;

ld.volatile.shared.f64 %fd33, [%rd20];
ld.volatile.shared.f64 %fd34, [%rd20+128];
add.f64 %fd35, %fd34, %fd33;
st.volatile.shared.f64 [%rd20], %fd35;

BB2_41:
setp.lt.u32	%p1, %r57, 32;
membar.cta;
ld.shared.f64 %fd36, [%rd95];
st.shared.f64 [%rd20], %fd36;
bar.sync 0;
mov.pred %p40, 0;
@!%p1 bra BB2_50;
bra.uni BB2_42;

BB2_42:
mov.u32 %r149, %ntid.y;
mul.lo.s32 %r22, %r149, %r56;
shl.b32 %r153, %r106, 5;
setp.ge.u32	%p29, %r153, %r22;
@%p29 bra BB2_44;

mul.wide.u32 %rd130, %r153, 8;
add.s64 %rd132, %rd42, %rd130;
ld.shared.f64 %fd37, [%rd132];
st.shared.f64 [%rd20], %fd37;

BB2_44:
membar.cta;
shr.u32 %r23, %r22, 5;
mov.u32 %r182, 1;
setp.lt.u32	%p30, %r22, 64;
@%p30 bra BB2_48;

BB2_45:
add.s32 %r160, %r182, %r21;
setp.gt.s32	%p31, %r160, 31;
@%p31 bra BB2_47;

cvt.s64.s32	%rd133, %r182;
add.s64 %rd137, %rd133, %rd91;
shl.b64 %rd138, %rd137, 3;
add.s64 %rd140, %rd42, %rd138;
ld.volatile.shared.f64 %fd38, [%rd20];
ld.volatile.shared.f64 %fd39, [%rd140];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd20], %fd40;

BB2_47:
membar.cta;
shl.b32 %r182, %r182, 1;
setp.lt.s32	%p32, %r182, %r23;
@%p32 bra BB2_45;

BB2_48:
ld.shared.f64 %fd41, [%rd95];
st.shared.f64 [%rd20], %fd41;
@%p17 bra BB2_50;

add.s32 %r174, %r149, -1;
mul.wide.u32 %rd149, %r174, 8;
add.s64 %rd151, %rd42, %rd149;
ld.shared.f64 %fd42, [sh];
st.shared.f64 [%rd151], %fd42;

BB2_50:
@%p40 bra BB2_56;

mov.u32 %r26, %ntid.y;
setp.eq.s16	%p36, %rs2, 0;
@%p36 bra BB2_53;

cvta.to.global.u64 %rd166, %rd36;
bra.uni BB2_54;

BB2_53:
setp.eq.s64	%p37, %rd39, 0;
selp.b64	%rd152, %rd37, %rd39, %p37;
cvta.to.global.u64 %rd166, %rd152;

BB2_54:
add.s32 %r175, %r26, 2147483647;
shl.b32 %r176, %r175, 1;
cvt.u64.u32	%rd27, %r176;
setp.gt.u32	%p38, %r183, 1;
@%p38 bra BB2_56;

BB2_55:
cvt.u64.u32	%rd153, %r183;
add.s64 %rd154, %rd153, %rd27;
shl.b64 %rd155, %rd154, 2;
add.s64 %rd157, %rd42, %rd155;
ld.shared.u32 %r177, [%rd157];
mul.wide.u32 %rd158, %r183, 4;
add.s64 %rd159, %rd166, %rd158;
st.global.u32 [%rd159], %r177;
add.s32 %r183, %r183, %r26;
setp.lt.u32	%p39, %r183, 2;
@%p39 bra BB2_55;

BB2_56:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl26MV_Sum_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEElEENS_11RangePolicyIJSJ_lEEENS_11InvalidTypeESJ_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl26MV_Sum_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEElEENS_11RangePolicyIJSJ_lEEENS_11InvalidTypeESJ_EEEEvT__param_0[144]
)
{
.local .align 1 .b8 __local_depot3[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<110>;
.reg .b16 %rs<4>;
.reg .b32 %r<358>;
.reg .f64 %fd<67>;
.reg .b64 %rd<352>;


mov.u64 %rd351, __local_depot3;
cvta.local.u64 %SP, %rd351;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl26MV_Sum_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEElEENS_11RangePolicyIJSJ_lEEENS_11InvalidTypeESJ_EEEEvT__param_0;
ld.param.u64 %rd139, [%rd1+120];
cvta.to.global.u64 %rd2, %rd139;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd140, %rd3, 536870911;
shl.b64 %rd141, %rd140, 1;
cvt.u32.u64	%r1, %rd141;
cvt.u32.u64	%r2, %rd3;
setp.lt.s32	%p2, %r2, 1;
@%p2 bra BB3_5;

mov.u32 %r77, %tid.y;
and.b32 %r79, %r2, 536870911;
mul.lo.s32 %r80, %r77, %r79;
shl.b32 %r81, %r80, 1;
mov.u64 %rd142, sh;
mul.wide.u32 %rd143, %r81, 4;
add.s64 %rd316, %rd142, %rd143;
cvta.shared.u64 %rd144, %rd142;
neg.s64 %rd145, %rd144;
sub.s64 %rd315, %rd145, %rd143;
mov.u32 %r329, 0;

BB3_2:
setp.eq.s64	%p3, %rd315, 0;
@%p3 bra BB3_4;

mov.u64 %rd146, 0;
st.shared.u64 [%rd316], %rd146;

BB3_4:
add.s32 %r329, %r329, 1;
add.s64 %rd316, %rd316, 8;
add.s64 %rd315, %rd315, -8;
setp.lt.s32	%p4, %r329, %r2;
@%p4 bra BB3_2;

BB3_5:
mov.u32 %r5, %nctaid.x;
setp.eq.s32	%p5, %r5, 0;
mov.u64 %rd319, 0;
mov.u64 %rd318, %rd319;
@%p5 bra BB3_10;

ld.param.u64 %rd10, [%rd1+64];
ld.param.u64 %rd11, [%rd1+72];
add.s32 %r82, %r5, -1;
cvt.s64.s32	%rd149, %r82;
sub.s64 %rd150, %rd11, %rd10;
add.s64 %rd12, %rd150, %rd149;
cvt.s64.s32	%rd13, %r5;
or.b64 %rd151, %rd12, %rd13;
and.b64 %rd152, %rd151, -4294967296;
setp.eq.s64	%p6, %rd152, 0;
@%p6 bra BB3_8;

div.s64 %rd317, %rd12, %rd13;
bra.uni BB3_9;

BB3_8:
cvt.u32.u64	%r83, %rd13;
cvt.u32.u64	%r84, %rd12;
div.u32 %r85, %r84, %r83;
cvt.u64.u32	%rd317, %r85;

BB3_9:
ld.param.u64 %rd153, [%rd1+88];
mov.u32 %r86, %ctaid.x;
not.b64 %rd154, %rd153;
add.s64 %rd155, %rd317, %rd153;
and.b64 %rd156, %rd155, %rd154;
cvt.s64.s32	%rd157, %r86;
mul.lo.s64 %rd158, %rd156, %rd157;
add.s64 %rd159, %rd158, %rd10;
add.s64 %rd160, %rd159, %rd156;
min.s64 %rd318, %rd11, %rd159;
min.s64 %rd319, %rd11, %rd160;

BB3_10:
mov.u32 %r340, %tid.y;
cvt.u64.u32	%rd161, %r340;
add.s64 %rd320, %rd318, %rd161;
setp.ge.s64	%p7, %rd320, %rd319;
@%p7 bra BB3_15;

ld.param.u64 %rd163, [%rd1+16];
cvta.to.global.u64 %rd22, %rd163;
ld.param.u64 %rd164, [%rd1+40];
mov.u32 %r88, %ntid.y;
cvt.u64.u32	%rd23, %r88;
and.b32 %r90, %r2, 536870911;
mov.u32 %r91, %tid.y;
mul.lo.s32 %r92, %r91, %r90;
shl.b32 %r93, %r92, 1;
mul.wide.u32 %rd165, %r93, 4;
mov.u64 %rd166, sh;
add.s64 %rd24, %rd166, %rd165;
cvt.u64.u32	%rd167, %r91;
add.s64 %rd25, %rd318, %rd167;
shl.b64 %rd26, %rd164, 3;
mov.u64 %rd162, 0;
mov.u64 %rd325, %rd162;

BB3_12:
mov.u64 %rd322, %rd24;
mul.lo.s64 %rd169, %rd23, %rd325;
add.s64 %rd170, %rd25, %rd169;
shl.b64 %rd171, %rd170, 3;
add.s64 %rd321, %rd22, %rd171;
setp.lt.s64	%p8, %rd3, 1;
mov.u64 %rd324, %rd162;
@%p8 bra BB3_14;

BB3_13:
mov.u64 %rd33, %rd324;
ld.shared.f64 %fd1, [%rd322];
ld.global.f64 %fd2, [%rd321];
add.f64 %fd3, %fd2, %fd1;
st.shared.f64 [%rd322], %fd3;
add.s64 %rd322, %rd322, 8;
add.s64 %rd321, %rd321, %rd26;
add.s64 %rd36, %rd33, 1;
setp.lt.s64	%p9, %rd36, %rd3;
mov.u64 %rd324, %rd36;
@%p9 bra BB3_13;

BB3_14:
add.s64 %rd320, %rd23, %rd320;
setp.lt.s64	%p10, %rd320, %rd319;
add.s64 %rd325, %rd325, 1;
@%p10 bra BB3_12;

BB3_15:
mov.u32 %r94, %ntid.y;
neg.s32 %r95, %r94;
and.b32 %r96, %r94, %r95;
clz.b32 %r6, %r96;
add.s32 %r7, %r94, -1;
and.b32 %r97, %r7, %r94;
setp.eq.s32	%p11, %r97, 0;
@%p11 bra BB3_17;

add.u64 %rd172, %SP, 0;
cvta.to.local.u64 %rd173, %rd172;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd173], %rs1;
mov.u64 %rd174, $str1;
cvta.global.u64 %rd175, %rd174;
mov.u32 %r98, 0;
mov.u64 %rd176, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd175;
.param .b64 param1;
st.param.b64	[param1+0], %rd172;
.param .b32 param2;
st.param.b32	[param2+0], %r98;
.param .b64 param3;
st.param.b64	[param3+0], %rd172;
.param .b64 param4;
st.param.b64	[param4+0], %rd176;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd173], %rs1;
mov.u64 %rd177, $str2;
cvta.global.u64 %rd178, %rd177;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd178;
.param .b64 param1;
st.param.b64	[param1+0], %rd172;
.param .b32 param2;
st.param.b32	[param2+0], %r98;
.param .b64 param3;
st.param.b64	[param3+0], %rd172;
.param .b64 param4;
st.param.b64	[param4+0], %rd176;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB3_17:
xor.b32 %r8, %r7, %r340;
membar.cta;
and.b32 %r100, %r340, 1;
setp.eq.b32	%p12, %r100, 1;
and.b32 %r101, %r7, 1;
setp.eq.b32	%p13, %r101, 1;
xor.pred %p14, %p13, %p12;
@%p14 bra BB3_21;

@%p2 bra BB3_21;

mov.u32 %r104, %tid.y;
mul.lo.s32 %r105, %r104, %r2;
mul.wide.u32 %rd179, %r105, 8;
mov.u64 %rd180, sh;
add.s64 %rd326, %rd180, %rd179;
and.b64 %rd181, %rd3, 4294967295;
shl.b64 %rd182, %rd181, 3;
neg.s64 %rd40, %rd182;
mov.u32 %r330, 0;

BB3_20:
add.s64 %rd183, %rd326, %rd40;
ld.volatile.shared.f64 %fd4, [%rd326];
ld.volatile.shared.f64 %fd5, [%rd183];
add.f64 %fd6, %fd5, %fd4;
st.volatile.shared.f64 [%rd326], %fd6;
add.s64 %rd326, %rd326, 8;
add.s32 %r330, %r330, 1;
setp.lt.s32	%p16, %r330, %r2;
@%p16 bra BB3_20;

BB3_21:
membar.cta;
and.b32 %r106, %r8, 3;
setp.ne.s32	%p17, %r106, 0;
@%p17 bra BB3_25;

@%p2 bra BB3_25;

mov.u32 %r109, %tid.y;
mul.lo.s32 %r110, %r109, %r2;
mul.wide.u32 %rd184, %r110, 8;
mov.u64 %rd185, sh;
add.s64 %rd327, %rd185, %rd184;
shl.b64 %rd186, %rd3, 4;
and.b64 %rd187, %rd186, 34359738352;
neg.s64 %rd44, %rd187;
mov.u32 %r331, 0;

BB3_24:
add.s64 %rd188, %rd327, %rd44;
ld.volatile.shared.f64 %fd7, [%rd327];
ld.volatile.shared.f64 %fd8, [%rd188];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd327], %fd9;
add.s64 %rd327, %rd327, 8;
add.s32 %r331, %r331, 1;
setp.lt.s32	%p19, %r331, %r2;
@%p19 bra BB3_24;

BB3_25:
membar.cta;
and.b32 %r111, %r8, 7;
setp.ne.s32	%p20, %r111, 0;
@%p20 bra BB3_29;

@%p2 bra BB3_29;

mov.u32 %r114, %tid.y;
mul.lo.s32 %r115, %r114, %r2;
mul.wide.u32 %rd189, %r115, 8;
mov.u64 %rd190, sh;
add.s64 %rd328, %rd190, %rd189;
shl.b64 %rd191, %rd3, 5;
and.b64 %rd192, %rd191, 34359738336;
neg.s64 %rd48, %rd192;
mov.u32 %r332, 0;

BB3_28:
add.s64 %rd193, %rd328, %rd48;
ld.volatile.shared.f64 %fd10, [%rd328];
ld.volatile.shared.f64 %fd11, [%rd193];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd328], %fd12;
add.s64 %rd328, %rd328, 8;
add.s32 %r332, %r332, 1;
setp.lt.s32	%p22, %r332, %r2;
@%p22 bra BB3_28;

BB3_29:
membar.cta;
and.b32 %r116, %r8, 15;
setp.ne.s32	%p23, %r116, 0;
@%p23 bra BB3_33;

@%p2 bra BB3_33;

mov.u32 %r119, %tid.y;
mul.lo.s32 %r120, %r119, %r2;
mul.wide.u32 %rd194, %r120, 8;
mov.u64 %rd195, sh;
add.s64 %rd329, %rd195, %rd194;
shl.b64 %rd196, %rd3, 6;
and.b64 %rd197, %rd196, 34359738304;
neg.s64 %rd52, %rd197;
mov.u32 %r333, 0;

BB3_32:
add.s64 %rd198, %rd329, %rd52;
ld.volatile.shared.f64 %fd13, [%rd329];
ld.volatile.shared.f64 %fd14, [%rd198];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd329], %fd15;
add.s64 %rd329, %rd329, 8;
add.s32 %r333, %r333, 1;
setp.lt.s32	%p25, %r333, %r2;
@%p25 bra BB3_32;

BB3_33:
membar.cta;
and.b32 %r121, %r8, 31;
setp.ne.s32	%p26, %r121, 0;
@%p26 bra BB3_37;

@%p2 bra BB3_37;

mov.u32 %r124, %tid.y;
mul.lo.s32 %r125, %r124, %r2;
mul.wide.u32 %rd199, %r125, 8;
mov.u64 %rd200, sh;
add.s64 %rd330, %rd200, %rd199;
shl.b64 %rd201, %rd3, 7;
and.b64 %rd202, %rd201, 34359738240;
neg.s64 %rd56, %rd202;
mov.u32 %r334, 0;

BB3_36:
add.s64 %rd203, %rd330, %rd56;
ld.volatile.shared.f64 %fd16, [%rd330];
ld.volatile.shared.f64 %fd17, [%rd203];
add.f64 %fd18, %fd17, %fd16;
st.volatile.shared.f64 [%rd330], %fd18;
add.s64 %rd330, %rd330, 8;
add.s32 %r334, %r334, 1;
setp.lt.s32	%p28, %r334, %r2;
@%p28 bra BB3_36;

BB3_37:
membar.cta;
bar.sync 0;
shl.b32 %r19, %r8, 5;
setp.ge.u32	%p29, %r19, %r94;
@%p29 bra BB3_63;

setp.lt.u32	%p30, %r7, 33;
@%p30 bra BB3_43;

mov.u32 %r130, %tid.y;
membar.cta;
and.b32 %r131, %r130, 1;
setp.eq.b32	%p31, %r131, 1;
setp.eq.b32	%p32, %r101, 1;
xor.pred %p33, %p32, %p31;
@%p33 bra BB3_43;

@%p2 bra BB3_43;

xor.b32 %r134, %r19, %r7;
mul.lo.s32 %r136, %r134, %r2;
mul.wide.u32 %rd204, %r136, 8;
mov.u64 %rd205, sh;
add.s64 %rd331, %rd205, %rd204;
shl.b64 %rd206, %rd3, 8;
and.b64 %rd207, %rd206, 34359738112;
neg.s64 %rd60, %rd207;
mov.u32 %r335, 0;

BB3_42:
add.s64 %rd208, %rd331, %rd60;
ld.volatile.shared.f64 %fd19, [%rd331];
ld.volatile.shared.f64 %fd20, [%rd208];
add.f64 %fd21, %fd20, %fd19;
st.volatile.shared.f64 [%rd331], %fd21;
add.s64 %rd331, %rd331, 8;
add.s32 %r335, %r335, 1;
setp.lt.s32	%p35, %r335, %r2;
@%p35 bra BB3_42;

BB3_43:
setp.lt.u32	%p36, %r7, 65;
@%p36 bra BB3_48;

mov.u32 %r141, %tid.y;
xor.b32 %r142, %r7, %r141;
and.b32 %r143, %r142, 3;
membar.cta;
setp.ne.s32	%p37, %r143, 0;
@%p37 bra BB3_48;

@%p2 bra BB3_48;

xor.b32 %r148, %r19, %r7;
mul.lo.s32 %r149, %r148, %r2;
mul.wide.u32 %rd209, %r149, 8;
mov.u64 %rd210, sh;
add.s64 %rd332, %rd210, %rd209;
shl.b64 %rd211, %rd3, 9;
and.b64 %rd212, %rd211, 34359737856;
neg.s64 %rd64, %rd212;
mov.u32 %r336, 0;

BB3_47:
add.s64 %rd213, %rd332, %rd64;
ld.volatile.shared.f64 %fd22, [%rd332];
ld.volatile.shared.f64 %fd23, [%rd213];
add.f64 %fd24, %fd23, %fd22;
st.volatile.shared.f64 [%rd332], %fd24;
add.s64 %rd332, %rd332, 8;
add.s32 %r336, %r336, 1;
setp.lt.s32	%p39, %r336, %r2;
@%p39 bra BB3_47;

BB3_48:
setp.lt.u32	%p40, %r7, 129;
@%p40 bra BB3_53;

mov.u32 %r154, %tid.y;
xor.b32 %r155, %r7, %r154;
and.b32 %r156, %r155, 7;
membar.cta;
setp.ne.s32	%p41, %r156, 0;
@%p41 bra BB3_53;

@%p2 bra BB3_53;

xor.b32 %r161, %r19, %r7;
mul.lo.s32 %r162, %r161, %r2;
mul.wide.u32 %rd214, %r162, 8;
mov.u64 %rd215, sh;
add.s64 %rd333, %rd215, %rd214;
shl.b64 %rd216, %rd3, 10;
and.b64 %rd217, %rd216, 34359737344;
neg.s64 %rd68, %rd217;
mov.u32 %r337, 0;

BB3_52:
add.s64 %rd218, %rd333, %rd68;
ld.volatile.shared.f64 %fd25, [%rd333];
ld.volatile.shared.f64 %fd26, [%rd218];
add.f64 %fd27, %fd26, %fd25;
st.volatile.shared.f64 [%rd333], %fd27;
add.s64 %rd333, %rd333, 8;
add.s32 %r337, %r337, 1;
setp.lt.s32	%p43, %r337, %r2;
@%p43 bra BB3_52;

BB3_53:
setp.lt.u32	%p44, %r7, 257;
@%p44 bra BB3_58;

mov.u32 %r167, %tid.y;
xor.b32 %r168, %r7, %r167;
and.b32 %r169, %r168, 15;
membar.cta;
setp.ne.s32	%p45, %r169, 0;
@%p45 bra BB3_58;

@%p2 bra BB3_58;

xor.b32 %r174, %r19, %r7;
mul.lo.s32 %r175, %r174, %r2;
mul.wide.u32 %rd219, %r175, 8;
mov.u64 %rd220, sh;
add.s64 %rd334, %rd220, %rd219;
shl.b64 %rd221, %rd3, 11;
and.b64 %rd222, %rd221, 34359736320;
neg.s64 %rd72, %rd222;
mov.u32 %r338, 0;

BB3_57:
add.s64 %rd223, %rd334, %rd72;
ld.volatile.shared.f64 %fd28, [%rd334];
ld.volatile.shared.f64 %fd29, [%rd223];
add.f64 %fd30, %fd29, %fd28;
st.volatile.shared.f64 [%rd334], %fd30;
add.s64 %rd334, %rd334, 8;
add.s32 %r338, %r338, 1;
setp.lt.s32	%p47, %r338, %r2;
@%p47 bra BB3_57;

BB3_58:
setp.lt.u32	%p48, %r7, 513;
@%p48 bra BB3_63;

mov.u32 %r180, %tid.y;
xor.b32 %r181, %r7, %r180;
and.b32 %r182, %r181, 31;
membar.cta;
setp.ne.s32	%p49, %r182, 0;
@%p49 bra BB3_63;

@%p2 bra BB3_63;

xor.b32 %r187, %r19, %r7;
mul.lo.s32 %r188, %r187, %r2;
mul.wide.u32 %rd224, %r188, 8;
mov.u64 %rd225, sh;
add.s64 %rd335, %rd225, %rd224;
shl.b64 %rd226, %rd3, 12;
and.b64 %rd227, %rd226, 34359734272;
neg.s64 %rd76, %rd227;
mov.u32 %r339, 0;

BB3_62:
add.s64 %rd228, %rd335, %rd76;
ld.volatile.shared.f64 %fd31, [%rd335];
ld.volatile.shared.f64 %fd32, [%rd228];
add.f64 %fd33, %fd32, %fd31;
st.volatile.shared.f64 [%rd335], %fd33;
add.s64 %rd335, %rd335, 8;
add.s32 %r339, %r339, 1;
setp.lt.s32	%p51, %r339, %r2;
@%p51 bra BB3_62;

BB3_63:
bar.sync 0;
mul.lo.s32 %r32, %r7, %r1;
cvt.u64.u32	%rd79, %r32;
mov.u32 %r190, %ctaid.x;
mul.lo.s32 %r191, %r190, %r1;
cvt.u64.u32	%rd80, %r191;
setp.ge.s32	%p52, %r340, %r1;
@%p52 bra BB3_65;

BB3_64:
cvt.s64.s32	%rd229, %r340;
add.s64 %rd230, %rd229, %rd79;
shl.b64 %rd231, %rd230, 2;
mov.u64 %rd232, sh;
add.s64 %rd233, %rd232, %rd231;
ld.shared.u32 %r192, [%rd233];
add.s64 %rd234, %rd229, %rd80;
shl.b64 %rd235, %rd234, 2;
add.s64 %rd236, %rd2, %rd235;
st.global.u32 [%rd236], %r192;
add.s32 %r340, %r340, %r94;
setp.lt.s32	%p53, %r340, %r1;
@%p53 bra BB3_64;

BB3_65:
mov.u32 %r357, %tid.y;
mov.u32 %r341, 0;
setp.ne.s32	%p54, %r357, 0;
@%p54 bra BB3_67;

ld.param.u64 %rd237, [%rd1+128];
cvta.to.global.u64 %rd238, %rd237;
add.s32 %r196, %r5, -1;
atom.global.inc.u32 %r197, [%rd238], %r196;
add.s32 %r198, %r197, 1;
setp.lt.u32	%p55, %r198, %r5;
selp.u32	%r341, 1, 0, %p55;

BB3_67:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r341, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r38, 1, 0, %p2; 
}
setp.ne.s32	%p56, %r38, 0;
@%p56 bra BB3_127;

mov.u32 %r199, 31;
sub.s32 %r200, %r199, %r6;
mov.u32 %r202, %tid.y;
mul.wide.u32 %rd239, %r5, %r202;
shr.u64 %rd81, %rd239, %r200;
cvt.u32.u64	%r343, %rd81;
add.s32 %r203, %r202, 1;
mul.wide.u32 %rd240, %r5, %r203;
shr.u64 %rd241, %rd240, %r200;
cvt.u32.u64	%r40, %rd241;
@%p2 bra BB3_73;

and.b32 %r206, %r2, 536870911;
mul.lo.s32 %r208, %r202, %r206;
shl.b32 %r209, %r208, 1;
mov.u64 %rd242, sh;
mul.wide.u32 %rd243, %r209, 4;
add.s64 %rd337, %rd242, %rd243;
cvta.shared.u64 %rd244, %rd242;
neg.s64 %rd245, %rd244;
sub.s64 %rd336, %rd245, %rd243;
mov.u32 %r342, 0;

BB3_70:
setp.eq.s64	%p58, %rd336, 0;
@%p58 bra BB3_72;

mov.u64 %rd246, 0;
st.shared.u64 [%rd337], %rd246;

BB3_72:
add.s32 %r342, %r342, 1;
add.s64 %rd337, %rd337, 8;
add.s64 %rd336, %rd336, -8;
setp.lt.s32	%p59, %r342, %r2;
@%p59 bra BB3_70;

BB3_73:
setp.ge.u32	%p60, %r343, %r40;
@%p60 bra BB3_78;

and.b32 %r212, %r2, 536870911;
mul.lo.s32 %r214, %r202, %r212;
shl.b32 %r215, %r214, 1;
mul.wide.u32 %rd247, %r215, 4;
mov.u64 %rd248, sh;
add.s64 %rd88, %rd248, %rd247;
shl.b32 %r216, %r2, 1;
and.b32 %r43, %r216, 1073741822;
cvt.u32.u64	%r217, %rd81;
mul.lo.s32 %r218, %r212, %r217;
shl.b32 %r44, %r218, 1;
mov.u32 %r210, 0;
mov.u32 %r346, %r210;

BB3_75:
mov.u64 %rd339, %rd88;
mad.lo.s32 %r220, %r43, %r346, %r44;
mul.wide.u32 %rd249, %r220, 4;
add.s64 %rd338, %rd2, %rd249;
mov.u32 %r345, %r210;
@%p2 bra BB3_77;

BB3_76:
mov.u32 %r47, %r345;
ld.volatile.shared.f64 %fd34, [%rd339];
ld.volatile.global.f64 %fd35, [%rd338];
add.f64 %fd36, %fd35, %fd34;
st.volatile.shared.f64 [%rd339], %fd36;
add.s64 %rd339, %rd339, 8;
add.s64 %rd338, %rd338, 8;
add.s32 %r48, %r47, 1;
setp.lt.s32	%p62, %r48, %r2;
mov.u32 %r345, %r48;
@%p62 bra BB3_76;

BB3_77:
add.s32 %r343, %r343, 1;
setp.lt.u32	%p63, %r343, %r40;
add.s32 %r346, %r346, 1;
@%p63 bra BB3_75;

BB3_78:
@%p11 bra BB3_80;

add.u64 %rd250, %SP, 0;
cvta.to.local.u64 %rd251, %rd250;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd251], %rs2;
mov.u64 %rd252, $str2;
cvta.global.u64 %rd253, %rd252;
mov.u32 %r224, 0;
mov.u64 %rd254, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd253;
.param .b64 param1;
st.param.b64	[param1+0], %rd250;
.param .b32 param2;
st.param.b32	[param2+0], %r224;
.param .b64 param3;
st.param.b64	[param3+0], %rd250;
.param .b64 param4;
st.param.b64	[param4+0], %rd254;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB3_80:
membar.cta;
and.b32 %r228, %r202, 1;
setp.eq.b32	%p65, %r228, 1;
setp.eq.b32	%p66, %r101, 1;
xor.pred %p67, %p66, %p65;
@%p67 bra BB3_84;

@%p2 bra BB3_84;

mul.lo.s32 %r233, %r202, %r2;
mul.wide.u32 %rd255, %r233, 8;
mov.u64 %rd256, sh;
add.s64 %rd340, %rd256, %rd255;
and.b64 %rd257, %rd3, 4294967295;
shl.b64 %rd258, %rd257, 3;
neg.s64 %rd96, %rd258;
mov.u32 %r347, 0;

BB3_83:
add.s64 %rd259, %rd340, %rd96;
ld.volatile.shared.f64 %fd37, [%rd340];
ld.volatile.shared.f64 %fd38, [%rd259];
add.f64 %fd39, %fd38, %fd37;
st.volatile.shared.f64 [%rd340], %fd39;
add.s64 %rd340, %rd340, 8;
add.s32 %r347, %r347, 1;
setp.lt.s32	%p69, %r347, %r2;
@%p69 bra BB3_83;

BB3_84:
xor.b32 %r237, %r7, %r202;
and.b32 %r238, %r237, 3;
membar.cta;
setp.ne.s32	%p70, %r238, 0;
@%p70 bra BB3_88;

@%p2 bra BB3_88;

mul.lo.s32 %r242, %r202, %r2;
mul.wide.u32 %rd260, %r242, 8;
mov.u64 %rd261, sh;
add.s64 %rd341, %rd261, %rd260;
shl.b64 %rd262, %rd3, 4;
and.b64 %rd263, %rd262, 34359738352;
neg.s64 %rd100, %rd263;
mov.u32 %r348, 0;

BB3_87:
add.s64 %rd264, %rd341, %rd100;
ld.volatile.shared.f64 %fd40, [%rd341];
ld.volatile.shared.f64 %fd41, [%rd264];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd341], %fd42;
add.s64 %rd341, %rd341, 8;
add.s32 %r348, %r348, 1;
setp.lt.s32	%p72, %r348, %r2;
@%p72 bra BB3_87;

BB3_88:
and.b32 %r247, %r237, 7;
membar.cta;
setp.ne.s32	%p73, %r247, 0;
@%p73 bra BB3_92;

@%p2 bra BB3_92;

mul.lo.s32 %r251, %r202, %r2;
mul.wide.u32 %rd265, %r251, 8;
mov.u64 %rd266, sh;
add.s64 %rd342, %rd266, %rd265;
shl.b64 %rd267, %rd3, 5;
and.b64 %rd268, %rd267, 34359738336;
neg.s64 %rd104, %rd268;
mov.u32 %r349, 0;

BB3_91:
add.s64 %rd269, %rd342, %rd104;
ld.volatile.shared.f64 %fd43, [%rd342];
ld.volatile.shared.f64 %fd44, [%rd269];
add.f64 %fd45, %fd44, %fd43;
st.volatile.shared.f64 [%rd342], %fd45;
add.s64 %rd342, %rd342, 8;
add.s32 %r349, %r349, 1;
setp.lt.s32	%p75, %r349, %r2;
@%p75 bra BB3_91;

BB3_92:
and.b32 %r256, %r237, 15;
membar.cta;
setp.ne.s32	%p76, %r256, 0;
@%p76 bra BB3_96;

@%p2 bra BB3_96;

mul.lo.s32 %r260, %r202, %r2;
mul.wide.u32 %rd270, %r260, 8;
mov.u64 %rd271, sh;
add.s64 %rd343, %rd271, %rd270;
shl.b64 %rd272, %rd3, 6;
and.b64 %rd273, %rd272, 34359738304;
neg.s64 %rd108, %rd273;
mov.u32 %r350, 0;

BB3_95:
add.s64 %rd274, %rd343, %rd108;
ld.volatile.shared.f64 %fd46, [%rd343];
ld.volatile.shared.f64 %fd47, [%rd274];
add.f64 %fd48, %fd47, %fd46;
st.volatile.shared.f64 [%rd343], %fd48;
add.s64 %rd343, %rd343, 8;
add.s32 %r350, %r350, 1;
setp.lt.s32	%p78, %r350, %r2;
@%p78 bra BB3_95;

BB3_96:
and.b32 %r265, %r237, 31;
membar.cta;
setp.ne.s32	%p79, %r265, 0;
@%p79 bra BB3_100;

@%p2 bra BB3_100;

mul.lo.s32 %r269, %r202, %r2;
mul.wide.u32 %rd275, %r269, 8;
mov.u64 %rd276, sh;
add.s64 %rd344, %rd276, %rd275;
shl.b64 %rd277, %rd3, 7;
and.b64 %rd278, %rd277, 34359738240;
neg.s64 %rd112, %rd278;
mov.u32 %r351, 0;

BB3_99:
add.s64 %rd279, %rd344, %rd112;
ld.volatile.shared.f64 %fd49, [%rd344];
ld.volatile.shared.f64 %fd50, [%rd279];
add.f64 %fd51, %fd50, %fd49;
st.volatile.shared.f64 [%rd344], %fd51;
add.s64 %rd344, %rd344, 8;
add.s32 %r351, %r351, 1;
setp.lt.s32	%p81, %r351, %r2;
@%p81 bra BB3_99;

BB3_100:
shl.b32 %r274, %r237, 5;
setp.lt.u32	%p1, %r274, %r94;
membar.cta;
bar.sync 0;
@!%p1 bra BB3_126;
bra.uni BB3_101;

BB3_101:
xor.b32 %r61, %r274, %r7;
setp.lt.u32	%p82, %r7, 33;
@%p82 bra BB3_106;

membar.cta;
setp.eq.b32	%p83, %r228, 1;
setp.eq.b32	%p84, %r101, 1;
xor.pred %p85, %p84, %p83;
@%p85 bra BB3_106;

@%p2 bra BB3_106;

mul.lo.s32 %r287, %r61, %r2;
mul.wide.u32 %rd280, %r287, 8;
mov.u64 %rd281, sh;
add.s64 %rd345, %rd281, %rd280;
shl.b64 %rd282, %rd3, 8;
and.b64 %rd283, %rd282, 34359738112;
neg.s64 %rd116, %rd283;
mov.u32 %r352, 0;

BB3_105:
add.s64 %rd284, %rd345, %rd116;
ld.volatile.shared.f64 %fd52, [%rd345];
ld.volatile.shared.f64 %fd53, [%rd284];
add.f64 %fd54, %fd53, %fd52;
st.volatile.shared.f64 [%rd345], %fd54;
add.s64 %rd345, %rd345, 8;
add.s32 %r352, %r352, 1;
setp.lt.s32	%p87, %r352, %r2;
@%p87 bra BB3_105;

BB3_106:
setp.lt.u32	%p88, %r7, 65;
@%p88 bra BB3_111;

membar.cta;
@%p70 bra BB3_111;

@%p2 bra BB3_111;

mul.lo.s32 %r297, %r61, %r2;
mul.wide.u32 %rd285, %r297, 8;
mov.u64 %rd286, sh;
add.s64 %rd346, %rd286, %rd285;
shl.b64 %rd287, %rd3, 9;
and.b64 %rd288, %rd287, 34359737856;
neg.s64 %rd120, %rd288;
mov.u32 %r353, 0;

BB3_110:
add.s64 %rd289, %rd346, %rd120;
ld.volatile.shared.f64 %fd55, [%rd346];
ld.volatile.shared.f64 %fd56, [%rd289];
add.f64 %fd57, %fd56, %fd55;
st.volatile.shared.f64 [%rd346], %fd57;
add.s64 %rd346, %rd346, 8;
add.s32 %r353, %r353, 1;
setp.lt.s32	%p91, %r353, %r2;
@%p91 bra BB3_110;

BB3_111:
setp.lt.u32	%p92, %r7, 129;
@%p92 bra BB3_116;

membar.cta;
@%p73 bra BB3_116;

@%p2 bra BB3_116;

mul.lo.s32 %r307, %r61, %r2;
mul.wide.u32 %rd290, %r307, 8;
mov.u64 %rd291, sh;
add.s64 %rd347, %rd291, %rd290;
shl.b64 %rd292, %rd3, 10;
and.b64 %rd293, %rd292, 34359737344;
neg.s64 %rd124, %rd293;
mov.u32 %r354, 0;

BB3_115:
add.s64 %rd294, %rd347, %rd124;
ld.volatile.shared.f64 %fd58, [%rd347];
ld.volatile.shared.f64 %fd59, [%rd294];
add.f64 %fd60, %fd59, %fd58;
st.volatile.shared.f64 [%rd347], %fd60;
add.s64 %rd347, %rd347, 8;
add.s32 %r354, %r354, 1;
setp.lt.s32	%p95, %r354, %r2;
@%p95 bra BB3_115;

BB3_116:
setp.lt.u32	%p96, %r7, 257;
@%p96 bra BB3_121;

membar.cta;
@%p76 bra BB3_121;

@%p2 bra BB3_121;

mul.lo.s32 %r317, %r61, %r2;
mul.wide.u32 %rd295, %r317, 8;
mov.u64 %rd296, sh;
add.s64 %rd348, %rd296, %rd295;
shl.b64 %rd297, %rd3, 11;
and.b64 %rd298, %rd297, 34359736320;
neg.s64 %rd128, %rd298;
mov.u32 %r355, 0;

BB3_120:
add.s64 %rd299, %rd348, %rd128;
ld.volatile.shared.f64 %fd61, [%rd348];
ld.volatile.shared.f64 %fd62, [%rd299];
add.f64 %fd63, %fd62, %fd61;
st.volatile.shared.f64 [%rd348], %fd63;
add.s64 %rd348, %rd348, 8;
add.s32 %r355, %r355, 1;
setp.lt.s32	%p99, %r355, %r2;
@%p99 bra BB3_120;

BB3_121:
setp.lt.u32	%p100, %r7, 513;
@%p100 bra BB3_126;

membar.cta;
@%p79 bra BB3_126;

@%p2 bra BB3_126;

mul.lo.s32 %r327, %r61, %r2;
mul.wide.u32 %rd300, %r327, 8;
mov.u64 %rd301, sh;
add.s64 %rd349, %rd301, %rd300;
shl.b64 %rd302, %rd3, 12;
and.b64 %rd303, %rd302, 34359734272;
neg.s64 %rd132, %rd303;
mov.u32 %r356, 0;

BB3_125:
add.s64 %rd304, %rd349, %rd132;
ld.volatile.shared.f64 %fd64, [%rd349];
ld.volatile.shared.f64 %fd65, [%rd304];
add.f64 %fd66, %fd65, %fd64;
st.volatile.shared.f64 [%rd349], %fd66;
add.s64 %rd349, %rd349, 8;
add.s32 %r356, %r356, 1;
setp.lt.s32	%p103, %r356, %r2;
@%p103 bra BB3_125;

BB3_126:
bar.sync 0;

BB3_127:
@%p56 bra BB3_135;

ld.param.u8 %rs3, [%rd1+112];
setp.eq.s16	%p105, %rs3, 0;
@%p105 bra BB3_130;

ld.param.u64 %rd305, [%rd1+104];
cvta.to.global.u64 %rd350, %rd305;
bra.uni BB3_131;

BB3_130:
ld.param.u64 %rd306, [%rd1+136];
setp.eq.s64	%p106, %rd306, 0;
cvta.to.global.u64 %rd307, %rd306;
selp.b64	%rd350, %rd2, %rd307, %p106;

BB3_131:
setp.lt.u32	%p107, %r1, 33;
@%p107 bra BB3_133;

bar.sync 0;

BB3_133:
setp.ge.u32	%p108, %r357, %r1;
@%p108 bra BB3_135;

BB3_134:
cvt.u64.u32	%rd308, %r357;
add.s64 %rd309, %rd308, %rd79;
shl.b64 %rd310, %rd309, 2;
mov.u64 %rd311, sh;
add.s64 %rd312, %rd311, %rd310;
ld.shared.u32 %r328, [%rd312];
mul.wide.u32 %rd313, %r357, 4;
add.s64 %rd314, %rd350, %rd313;
st.global.u32 [%rd314], %r328;
add.s32 %r357, %r357, %r94;
setp.lt.u32	%p109, %r357, %r1;
@%p109 bra BB3_134;

BB3_135:
ret;
}


