# compile vhdl design source files
vhdl xil_defaultlib  "../../../elevador.srcs/sources_1/new/elevador3andares.vhd"
vhdl xil_defaultlib  "../../../elevador.srcs/sim_1/new/tb_elevador3andares.vhd"

# Do not sort compile order
nosort
