Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 15 13:42:43 2024
| Host         : EWESTERHOFF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Zybo_Z7_top_timing_summary_routed.rpt -pb Zybo_Z7_top_timing_summary_routed.pb -rpx Zybo_Z7_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Zybo_Z7_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                Violations  
---------  --------  -----------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                      1000        
TIMING-18  Warning   Missing input or output delay              5           
ULMTCS-2   Warning   Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.066    -4813.014                   4345                36019        0.037        0.000                      0                36019        3.500        0.000                       0                 17266  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.066    -4813.014                   4345                34352        0.037        0.000                      0                34352        3.500        0.000                       0                 17266  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.898        0.000                      0                 1667        0.790        0.000                      0                 1667  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         4345  Failing Endpoints,  Worst Slack       -6.066ns,  Total Violation    -4813.014ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.066ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.893ns  (logic 2.924ns (21.047%)  route 10.969ns (78.953%))
  Logic Levels:           16  (LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.738     5.407    cpu/ecen5593_startercode/core/r_wb_rd/sysclk_IBUF_BUFG
    SLICE_X36Y56         FDCE                                         r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDCE (Prop_fdce_C_Q)         0.419     5.826 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/Q
                         net (fo=1, routed)           1.040     6.866    cpu/ecen5593_startercode/core/r_wb_rd/Q[3]_repN
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.299     7.165 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_57/O
                         net (fo=1, routed)           0.573     7.738    cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_57_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.862 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_54/O
                         net (fo=33, routed)          0.931     8.793    cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_54_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.917 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[6]_i_11/O
                         net (fo=1, routed)           0.635     9.552    cpu/ecen5593_startercode/core/r_wb_rd/waddr[6]_i_11_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.676 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[6]_i_7/O
                         net (fo=18, routed)          0.945    10.621    cpu/ecen5593_startercode/core/r_wb_rd/waddr[6]_i_7_n_0
    SLICE_X33Y50         LUT3 (Prop_lut3_I2_O)        0.124    10.745 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[0]_i_15/O
                         net (fo=3, routed)           1.094    11.839    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[0]_i_15_n_0
    SLICE_X23Y55         LUT4 (Prop_lut4_I3_O)        0.124    11.963 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_15_comp/O
                         net (fo=1, routed)           0.784    12.747    cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_15_n_0_repN
    SLICE_X23Y58         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_10_comp/O
                         net (fo=2, routed)           0.578    13.448    cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_10_n_0
    SLICE_X25Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.572 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4/O
                         net (fo=4, routed)           0.744    14.317    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.441 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[3]_i_2__4_comp/O
                         net (fo=1, routed)           0.608    15.048    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[1]_12_repN_alias
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124    15.172 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[14]_i_120_comp_1/O
                         net (fo=865, routed)         2.072    17.245    inst_mem/ram_inst/ram_inst/inst_addr_in[1]
    SLICE_X29Y13         LUT6 (Prop_lut6_I2_O)        0.124    17.369 r  inst_mem/ram_inst/ram_inst/dout_o[3]_i_71/O
                         net (fo=1, routed)           0.000    17.369    inst_mem/ram_inst/ram_inst/dout_o[3]_i_71_n_0
    SLICE_X29Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    17.586 r  inst_mem/ram_inst/ram_inst/dout_o_reg[3]_i_31/O
                         net (fo=1, routed)           0.000    17.586    inst_mem/ram_inst/ram_inst/dout_o_reg[3]_i_31_n_0
    SLICE_X29Y13         MUXF8 (Prop_muxf8_I1_O)      0.094    17.680 r  inst_mem/ram_inst/ram_inst/dout_o_reg[3]_i_11/O
                         net (fo=1, routed)           0.965    18.644    inst_mem/ram_inst/ram_inst/dout_o_reg[3]_i_11_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.316    18.960 r  inst_mem/ram_inst/ram_inst/dout_o[3]_i_4/O
                         net (fo=1, routed)           0.000    18.960    inst_mem/ram_inst/ram_inst/dout_o[3]_i_4_n_0
    SLICE_X28Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    19.201 r  inst_mem/ram_inst/ram_inst/dout_o_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    19.201    inst_mem/ram_inst/ram_inst/dout_o_reg[3]_i_2_n_0
    SLICE_X28Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    19.299 r  inst_mem/ram_inst/ram_inst/dout_o_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    19.299    inst_mem/ram_inst/ram_inst/mem_array[3]
    SLICE_X28Y23         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.487    12.879    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[3]/C
                         clock pessimism              0.277    13.156    
                         clock uncertainty           -0.035    13.121    
    SLICE_X28Y23         FDRE (Setup_fdre_C_D)        0.113    13.234    inst_mem/ram_inst/ram_inst/dout_o_reg[3]
  -------------------------------------------------------------------
                         required time                         13.234    
                         arrival time                         -19.299    
  -------------------------------------------------------------------
                         slack                                 -6.066    

Slack (VIOLATED) :        -6.062ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.847ns  (logic 2.972ns (21.464%)  route 10.875ns (78.536%))
  Logic Levels:           16  (LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.738     5.407    cpu/ecen5593_startercode/core/r_wb_rd/sysclk_IBUF_BUFG
    SLICE_X36Y56         FDCE                                         r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDCE (Prop_fdce_C_Q)         0.419     5.826 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/Q
                         net (fo=1, routed)           1.040     6.866    cpu/ecen5593_startercode/core/r_wb_rd/Q[3]_repN
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.299     7.165 f  cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_57/O
                         net (fo=1, routed)           0.573     7.738    cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_57_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.862 f  cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_54/O
                         net (fo=33, routed)          0.691     8.553    cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_54_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.677 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_22/O
                         net (fo=32, routed)          0.953     9.630    cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_22_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I2_O)        0.124     9.754 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[15]_i_5/O
                         net (fo=16, routed)          1.294    11.048    cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[15]
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124    11.172 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[5]_i_15/O
                         net (fo=6, routed)           0.492    11.664    cpu/ecen5593_startercode/core/r_wb_rd/waddr[5]_i_15_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.788 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15/O
                         net (fo=2, routed)           0.578    12.366    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15_n_0
    SLICE_X29Y58         LUT5 (Prop_lut5_I4_O)        0.124    12.490 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_9/O
                         net (fo=2, routed)           0.822    13.312    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.124    13.436 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_4/O
                         net (fo=4, routed)           0.484    13.920    cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_4_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I3_O)        0.124    14.044 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[2]_i_2__4/O
                         net (fo=1029, routed)        1.202    15.246    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[1]_13_alias
    SLICE_X23Y44         LUT6 (Prop_lut6_I3_O)        0.124    15.370 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[0]_i_1__0_comp/O
                         net (fo=865, routed)         1.508    16.878    inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_50_1
    SLICE_X27Y31         LUT6 (Prop_lut6_I4_O)        0.124    17.002 r  inst_mem/ram_inst/ram_inst/dout_o[26]_i_73/O
                         net (fo=1, routed)           0.000    17.002    inst_mem/ram_inst/ram_inst/dout_o[26]_i_73_n_0
    SLICE_X27Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    17.247 r  inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_32/O
                         net (fo=1, routed)           0.000    17.247    inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_32_n_0
    SLICE_X27Y31         MUXF8 (Prop_muxf8_I0_O)      0.104    17.351 r  inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_12/O
                         net (fo=1, routed)           1.237    18.588    inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_12_n_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I0_O)        0.316    18.904 r  inst_mem/ram_inst/ram_inst/dout_o[26]_i_5/O
                         net (fo=1, routed)           0.000    18.904    inst_mem/ram_inst/ram_inst/dout_o[26]_i_5_n_0
    SLICE_X23Y36         MUXF7 (Prop_muxf7_I1_O)      0.245    19.149 r  inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_2/O
                         net (fo=1, routed)           0.000    19.149    inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_2_n_0
    SLICE_X23Y36         MUXF8 (Prop_muxf8_I0_O)      0.104    19.253 r  inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    19.253    inst_mem/ram_inst/ram_inst/mem_array[26]
    SLICE_X23Y36         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.493    12.885    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X23Y36         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[26]/C
                         clock pessimism              0.277    13.162    
                         clock uncertainty           -0.035    13.127    
    SLICE_X23Y36         FDRE (Setup_fdre_C_D)        0.064    13.191    inst_mem/ram_inst/ram_inst/dout_o_reg[26]
  -------------------------------------------------------------------
                         required time                         13.191    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 -6.062    

Slack (VIOLATED) :        -6.000ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.840ns  (logic 3.871ns (27.970%)  route 9.969ns (72.030%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.737     5.406    cpu/ecen5593_startercode/core/r_me_rd/sysclk_IBUF_BUFG
    SLICE_X38Y57         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDCE (Prop_fdce_C_Q)         0.478     5.884 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[3]_replica/Q
                         net (fo=4, routed)           0.982     6.866    cpu/ecen5593_startercode/core/r_me_rd/Q[3]_repN
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.295     7.161 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg[23]_i_9__1/O
                         net (fo=1, routed)           0.407     7.568    cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg[23]_i_9__1_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.692 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg[23]_i_6/O
                         net (fo=7, routed)           1.152     8.844    cpu/ecen5593_startercode/core/r_wb_rd/codasip_tmp_var_2
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.968 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_12/O
                         net (fo=1, routed)           0.861     9.829    cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_12_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.953 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_6/O
                         net (fo=113, routed)         0.925    10.878    cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_6_n_0
    SLICE_X27Y52         LUT2 (Prop_lut2_I1_O)        0.124    11.002 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_22/O
                         net (fo=1, routed)           0.000    11.002    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_22_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.400 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.400    cpu/ecen5593_startercode/core/r_wb_rd/waddr_reg[1]_i_12_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.734 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr_reg[5]_i_12/O[1]
                         net (fo=1, routed)           0.784    12.517    cpu/ecen5593_startercode/core/r_wb_rd/ex/data1[5]
    SLICE_X27Y48         LUT6 (Prop_lut6_I1_O)        0.303    12.820 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_5/O
                         net (fo=1, routed)           0.363    13.183    cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_5_n_0
    SLICE_X27Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.307 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_2/O
                         net (fo=6, routed)           0.388    13.695    cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_2_n_0
    SLICE_X26Y48         LUT5 (Prop_lut5_I4_O)        0.124    13.819 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.421    14.240    cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[1]_0_repN_alias
    SLICE_X26Y46         LUT6 (Prop_lut6_I4_O)        0.124    14.364 r  cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg[5]_i_2__4_comp_1/O
                         net (fo=6, routed)           0.665    15.029    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/s_ex_bradd[4]
    SLICE_X25Y46         LUT6 (Prop_lut6_I3_O)        0.124    15.153 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[3]_i_2__0/O
                         net (fo=4, routed)           0.468    15.621    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_7
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.124    15.745 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[31]_i_24__0/O
                         net (fo=48, routed)          1.347    17.092    inst_mem/ram_inst/ram_inst/dout_o[31]_i_4_0
    SLICE_X28Y31         MUXF8 (Prop_muxf8_S_O)       0.283    17.375 r  inst_mem/ram_inst/ram_inst/dout_o_reg[25]_i_12/O
                         net (fo=1, routed)           1.206    18.581    inst_mem/ram_inst/ram_inst/dout_o_reg[25]_i_12_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.319    18.900 r  inst_mem/ram_inst/ram_inst/dout_o[25]_i_5/O
                         net (fo=1, routed)           0.000    18.900    inst_mem/ram_inst/ram_inst/dout_o[25]_i_5_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I1_O)      0.247    19.147 r  inst_mem/ram_inst/ram_inst/dout_o_reg[25]_i_2/O
                         net (fo=1, routed)           0.000    19.147    inst_mem/ram_inst/ram_inst/dout_o_reg[25]_i_2_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098    19.245 r  inst_mem/ram_inst/ram_inst/dout_o_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    19.245    inst_mem/ram_inst/ram_inst/mem_array[25]
    SLICE_X28Y38         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.499    12.891    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X28Y38         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[25]/C
                         clock pessimism              0.277    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X28Y38         FDRE (Setup_fdre_C_D)        0.113    13.246    inst_mem/ram_inst/ram_inst/dout_o_reg[25]
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                         -19.245    
  -------------------------------------------------------------------
                         slack                                 -6.000    

Slack (VIOLATED) :        -5.968ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.813ns  (logic 2.924ns (21.168%)  route 10.889ns (78.832%))
  Logic Levels:           16  (LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 12.898 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.738     5.407    cpu/ecen5593_startercode/core/r_wb_rd/sysclk_IBUF_BUFG
    SLICE_X36Y56         FDCE                                         r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDCE (Prop_fdce_C_Q)         0.419     5.826 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/Q
                         net (fo=1, routed)           1.040     6.866    cpu/ecen5593_startercode/core/r_wb_rd/Q[3]_repN
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.299     7.165 f  cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_57/O
                         net (fo=1, routed)           0.573     7.738    cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_57_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.862 f  cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_54/O
                         net (fo=33, routed)          0.691     8.553    cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_54_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.677 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_22/O
                         net (fo=32, routed)          0.953     9.630    cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_22_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I2_O)        0.124     9.754 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[15]_i_5/O
                         net (fo=16, routed)          1.294    11.048    cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[15]
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124    11.172 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[5]_i_15/O
                         net (fo=6, routed)           0.492    11.664    cpu/ecen5593_startercode/core/r_wb_rd/waddr[5]_i_15_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.788 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15/O
                         net (fo=2, routed)           0.578    12.366    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15_n_0
    SLICE_X29Y58         LUT5 (Prop_lut5_I4_O)        0.124    12.490 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_9/O
                         net (fo=2, routed)           0.822    13.312    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.124    13.436 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_4/O
                         net (fo=4, routed)           0.484    13.920    cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_4_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I3_O)        0.124    14.044 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[2]_i_2__4/O
                         net (fo=1029, routed)        1.202    15.246    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[1]_13_alias
    SLICE_X23Y44         LUT6 (Prop_lut6_I3_O)        0.124    15.370 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[0]_i_1__0_comp/O
                         net (fo=865, routed)         1.672    17.042    inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_50_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    17.166 r  inst_mem/ram_inst/ram_inst/dout_o[17]_i_109/O
                         net (fo=1, routed)           0.000    17.166    inst_mem/ram_inst/ram_inst/dout_o[17]_i_109_n_0
    SLICE_X10Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    17.413 r  inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_50/O
                         net (fo=1, routed)           0.000    17.413    inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_50_n_0
    SLICE_X10Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    17.511 r  inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_21/O
                         net (fo=1, routed)           1.088    18.599    inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_21_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.319    18.918 r  inst_mem/ram_inst/ram_inst/dout_o[17]_i_7/O
                         net (fo=1, routed)           0.000    18.918    inst_mem/ram_inst/ram_inst/dout_o[17]_i_7_n_0
    SLICE_X10Y35         MUXF7 (Prop_muxf7_I1_O)      0.214    19.132 r  inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_3/O
                         net (fo=1, routed)           0.000    19.132    inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_3_n_0
    SLICE_X10Y35         MUXF8 (Prop_muxf8_I1_O)      0.088    19.220 r  inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    19.220    inst_mem/ram_inst/ram_inst/mem_array[17]
    SLICE_X10Y35         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.505    12.897    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[17]/C
                         clock pessimism              0.277    13.174    
                         clock uncertainty           -0.035    13.139    
    SLICE_X10Y35         FDRE (Setup_fdre_C_D)        0.113    13.252    inst_mem/ram_inst/ram_inst/dout_o_reg[17]
  -------------------------------------------------------------------
                         required time                         13.252    
                         arrival time                         -19.220    
  -------------------------------------------------------------------
                         slack                                 -5.968    

Slack (VIOLATED) :        -5.966ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.803ns  (logic 3.585ns (25.972%)  route 10.218ns (74.028%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.737     5.406    cpu/ecen5593_startercode/core/r_me_rd/sysclk_IBUF_BUFG
    SLICE_X38Y57         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDCE (Prop_fdce_C_Q)         0.478     5.884 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[3]_replica/Q
                         net (fo=4, routed)           0.982     6.866    cpu/ecen5593_startercode/core/r_me_rd/Q[3]_repN
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.295     7.161 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg[23]_i_9__1/O
                         net (fo=1, routed)           0.407     7.568    cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg[23]_i_9__1_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.692 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg[23]_i_6/O
                         net (fo=7, routed)           1.152     8.844    cpu/ecen5593_startercode/core/r_wb_rd/codasip_tmp_var_2
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.968 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_12/O
                         net (fo=1, routed)           0.861     9.829    cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_12_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.953 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_6/O
                         net (fo=113, routed)         0.925    10.878    cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_6_n_0
    SLICE_X27Y52         LUT2 (Prop_lut2_I1_O)        0.124    11.002 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_22/O
                         net (fo=1, routed)           0.000    11.002    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_22_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.400 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.400    cpu/ecen5593_startercode/core/r_wb_rd/waddr_reg[1]_i_12_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.622 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr_reg[5]_i_12/O[0]
                         net (fo=1, routed)           0.784    12.406    cpu/ecen5593_startercode/core/r_wb_rd/ex/data1[4]
    SLICE_X29Y59         LUT6 (Prop_lut6_I1_O)        0.299    12.705 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_5/O
                         net (fo=1, routed)           0.306    13.011    cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_5_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_2/O
                         net (fo=14, routed)          1.207    14.342    cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_2_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I4_O)        0.124    14.466 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[4]_i_2__4_comp_1/O
                         net (fo=1, routed)           0.981    15.447    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[1]_11_repN_alias
    SLICE_X29Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.571 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[8]_i_56_comp/O
                         net (fo=128, routed)         1.311    16.882    inst_mem/ram_inst/ram_inst/dout_o_reg[8]_i_11_0
    SLICE_X23Y19         MUXF7 (Prop_muxf7_S_O)       0.276    17.158 r  inst_mem/ram_inst/ram_inst/dout_o_reg[6]_i_25/O
                         net (fo=1, routed)           0.000    17.158    inst_mem/ram_inst/ram_inst/dout_o_reg[6]_i_25_n_0
    SLICE_X23Y19         MUXF8 (Prop_muxf8_I1_O)      0.094    17.252 r  inst_mem/ram_inst/ram_inst/dout_o_reg[6]_i_8/O
                         net (fo=1, routed)           1.302    18.554    inst_mem/ram_inst/ram_inst/dout_o_reg[6]_i_8_n_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I0_O)        0.316    18.870 r  inst_mem/ram_inst/ram_inst/dout_o[6]_i_4/O
                         net (fo=1, routed)           0.000    18.870    inst_mem/ram_inst/ram_inst/dout_o[6]_i_4_n_0
    SLICE_X28Y15         MUXF7 (Prop_muxf7_I0_O)      0.241    19.111 r  inst_mem/ram_inst/ram_inst/dout_o_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    19.111    inst_mem/ram_inst/ram_inst/dout_o_reg[6]_i_2_n_0
    SLICE_X28Y15         MUXF8 (Prop_muxf8_I0_O)      0.098    19.209 r  inst_mem/ram_inst/ram_inst/dout_o_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    19.209    inst_mem/ram_inst/ram_inst/mem_array[6]
    SLICE_X28Y15         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.496    12.888    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[6]/C
                         clock pessimism              0.277    13.165    
                         clock uncertainty           -0.035    13.130    
    SLICE_X28Y15         FDRE (Setup_fdre_C_D)        0.113    13.243    inst_mem/ram_inst/ram_inst/dout_o_reg[6]
  -------------------------------------------------------------------
                         required time                         13.243    
                         arrival time                         -19.209    
  -------------------------------------------------------------------
                         slack                                 -5.966    

Slack (VIOLATED) :        -5.943ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.733ns  (logic 3.751ns (27.314%)  route 9.982ns (72.686%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.737     5.406    cpu/ecen5593_startercode/core/r_me_rd/sysclk_IBUF_BUFG
    SLICE_X38Y57         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDCE (Prop_fdce_C_Q)         0.478     5.884 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[3]_replica/Q
                         net (fo=4, routed)           0.982     6.866    cpu/ecen5593_startercode/core/r_me_rd/Q[3]_repN
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.295     7.161 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg[23]_i_9__1/O
                         net (fo=1, routed)           0.407     7.568    cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg[23]_i_9__1_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.692 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg[23]_i_6/O
                         net (fo=7, routed)           1.152     8.844    cpu/ecen5593_startercode/core/r_wb_rd/codasip_tmp_var_2
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.968 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_12/O
                         net (fo=1, routed)           0.861     9.829    cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_12_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.953 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_6/O
                         net (fo=113, routed)         0.925    10.878    cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_6_n_0
    SLICE_X27Y52         LUT2 (Prop_lut2_I1_O)        0.124    11.002 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_22/O
                         net (fo=1, routed)           0.000    11.002    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_22_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.400 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.400    cpu/ecen5593_startercode/core/r_wb_rd/waddr_reg[1]_i_12_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.734 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr_reg[5]_i_12/O[1]
                         net (fo=1, routed)           0.784    12.517    cpu/ecen5593_startercode/core/r_wb_rd/ex/data1[5]
    SLICE_X27Y48         LUT6 (Prop_lut6_I1_O)        0.303    12.820 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_5/O
                         net (fo=1, routed)           0.363    13.183    cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_5_n_0
    SLICE_X27Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.307 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_2/O
                         net (fo=6, routed)           0.388    13.695    cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_2_n_0
    SLICE_X26Y48         LUT5 (Prop_lut5_I4_O)        0.124    13.819 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.421    14.240    cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[1]_0_repN_alias
    SLICE_X26Y46         LUT6 (Prop_lut6_I4_O)        0.124    14.364 r  cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg[5]_i_2__4_comp_1/O
                         net (fo=6, routed)           1.107    15.471    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/s_ex_bradd[4]
    SLICE_X23Y33         LUT4 (Prop_lut4_I1_O)        0.124    15.595 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[16]_i_24_comp/O
                         net (fo=128, routed)         1.593    17.188    inst_mem/ram_inst/ram_inst/dout_o[16]_i_4_0
    SLICE_X10Y21         MUXF8 (Prop_muxf8_S_O)       0.283    17.471 r  inst_mem/ram_inst/ram_inst/dout_o_reg[10]_i_15/O
                         net (fo=1, routed)           1.000    18.471    inst_mem/ram_inst/ram_inst/dout_o_reg[10]_i_15_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.319    18.790 r  inst_mem/ram_inst/ram_inst/dout_o[10]_i_5/O
                         net (fo=1, routed)           0.000    18.790    inst_mem/ram_inst/ram_inst/dout_o[10]_i_5_n_0
    SLICE_X11Y21         MUXF7 (Prop_muxf7_I1_O)      0.245    19.035 r  inst_mem/ram_inst/ram_inst/dout_o_reg[10]_i_2/O
                         net (fo=1, routed)           0.000    19.035    inst_mem/ram_inst/ram_inst/dout_o_reg[10]_i_2_n_0
    SLICE_X11Y21         MUXF8 (Prop_muxf8_I0_O)      0.104    19.139 r  inst_mem/ram_inst/ram_inst/dout_o_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    19.139    inst_mem/ram_inst/ram_inst/mem_array[10]
    SLICE_X11Y21         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.498    12.890    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[10]/C
                         clock pessimism              0.277    13.167    
                         clock uncertainty           -0.035    13.132    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)        0.064    13.196    inst_mem/ram_inst/ram_inst/dout_o_reg[10]
  -------------------------------------------------------------------
                         required time                         13.196    
                         arrival time                         -19.139    
  -------------------------------------------------------------------
                         slack                                 -5.943    

Slack (VIOLATED) :        -5.937ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.730ns  (logic 2.965ns (21.595%)  route 10.765ns (78.405%))
  Logic Levels:           16  (LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.738     5.407    cpu/ecen5593_startercode/core/r_wb_rd/sysclk_IBUF_BUFG
    SLICE_X36Y56         FDCE                                         r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDCE (Prop_fdce_C_Q)         0.419     5.826 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/Q
                         net (fo=1, routed)           1.040     6.866    cpu/ecen5593_startercode/core/r_wb_rd/Q[3]_repN
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.299     7.165 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_57/O
                         net (fo=1, routed)           0.573     7.738    cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_57_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.862 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_54/O
                         net (fo=33, routed)          0.931     8.793    cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_54_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.917 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[6]_i_11/O
                         net (fo=1, routed)           0.635     9.552    cpu/ecen5593_startercode/core/r_wb_rd/waddr[6]_i_11_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.676 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[6]_i_7/O
                         net (fo=18, routed)          0.945    10.621    cpu/ecen5593_startercode/core/r_wb_rd/waddr[6]_i_7_n_0
    SLICE_X33Y50         LUT3 (Prop_lut3_I2_O)        0.124    10.745 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[0]_i_15/O
                         net (fo=3, routed)           1.094    11.839    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[0]_i_15_n_0
    SLICE_X23Y55         LUT4 (Prop_lut4_I3_O)        0.124    11.963 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_15_comp/O
                         net (fo=1, routed)           0.784    12.747    cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_15_n_0_repN
    SLICE_X23Y58         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_10_comp/O
                         net (fo=2, routed)           0.578    13.448    cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_10_n_0
    SLICE_X25Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.572 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4/O
                         net (fo=4, routed)           0.744    14.317    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.441 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[3]_i_2__4_comp/O
                         net (fo=1, routed)           0.608    15.048    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[1]_12_repN_alias
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124    15.172 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[14]_i_120_comp_1/O
                         net (fo=865, routed)         1.876    17.048    inst_mem/ram_inst/ram_inst/inst_addr_in[1]
    SLICE_X9Y19          LUT6 (Prop_lut6_I2_O)        0.124    17.172 r  inst_mem/ram_inst/ram_inst/dout_o[9]_i_69/O
                         net (fo=1, routed)           0.000    17.172    inst_mem/ram_inst/ram_inst/dout_o[9]_i_69_n_0
    SLICE_X9Y19          MUXF7 (Prop_muxf7_I1_O)      0.245    17.417 r  inst_mem/ram_inst/ram_inst/dout_o_reg[9]_i_30/O
                         net (fo=1, routed)           0.000    17.417    inst_mem/ram_inst/ram_inst/dout_o_reg[9]_i_30_n_0
    SLICE_X9Y19          MUXF8 (Prop_muxf8_I0_O)      0.104    17.521 r  inst_mem/ram_inst/ram_inst/dout_o_reg[9]_i_11/O
                         net (fo=1, routed)           0.958    18.479    inst_mem/ram_inst/ram_inst/dout_o_reg[9]_i_11_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.316    18.795 r  inst_mem/ram_inst/ram_inst/dout_o[9]_i_4/O
                         net (fo=1, routed)           0.000    18.795    inst_mem/ram_inst/ram_inst/dout_o[9]_i_4_n_0
    SLICE_X9Y17          MUXF7 (Prop_muxf7_I0_O)      0.238    19.033 r  inst_mem/ram_inst/ram_inst/dout_o_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    19.033    inst_mem/ram_inst/ram_inst/dout_o_reg[9]_i_2_n_0
    SLICE_X9Y17          MUXF8 (Prop_muxf8_I0_O)      0.104    19.137 r  inst_mem/ram_inst/ram_inst/dout_o_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    19.137    inst_mem/ram_inst/ram_inst/mem_array[9]
    SLICE_X9Y17          FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.502    12.894    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[9]/C
                         clock pessimism              0.277    13.171    
                         clock uncertainty           -0.035    13.136    
    SLICE_X9Y17          FDRE (Setup_fdre_C_D)        0.064    13.200    inst_mem/ram_inst/ram_inst/dout_o_reg[9]
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                         -19.137    
  -------------------------------------------------------------------
                         slack                                 -5.937    

Slack (VIOLATED) :        -5.922ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.752ns  (logic 2.965ns (21.561%)  route 10.787ns (78.439%))
  Logic Levels:           16  (LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.738     5.407    cpu/ecen5593_startercode/core/r_wb_rd/sysclk_IBUF_BUFG
    SLICE_X36Y56         FDCE                                         r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDCE (Prop_fdce_C_Q)         0.419     5.826 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/Q
                         net (fo=1, routed)           1.040     6.866    cpu/ecen5593_startercode/core/r_wb_rd/Q[3]_repN
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.299     7.165 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_57/O
                         net (fo=1, routed)           0.573     7.738    cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_57_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.862 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_54/O
                         net (fo=33, routed)          0.931     8.793    cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_54_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.917 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[6]_i_11/O
                         net (fo=1, routed)           0.635     9.552    cpu/ecen5593_startercode/core/r_wb_rd/waddr[6]_i_11_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.676 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[6]_i_7/O
                         net (fo=18, routed)          0.945    10.621    cpu/ecen5593_startercode/core/r_wb_rd/waddr[6]_i_7_n_0
    SLICE_X33Y50         LUT3 (Prop_lut3_I2_O)        0.124    10.745 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[0]_i_15/O
                         net (fo=3, routed)           1.094    11.839    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[0]_i_15_n_0
    SLICE_X23Y55         LUT4 (Prop_lut4_I3_O)        0.124    11.963 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_15_comp/O
                         net (fo=1, routed)           0.784    12.747    cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_15_n_0_repN
    SLICE_X23Y58         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_10_comp/O
                         net (fo=2, routed)           0.578    13.448    cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_10_n_0
    SLICE_X25Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.572 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4/O
                         net (fo=4, routed)           0.744    14.317    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.441 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[3]_i_2__4_comp/O
                         net (fo=1, routed)           0.608    15.048    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[1]_12_repN_alias
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124    15.172 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[14]_i_120_comp_1/O
                         net (fo=865, routed)         2.062    17.235    inst_mem/ram_inst/ram_inst/inst_addr_in[1]
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.124    17.359 r  inst_mem/ram_inst/ram_inst/dout_o[12]_i_81/O
                         net (fo=1, routed)           0.000    17.359    inst_mem/ram_inst/ram_inst/dout_o[12]_i_81_n_0
    SLICE_X3Y23          MUXF7 (Prop_muxf7_I0_O)      0.238    17.597 r  inst_mem/ram_inst/ram_inst/dout_o_reg[12]_i_36/O
                         net (fo=1, routed)           0.000    17.597    inst_mem/ram_inst/ram_inst/dout_o_reg[12]_i_36_n_0
    SLICE_X3Y23          MUXF8 (Prop_muxf8_I0_O)      0.104    17.701 r  inst_mem/ram_inst/ram_inst/dout_o_reg[12]_i_14/O
                         net (fo=1, routed)           0.793    18.494    inst_mem/ram_inst/ram_inst/dout_o_reg[12]_i_14_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I3_O)        0.316    18.810 r  inst_mem/ram_inst/ram_inst/dout_o[12]_i_5/O
                         net (fo=1, routed)           0.000    18.810    inst_mem/ram_inst/ram_inst/dout_o[12]_i_5_n_0
    SLICE_X5Y23          MUXF7 (Prop_muxf7_I1_O)      0.245    19.055 r  inst_mem/ram_inst/ram_inst/dout_o_reg[12]_i_2/O
                         net (fo=1, routed)           0.000    19.055    inst_mem/ram_inst/ram_inst/dout_o_reg[12]_i_2_n_0
    SLICE_X5Y23          MUXF8 (Prop_muxf8_I0_O)      0.104    19.159 r  inst_mem/ram_inst/ram_inst/dout_o_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    19.159    inst_mem/ram_inst/ram_inst/mem_array[12]
    SLICE_X5Y23          FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.539    12.931    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[12]/C
                         clock pessimism              0.277    13.208    
                         clock uncertainty           -0.035    13.173    
    SLICE_X5Y23          FDRE (Setup_fdre_C_D)        0.064    13.237    inst_mem/ram_inst/ram_inst/dout_o_reg[12]
  -------------------------------------------------------------------
                         required time                         13.237    
                         arrival time                         -19.159    
  -------------------------------------------------------------------
                         slack                                 -5.922    

Slack (VIOLATED) :        -5.919ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.708ns  (logic 2.922ns (21.316%)  route 10.786ns (78.684%))
  Logic Levels:           16  (LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.738     5.407    cpu/ecen5593_startercode/core/r_wb_rd/sysclk_IBUF_BUFG
    SLICE_X36Y56         FDCE                                         r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDCE (Prop_fdce_C_Q)         0.419     5.826 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/Q
                         net (fo=1, routed)           1.040     6.866    cpu/ecen5593_startercode/core/r_wb_rd/Q[3]_repN
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.299     7.165 f  cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_57/O
                         net (fo=1, routed)           0.573     7.738    cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_57_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.862 f  cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_54/O
                         net (fo=33, routed)          0.691     8.553    cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_54_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.677 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_22/O
                         net (fo=32, routed)          0.953     9.630    cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_22_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I2_O)        0.124     9.754 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[15]_i_5/O
                         net (fo=16, routed)          1.294    11.048    cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[15]
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124    11.172 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[5]_i_15/O
                         net (fo=6, routed)           0.492    11.664    cpu/ecen5593_startercode/core/r_wb_rd/waddr[5]_i_15_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.788 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15/O
                         net (fo=2, routed)           0.578    12.366    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15_n_0
    SLICE_X29Y58         LUT5 (Prop_lut5_I4_O)        0.124    12.490 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_9/O
                         net (fo=2, routed)           0.822    13.312    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.124    13.436 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_4/O
                         net (fo=4, routed)           0.484    13.920    cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_4_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I3_O)        0.124    14.044 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[2]_i_2__4/O
                         net (fo=1029, routed)        1.202    15.246    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[1]_13_alias
    SLICE_X23Y44         LUT6 (Prop_lut6_I3_O)        0.124    15.370 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[0]_i_1__0_comp/O
                         net (fo=865, routed)         1.357    16.727    inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_50_1
    SLICE_X16Y31         LUT6 (Prop_lut6_I4_O)        0.124    16.851 r  inst_mem/ram_inst/ram_inst/dout_o[14]_i_92/O
                         net (fo=1, routed)           0.000    16.851    inst_mem/ram_inst/ram_inst/dout_o[14]_i_92_n_0
    SLICE_X16Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    17.092 r  inst_mem/ram_inst/ram_inst/dout_o_reg[14]_i_42/O
                         net (fo=1, routed)           0.000    17.092    inst_mem/ram_inst/ram_inst/dout_o_reg[14]_i_42_n_0
    SLICE_X16Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    17.190 r  inst_mem/ram_inst/ram_inst/dout_o_reg[14]_i_17/O
                         net (fo=1, routed)           1.300    18.490    inst_mem/ram_inst/ram_inst/dout_o_reg[14]_i_17_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I1_O)        0.319    18.809 r  inst_mem/ram_inst/ram_inst/dout_o[14]_i_6/O
                         net (fo=1, routed)           0.000    18.809    inst_mem/ram_inst/ram_inst/dout_o[14]_i_6_n_0
    SLICE_X9Y28          MUXF7 (Prop_muxf7_I0_O)      0.212    19.021 r  inst_mem/ram_inst/ram_inst/dout_o_reg[14]_i_3/O
                         net (fo=1, routed)           0.000    19.021    inst_mem/ram_inst/ram_inst/dout_o_reg[14]_i_3_n_0
    SLICE_X9Y28          MUXF8 (Prop_muxf8_I1_O)      0.094    19.115 r  inst_mem/ram_inst/ram_inst/dout_o_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    19.115    inst_mem/ram_inst/ram_inst/mem_array[14]
    SLICE_X9Y28          FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.498    12.890    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[14]/C
                         clock pessimism              0.277    13.167    
                         clock uncertainty           -0.035    13.132    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)        0.064    13.196    inst_mem/ram_inst/ram_inst/dout_o_reg[14]
  -------------------------------------------------------------------
                         required time                         13.196    
                         arrival time                         -19.115    
  -------------------------------------------------------------------
                         slack                                 -5.919    

Slack (VIOLATED) :        -5.915ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.748ns  (logic 2.913ns (21.188%)  route 10.835ns (78.812%))
  Logic Levels:           16  (LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.738     5.407    cpu/ecen5593_startercode/core/r_wb_rd/sysclk_IBUF_BUFG
    SLICE_X36Y56         FDCE                                         r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDCE (Prop_fdce_C_Q)         0.419     5.826 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[3]_replica/Q
                         net (fo=1, routed)           1.040     6.866    cpu/ecen5593_startercode/core/r_wb_rd/Q[3]_repN
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.299     7.165 f  cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_57/O
                         net (fo=1, routed)           0.573     7.738    cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_57_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.862 f  cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_54/O
                         net (fo=33, routed)          0.691     8.553    cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_54_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.677 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_22/O
                         net (fo=32, routed)          0.953     9.630    cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_22_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I2_O)        0.124     9.754 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[15]_i_5/O
                         net (fo=16, routed)          1.294    11.048    cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[15]
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124    11.172 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[5]_i_15/O
                         net (fo=6, routed)           0.492    11.664    cpu/ecen5593_startercode/core/r_wb_rd/waddr[5]_i_15_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.788 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15/O
                         net (fo=2, routed)           0.578    12.366    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15_n_0
    SLICE_X29Y58         LUT5 (Prop_lut5_I4_O)        0.124    12.490 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_9/O
                         net (fo=2, routed)           0.822    13.312    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.124    13.436 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_4/O
                         net (fo=4, routed)           0.484    13.920    cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_4_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I3_O)        0.124    14.044 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[2]_i_2__4/O
                         net (fo=1029, routed)        1.202    15.246    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[1]_13_alias
    SLICE_X23Y44         LUT6 (Prop_lut6_I3_O)        0.124    15.370 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[0]_i_1__0_comp/O
                         net (fo=865, routed)         1.827    17.197    inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_50_1
    SLICE_X24Y21         LUT6 (Prop_lut6_I4_O)        0.124    17.321 r  inst_mem/ram_inst/ram_inst/dout_o[24]_i_102/O
                         net (fo=1, routed)           0.000    17.321    inst_mem/ram_inst/ram_inst/dout_o[24]_i_102_n_0
    SLICE_X24Y21         MUXF7 (Prop_muxf7_I0_O)      0.241    17.562 r  inst_mem/ram_inst/ram_inst/dout_o_reg[24]_i_47/O
                         net (fo=1, routed)           0.000    17.562    inst_mem/ram_inst/ram_inst/dout_o_reg[24]_i_47_n_0
    SLICE_X24Y21         MUXF8 (Prop_muxf8_I0_O)      0.098    17.660 r  inst_mem/ram_inst/ram_inst/dout_o_reg[24]_i_19/O
                         net (fo=1, routed)           0.879    18.539    inst_mem/ram_inst/ram_inst/dout_o_reg[24]_i_19_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.319    18.858 r  inst_mem/ram_inst/ram_inst/dout_o[24]_i_6/O
                         net (fo=1, routed)           0.000    18.858    inst_mem/ram_inst/ram_inst/dout_o[24]_i_6_n_0
    SLICE_X24Y35         MUXF7 (Prop_muxf7_I0_O)      0.209    19.067 r  inst_mem/ram_inst/ram_inst/dout_o_reg[24]_i_3/O
                         net (fo=1, routed)           0.000    19.067    inst_mem/ram_inst/ram_inst/dout_o_reg[24]_i_3_n_0
    SLICE_X24Y35         MUXF8 (Prop_muxf8_I1_O)      0.088    19.155 r  inst_mem/ram_inst/ram_inst/dout_o_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    19.155    inst_mem/ram_inst/ram_inst/mem_array[24]
    SLICE_X24Y35         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.493    12.885    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X24Y35         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[24]/C
                         clock pessimism              0.277    13.162    
                         clock uncertainty           -0.035    13.127    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)        0.113    13.240    inst_mem/ram_inst/ram_inst/dout_o_reg[24]
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                         -19.155    
  -------------------------------------------------------------------
                         slack                                 -5.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[12]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mem/ram_inst/ram_inst/write[1].mem_array_reg[125][0][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.263%)  route 0.215ns (56.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.555     1.467    cpu/ecen5593_startercode/core/r_me_wtdat/sysclk_IBUF_BUFG
    SLICE_X24Y59         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[12]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[12]_rep/Q
                         net (fo=64, routed)          0.215     1.846    main_mem/ram_inst/ram_inst/write[1].mem_array_reg[127][0][15]_0[4]
    SLICE_X20Y58         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[125][0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.826     1.985    main_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X20Y58         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[125][0][12]/C
                         clock pessimism             -0.252     1.734    
    SLICE_X20Y58         FDRE (Hold_fdre_C_D)         0.076     1.810    main_mem/ram_inst/ram_inst/write[1].mem_array_reg[125][0][12]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 main_mem/ram_inst/ram_inst/dout_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mem/dout_local_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.122%)  route 0.200ns (48.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.544     1.456    main_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X24Y76         FDRE                                         r  main_mem/ram_inst/ram_inst/dout_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y76         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  main_mem/ram_inst/ram_inst/dout_o_reg[29]/Q
                         net (fo=2, routed)           0.200     1.820    main_mem/ram_inst/ram_inst/mem_dout[29]
    SLICE_X21Y77         LUT5 (Prop_lut5_I3_O)        0.045     1.865 r  main_mem/ram_inst/ram_inst/dout_local[29]_i_1/O
                         net (fo=1, routed)           0.000     1.865    main_mem/gen_val_return[29]
    SLICE_X21Y77         FDRE                                         r  main_mem/dout_local_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.814     1.973    main_mem/sysclk_IBUF_BUFG
    SLICE_X21Y77         FDRE                                         r  main_mem/dout_local_reg[29]/C
                         clock pessimism             -0.252     1.722    
    SLICE_X21Y77         FDRE (Hold_fdre_C_D)         0.092     1.814    main_mem/dout_local_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mem/ram_inst/ram_inst/write[0].mem_array_reg[115][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.664%)  route 0.254ns (64.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.554     1.466    cpu/ecen5593_startercode/core/r_me_wtdat/sysclk_IBUF_BUFG
    SLICE_X22Y61         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y61         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[4]_rep/Q
                         net (fo=64, routed)          0.254     1.862    main_mem/ram_inst/ram_inst/write[0].mem_array_reg[127][0][7]_0[4]
    SLICE_X19Y64         FDRE                                         r  main_mem/ram_inst/ram_inst/write[0].mem_array_reg[115][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.823     1.982    main_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X19Y64         FDRE                                         r  main_mem/ram_inst/ram_inst/write[0].mem_array_reg[115][0][4]/C
                         clock pessimism             -0.252     1.731    
    SLICE_X19Y64         FDRE (Hold_fdre_C_D)         0.075     1.806    main_mem/ram_inst/ram_inst/write[0].mem_array_reg[115][0][4]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[12]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mem/ram_inst/ram_inst/write[1].mem_array_reg[116][0][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.842%)  route 0.210ns (56.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.555     1.467    cpu/ecen5593_startercode/core/r_me_wtdat/sysclk_IBUF_BUFG
    SLICE_X24Y59         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[12]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[12]_rep/Q
                         net (fo=64, routed)          0.210     1.841    main_mem/ram_inst/ram_inst/write[1].mem_array_reg[127][0][15]_0[4]
    SLICE_X21Y58         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[116][0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.826     1.985    main_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X21Y58         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[116][0][12]/C
                         clock pessimism             -0.252     1.734    
    SLICE_X21Y58         FDRE (Hold_fdre_C_D)         0.047     1.781    main_mem/ram_inst/ram_inst/write[1].mem_array_reg[116][0][12]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[13]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mem/ram_inst/ram_inst/write[1].mem_array_reg[186][0][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.336%)  route 0.258ns (64.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.552     1.464    cpu/ecen5593_startercode/core/r_me_wtdat/sysclk_IBUF_BUFG
    SLICE_X23Y64         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[13]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[13]_rep__0/Q
                         net (fo=64, routed)          0.258     1.863    main_mem/ram_inst/ram_inst/write[1].mem_array_reg[191][0][15]_0[5]
    SLICE_X18Y62         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[186][0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.824     1.983    main_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X18Y62         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[186][0][13]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X18Y62         FDRE (Hold_fdre_C_D)         0.066     1.798    main_mem/ram_inst/ram_inst/write[1].mem_array_reg[186][0][13]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mem/ram_inst/din_dly_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.575%)  route 0.267ns (65.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.554     1.466    cpu/ecen5593_startercode/core/r_me_wtdat/sysclk_IBUF_BUFG
    SLICE_X23Y61         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y61         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[14]/Q
                         net (fo=66, routed)          0.267     1.874    main_mem/ram_inst/write[3].mem_array_reg[63][0][31][14]
    SLICE_X14Y60         FDRE                                         r  main_mem/ram_inst/din_dly_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.826     1.985    main_mem/ram_inst/sysclk_IBUF_BUFG
    SLICE_X14Y60         FDRE                                         r  main_mem/ram_inst/din_dly_reg[14]/C
                         clock pessimism             -0.252     1.734    
    SLICE_X14Y60         FDRE (Hold_fdre_C_D)         0.072     1.806    main_mem/ram_inst/din_dly_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[10]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mem/ram_inst/ram_inst/write[1].mem_array_reg[116][0][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.500%)  route 0.222ns (57.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.555     1.467    cpu/ecen5593_startercode/core/r_me_wtdat/sysclk_IBUF_BUFG
    SLICE_X24Y59         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[10]_rep/Q
                         net (fo=64, routed)          0.222     1.853    main_mem/ram_inst/ram_inst/write[1].mem_array_reg[127][0][15]_0[2]
    SLICE_X21Y58         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[116][0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.826     1.985    main_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X21Y58         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[116][0][10]/C
                         clock pessimism             -0.252     1.734    
    SLICE_X21Y58         FDRE (Hold_fdre_C_D)         0.046     1.780    main_mem/ram_inst/ram_inst/write[1].mem_array_reg[116][0][10]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 current_instr_reg[14]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/write[1].mem_array_reg[125][0][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.410%)  route 0.257ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y7          FDRE                                         r  current_instr_reg[14]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y7          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  current_instr_reg[14]_rep/Q
                         net (fo=64, routed)          0.257     1.871    inst_mem/ram_inst/ram_inst/write[1].mem_array_reg[127][0][15]_0[6]
    SLICE_X18Y9          FDRE                                         r  inst_mem/ram_inst/ram_inst/write[1].mem_array_reg[125][0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.832     1.991    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X18Y9          FDRE                                         r  inst_mem/ram_inst/ram_inst/write[1].mem_array_reg[125][0][14]/C
                         clock pessimism             -0.252     1.740    
    SLICE_X18Y9          FDRE (Hold_fdre_C_D)         0.047     1.787    inst_mem/ram_inst/ram_inst/write[1].mem_array_reg[125][0][14]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[13]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mem/ram_inst/ram_inst/write[1].mem_array_reg[171][0][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.407%)  route 0.269ns (65.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.552     1.464    cpu/ecen5593_startercode/core/r_me_wtdat/sysclk_IBUF_BUFG
    SLICE_X23Y64         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[13]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[13]_rep__0/Q
                         net (fo=64, routed)          0.269     1.874    main_mem/ram_inst/ram_inst/write[1].mem_array_reg[191][0][15]_0[5]
    SLICE_X17Y63         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[171][0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.823     1.982    main_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X17Y63         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[171][0][13]/C
                         clock pessimism             -0.252     1.731    
    SLICE_X17Y63         FDRE (Hold_fdre_C_D)         0.047     1.778    main_mem/ram_inst/ram_inst/write[1].mem_array_reg[171][0][13]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 current_instr_reg[21]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/write[2].mem_array_reg[208][0][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.808%)  route 0.289ns (67.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.553     1.465    sysclk_IBUF_BUFG
    SLICE_X25Y20         FDRE                                         r  current_instr_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  current_instr_reg[21]_rep__1/Q
                         net (fo=64, routed)          0.289     1.895    inst_mem/ram_inst/ram_inst/write[2].mem_array_reg[255][0][23]_0[5]
    SLICE_X15Y24         FDRE                                         r  inst_mem/ram_inst/ram_inst/write[2].mem_array_reg[208][0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.817     1.976    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X15Y24         FDRE                                         r  inst_mem/ram_inst/ram_inst/write[2].mem_array_reg[208][0][21]/C
                         clock pessimism             -0.252     1.725    
    SLICE_X15Y24         FDRE (Hold_fdre_C_D)         0.071     1.796    inst_mem/ram_inst/ram_inst/write[2].mem_array_reg[208][0][21]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y38    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y38    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y38    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X8Y3      current_instr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y6      current_instr_reg[10]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y6     current_instr_reg[10]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X20Y0     current_instr_reg[10]_rep__1/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y5     current_instr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X8Y3      current_instr_reg[11]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X8Y3      current_instr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X8Y3      current_instr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y6      current_instr_reg[10]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y6      current_instr_reg[10]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X8Y3      current_instr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X8Y3      current_instr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y6      current_instr_reg[10]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y6      current_instr_reg[10]_rep/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 0.606ns (11.683%)  route 4.581ns (88.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.753     5.422    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  rst_reg/Q
                         net (fo=2, routed)           0.670     6.548    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.150     6.698 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        3.911    10.609    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X35Y54         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.487    12.879    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X35Y54         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][24]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X35Y54         FDCE (Recov_fdce_C_CLR)     -0.613    12.507    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][24]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 0.606ns (11.683%)  route 4.581ns (88.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.753     5.422    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  rst_reg/Q
                         net (fo=2, routed)           0.670     6.548    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.150     6.698 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        3.911    10.609    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X35Y54         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.487    12.879    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X35Y54         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][26]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X35Y54         FDCE (Recov_fdce_C_CLR)     -0.613    12.507    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][26]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 0.606ns (11.683%)  route 4.581ns (88.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.753     5.422    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  rst_reg/Q
                         net (fo=2, routed)           0.670     6.548    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.150     6.698 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        3.911    10.609    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X35Y54         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.487    12.879    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X35Y54         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][4]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X35Y54         FDCE (Recov_fdce_C_CLR)     -0.613    12.507    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][4]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[12].RAM_reg[12][10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 0.606ns (11.683%)  route 4.581ns (88.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.753     5.422    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  rst_reg/Q
                         net (fo=2, routed)           0.670     6.548    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.150     6.698 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        3.911    10.609    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X34Y54         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[12].RAM_reg[12][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.487    12.879    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X34Y54         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[12].RAM_reg[12][10]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X34Y54         FDCE (Recov_fdce_C_CLR)     -0.527    12.593    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[12].RAM_reg[12][10]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[12].RAM_reg[12][11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 0.606ns (11.683%)  route 4.581ns (88.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.753     5.422    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  rst_reg/Q
                         net (fo=2, routed)           0.670     6.548    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.150     6.698 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        3.911    10.609    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X34Y54         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[12].RAM_reg[12][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.487    12.879    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X34Y54         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[12].RAM_reg[12][11]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X34Y54         FDCE (Recov_fdce_C_CLR)     -0.527    12.593    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[12].RAM_reg[12][11]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[12].RAM_reg[12][26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 0.606ns (11.683%)  route 4.581ns (88.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.753     5.422    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  rst_reg/Q
                         net (fo=2, routed)           0.670     6.548    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.150     6.698 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        3.911    10.609    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X34Y54         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[12].RAM_reg[12][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.487    12.879    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X34Y54         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[12].RAM_reg[12][26]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X34Y54         FDCE (Recov_fdce_C_CLR)     -0.527    12.593    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[12].RAM_reg[12][26]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 0.606ns (11.897%)  route 4.488ns (88.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.753     5.422    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  rst_reg/Q
                         net (fo=2, routed)           0.670     6.548    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.150     6.698 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        3.817    10.515    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X39Y56         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.562    12.954    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][20]/C
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.035    13.195    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.613    12.582    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][20]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 0.606ns (11.897%)  route 4.488ns (88.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.753     5.422    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  rst_reg/Q
                         net (fo=2, routed)           0.670     6.548    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.150     6.698 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        3.817    10.515    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X39Y56         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.562    12.954    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][26]/C
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.035    13.195    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.613    12.582    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][26]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 0.606ns (11.897%)  route 4.488ns (88.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.753     5.422    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  rst_reg/Q
                         net (fo=2, routed)           0.670     6.548    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.150     6.698 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        3.817    10.515    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X39Y56         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.562    12.954    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]/C
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.035    13.195    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.613    12.582    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 0.606ns (11.897%)  route 4.488ns (88.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.753     5.422    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  rst_reg/Q
                         net (fo=2, routed)           0.670     6.548    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.150     6.698 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        3.817    10.515    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X39Y56         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.562    12.954    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][4]/C
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.035    13.195    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.613    12.582    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][4]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                  2.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.184ns (20.492%)  route 0.714ns (79.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.591     1.503    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_reg/Q
                         net (fo=2, routed)           0.232     1.877    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.043     1.920 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        0.482     2.401    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X37Y50         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.857     2.016    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][25]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X37Y50         FDCE (Remov_fdce_C_CLR)     -0.159     1.611    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][25]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.184ns (20.492%)  route 0.714ns (79.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.591     1.503    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_reg/Q
                         net (fo=2, routed)           0.232     1.877    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.043     1.920 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        0.482     2.401    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X37Y50         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.857     2.016    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][30]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X37Y50         FDCE (Remov_fdce_C_CLR)     -0.159     1.611    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[9].RAM_reg[9][30]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[11].RAM_reg[11][16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.184ns (20.394%)  route 0.718ns (79.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.591     1.503    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_reg/Q
                         net (fo=2, routed)           0.232     1.877    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.043     1.920 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        0.486     2.405    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X36Y50         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[11].RAM_reg[11][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.857     2.016    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[11].RAM_reg[11][16]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X36Y50         FDCE (Remov_fdce_C_CLR)     -0.159     1.611    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[11].RAM_reg[11][16]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[11].RAM_reg[11][25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.184ns (20.394%)  route 0.718ns (79.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.591     1.503    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_reg/Q
                         net (fo=2, routed)           0.232     1.877    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.043     1.920 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        0.486     2.405    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X36Y50         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[11].RAM_reg[11][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.857     2.016    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[11].RAM_reg[11][25]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X36Y50         FDCE (Remov_fdce_C_CLR)     -0.159     1.611    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[11].RAM_reg[11][25]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[11].RAM_reg[11][27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.184ns (20.394%)  route 0.718ns (79.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.591     1.503    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_reg/Q
                         net (fo=2, routed)           0.232     1.877    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.043     1.920 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        0.486     2.405    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X36Y50         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[11].RAM_reg[11][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.857     2.016    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[11].RAM_reg[11][27]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X36Y50         FDCE (Remov_fdce_C_CLR)     -0.159     1.611    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[11].RAM_reg[11][27]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[11].RAM_reg[11][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.184ns (20.394%)  route 0.718ns (79.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.591     1.503    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_reg/Q
                         net (fo=2, routed)           0.232     1.877    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.043     1.920 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        0.486     2.405    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X36Y50         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[11].RAM_reg[11][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.857     2.016    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[11].RAM_reg[11][7]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X36Y50         FDCE (Remov_fdce_C_CLR)     -0.159     1.611    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[11].RAM_reg[11][7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[2].RAM_reg[2][14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.184ns (19.676%)  route 0.751ns (80.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.591     1.503    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_reg/Q
                         net (fo=2, routed)           0.232     1.877    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.043     1.920 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        0.519     2.438    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X38Y50         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[2].RAM_reg[2][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.857     2.016    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[2].RAM_reg[2][14]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X38Y50         FDCE (Remov_fdce_C_CLR)     -0.134     1.636    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[2].RAM_reg[2][14]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[2].RAM_reg[2][28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.184ns (19.676%)  route 0.751ns (80.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.591     1.503    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_reg/Q
                         net (fo=2, routed)           0.232     1.877    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.043     1.920 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        0.519     2.438    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X38Y50         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[2].RAM_reg[2][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.857     2.016    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[2].RAM_reg[2][28]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X38Y50         FDCE (Remov_fdce_C_CLR)     -0.134     1.636    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[2].RAM_reg[2][28]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[2].RAM_reg[2][31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.184ns (19.676%)  route 0.751ns (80.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.591     1.503    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_reg/Q
                         net (fo=2, routed)           0.232     1.877    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.043     1.920 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        0.519     2.438    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X38Y50         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[2].RAM_reg[2][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.857     2.016    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[2].RAM_reg[2][31]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X38Y50         FDCE (Remov_fdce_C_CLR)     -0.134     1.636    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[2].RAM_reg[2][31]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[2].RAM_reg[2][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.184ns (19.676%)  route 0.751ns (80.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.591     1.503    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_reg/Q
                         net (fo=2, routed)           0.232     1.877    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.043     1.920 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1667, routed)        0.519     2.438    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X38Y50         FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[2].RAM_reg[2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.857     2.016    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[2].RAM_reg[2][7]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X38Y50         FDCE (Remov_fdce_C_CLR)     -0.134     1.636    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[2].RAM_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.803    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.260ns  (logic 3.941ns (62.962%)  route 2.319ns (37.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.723     5.392    sysclk_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  led_reg_reg[2]/Q
                         net (fo=1, routed)           2.319     8.166    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    11.652 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.652    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.078ns  (logic 3.966ns (65.255%)  route 2.112ns (34.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.723     5.392    sysclk_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  led_reg_reg[3]/Q
                         net (fo=1, routed)           2.112     7.959    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    11.469 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.469    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.880ns  (logic 4.057ns (69.004%)  route 1.822ns (30.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.740     5.409    sysclk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  led_reg_reg[1]/Q
                         net (fo=1, routed)           1.822     7.749    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    11.288 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.288    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.716ns  (logic 4.049ns (70.840%)  route 1.667ns (29.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.740     5.409    sysclk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  led_reg_reg[0]/Q
                         net (fo=1, routed)           1.667     7.594    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.125 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.125    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.396ns (80.659%)  route 0.335ns (19.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.588     1.500    sysclk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  led_reg_reg[0]/Q
                         net (fo=1, routed)           0.335     1.999    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.231 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.231    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.404ns (79.167%)  route 0.369ns (20.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.588     1.500    sysclk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  led_reg_reg[1]/Q
                         net (fo=1, routed)           0.369     2.034    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.274 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.274    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.352ns (71.737%)  route 0.533ns (28.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.578     1.490    sysclk_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  led_reg_reg[3]/Q
                         net (fo=1, routed)           0.533     2.164    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     3.375 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.328ns (68.148%)  route 0.621ns (31.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.578     1.490    sysclk_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  led_reg_reg[2]/Q
                         net (fo=1, routed)           0.621     2.252    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     3.439 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.439    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           273 Endpoints
Min Delay           273 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[16]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.101ns  (logic 1.691ns (16.741%)  route 8.410ns (83.259%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          1.797     3.364    r_btn_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.488 r  current_instr[31]_i_2/O
                         net (fo=106, routed)         6.613    10.101    current_instr[31]_i_2_n_0
    SLICE_X0Y36          FDRE                                         r  current_instr_reg[16]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.545     4.938    sysclk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  current_instr_reg[16]_rep__0/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[19]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.101ns  (logic 1.691ns (16.741%)  route 8.410ns (83.259%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          1.797     3.364    r_btn_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.488 r  current_instr[31]_i_2/O
                         net (fo=106, routed)         6.613    10.101    current_instr[31]_i_2_n_0
    SLICE_X0Y36          FDRE                                         r  current_instr_reg[19]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.545     4.938    sysclk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  current_instr_reg[19]_rep/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[19]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.101ns  (logic 1.691ns (16.741%)  route 8.410ns (83.259%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          1.797     3.364    r_btn_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.488 r  current_instr[31]_i_2/O
                         net (fo=106, routed)         6.613    10.101    current_instr[31]_i_2_n_0
    SLICE_X0Y36          FDRE                                         r  current_instr_reg[19]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.545     4.938    sysclk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  current_instr_reg[19]_rep__0/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[20]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.101ns  (logic 1.691ns (16.741%)  route 8.410ns (83.259%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          1.797     3.364    r_btn_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.488 r  current_instr[31]_i_2/O
                         net (fo=106, routed)         6.613    10.101    current_instr[31]_i_2_n_0
    SLICE_X0Y36          FDRE                                         r  current_instr_reg[20]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.545     4.938    sysclk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  current_instr_reg[20]_rep__0/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[18]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.531ns  (logic 1.691ns (17.742%)  route 7.840ns (82.258%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          1.797     3.364    r_btn_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.488 r  current_instr[31]_i_2/O
                         net (fo=106, routed)         6.043     9.531    current_instr[31]_i_2_n_0
    SLICE_X4Y21          FDRE                                         r  current_instr_reg[18]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.542     4.935    sysclk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  current_instr_reg[18]_rep/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[18]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.531ns  (logic 1.691ns (17.742%)  route 7.840ns (82.258%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          1.797     3.364    r_btn_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.488 r  current_instr[31]_i_2/O
                         net (fo=106, routed)         6.043     9.531    current_instr[31]_i_2_n_0
    SLICE_X4Y21          FDRE                                         r  current_instr_reg[18]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.542     4.935    sysclk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  current_instr_reg[18]_rep__1/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[20]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.531ns  (logic 1.691ns (17.742%)  route 7.840ns (82.258%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          1.797     3.364    r_btn_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.488 r  current_instr[31]_i_2/O
                         net (fo=106, routed)         6.043     9.531    current_instr[31]_i_2_n_0
    SLICE_X4Y21          FDRE                                         r  current_instr_reg[20]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.542     4.935    sysclk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  current_instr_reg[20]_rep/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[21]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.531ns  (logic 1.691ns (17.742%)  route 7.840ns (82.258%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          1.797     3.364    r_btn_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.488 r  current_instr[31]_i_2/O
                         net (fo=106, routed)         6.043     9.531    current_instr[31]_i_2_n_0
    SLICE_X4Y21          FDRE                                         r  current_instr_reg[21]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.542     4.935    sysclk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  current_instr_reg[21]_rep/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[16]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.388ns  (logic 1.691ns (18.012%)  route 7.697ns (81.988%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          1.797     3.364    r_btn_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.488 r  current_instr[31]_i_2/O
                         net (fo=106, routed)         5.900     9.388    current_instr[31]_i_2_n_0
    SLICE_X0Y21          FDRE                                         r  current_instr_reg[16]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.538     4.931    sysclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  current_instr_reg[16]_rep/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[22]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.388ns  (logic 1.691ns (18.012%)  route 7.697ns (81.988%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          1.797     3.364    r_btn_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.488 r  current_instr[31]_i_2/O
                         net (fo=106, routed)         5.900     9.388    current_instr[31]_i_2_n_0
    SLICE_X0Y21          FDRE                                         r  current_instr_reg[22]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       1.538     4.931    sysclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  current_instr_reg[22]_rep/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.379ns (47.280%)  route 0.423ns (52.720%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          0.423     0.756    r_btn_IBUF
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.045     0.801 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.801    FSM_onehot_state[1]_i_1_n_0
    SLICE_X38Y38         FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.859     2.018    sysclk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.382ns (47.477%)  route 0.423ns (52.523%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          0.423     0.756    r_btn_IBUF
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.048     0.804 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.804    FSM_onehot_state[2]_i_1_n_0
    SLICE_X38Y38         FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.859     2.018    sysclk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.379ns (43.185%)  route 0.499ns (56.815%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  r_btn_IBUF_inst/O
                         net (fo=18, routed)          0.499     0.832    r_btn_IBUF
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.045     0.877 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.877    FSM_onehot_state[0]_i_1_n_0
    SLICE_X38Y38         FDRE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.859     2.018    sysclk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            rst_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.379ns (36.842%)  route 0.650ns (63.158%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          0.650     0.984    r_btn_IBUF
    SLICE_X37Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.029 r  rst_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.029    rst_counter[1]_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  rst_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.860     2.019    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_counter_reg[1]/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            rst_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.379ns (36.842%)  route 0.650ns (63.158%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          0.650     0.984    r_btn_IBUF
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.029 r  rst_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.029    rst_counter[2]_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  rst_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.860     2.019    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_counter_reg[2]/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            rst_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.354ns  (logic 0.378ns (27.905%)  route 0.976ns (72.095%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          0.801     1.135    r_btn_IBUF
    SLICE_X36Y40         LUT5 (Prop_lut5_I2_O)        0.044     1.179 r  rst_counter[0]_i_1/O
                         net (fo=1, routed)           0.176     1.354    rst_counter[0]_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  rst_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.860     2.019    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_counter_reg[0]/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            inst_trans_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.379ns (27.843%)  route 0.982ns (72.157%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          0.982     1.316    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/r_btn_IBUF
    SLICE_X29Y28         LUT5 (Prop_lut5_I2_O)        0.045     1.361 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_trans[1]_i_1/O
                         net (fo=1, routed)           0.000     1.361    cpu_n_100
    SLICE_X29Y28         FDRE                                         r  inst_trans_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.821     1.980    sysclk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  inst_trans_reg[1]/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            rst_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.424ns (29.338%)  route 1.021ns (70.662%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          0.801     1.135    r_btn_IBUF
    SLICE_X36Y40         LUT4 (Prop_lut4_I2_O)        0.045     1.180 r  rst_i_3/O
                         net (fo=1, routed)           0.220     1.400    rst_i_3_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.445 r  rst_i_1/O
                         net (fo=1, routed)           0.000     1.445    rst_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.860     2.019    sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  rst_reg/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.472ns  (logic 0.379ns (25.740%)  route 1.093ns (74.260%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          0.832     1.166    r_btn_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.211 r  current_instr[31]_i_2/O
                         net (fo=106, routed)         0.261     1.472    current_instr[31]_i_2_n_0
    SLICE_X41Y26         FDRE                                         r  current_instr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.848     2.007    sysclk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  current_instr_reg[16]/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.472ns  (logic 0.379ns (25.740%)  route 1.093ns (74.260%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  r_btn_IBUF_inst/O
                         net (fo=18, routed)          0.832     1.166    r_btn_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.211 r  current_instr[31]_i_2/O
                         net (fo=106, routed)         0.261     1.472    current_instr[31]_i_2_n_0
    SLICE_X41Y26         FDRE                                         r  current_instr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17265, routed)       0.848     2.007    sysclk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  current_instr_reg[22]/C





