// Seed: 4264003744
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  output id_6;
  output id_5;
  inout id_4;
  inout id_3;
  input id_2;
  input id_1;
  type_10(
      id_6, 1'b0 - id_7, 1
  );
  logic id_7 = id_4;
  defparam id_8.id_9 = 1;
  assign id_4 = 1;
endmodule
