// Seed: 195610174
module module_0 (
    input supply0 id_0,
    output tri1 module_0,
    output tri1 id_2,
    input supply0 id_3,
    output wand id_4,
    output wire id_5,
    input wire id_6,
    input wor id_7,
    output wire id_8,
    input uwire id_9,
    input uwire id_10,
    input tri1 id_11,
    input uwire id_12,
    output wor id_13,
    output supply0 id_14,
    input tri1 id_15,
    output tri void id_16,
    input wand id_17,
    input wor id_18,
    input uwire id_19,
    output uwire id_20,
    output wand id_21
);
endmodule
module module_1 #(
    parameter id_6 = 32'd28
) (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    input wand id_3,
    input tri id_4,
    output wand id_5#(.id_9(1)) [id_6 : id_6],
    output wor _id_6,
    input wand id_7
);
  logic id_10 = 1;
  assign id_9 = 1;
  wire id_11, id_12, id_13[-1 : 1];
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_3,
      id_5,
      id_5,
      id_3,
      id_7,
      id_5,
      id_0,
      id_0,
      id_1,
      id_3,
      id_5,
      id_5,
      id_0,
      id_5,
      id_7,
      id_7,
      id_0,
      id_5,
      id_5
  );
endmodule
