#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan  2 11:17:49 2020
# Process ID: 10760
# Current directory: C:/Users/CK/Downloads/IP_proj_1127
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4688 C:\Users\CK\Downloads\IP_proj_1127\IP_proj.xpr
# Log file: C:/Users/CK/Downloads/IP_proj_1127/vivado.log
# Journal file: C:/Users/CK/Downloads/IP_proj_1127\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/CK/Downloads/IP_proj_1127/IP_proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 727.453 ; gain = 107.695
update_compile_order -fileset sources_1
open_bd_design {C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding cell -- xilinx.com:user:myip:1.0 - myip_0
Successfully read diagram <system> from BD file <C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 875.355 ; gain = 31.758
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.tmp/myip_v1_0_project c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 904.809 ; gain = 29.320
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/lab3_user_logic.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/hdl/myip_v1_0_S_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 910.918 ; gain = 35.430
update_compile_order -fileset sources_1
current_project IP_proj
regenerate_bd_layout
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 16 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 15 to revision 16
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1086.805 ; gain = 82.840
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 7.357 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 7.357 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 7.357 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 7.357 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Thu Jan  2 15:07:53 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jan  2 15:08:21 2020] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
[Thu Jan  2 15:08:21 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/runme.log
file copy -force C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.tmp/myip_v1_0_project c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/lab3_user_logic.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/hdl/myip_v1_0_S_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1159.844 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src C:/Users/CK/Downloads/IP_proj_1127/conv_bias_tt.data
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 17 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
    ::xilinx.com_bd_rule_zynq_ultra_ps_e::can_apply_rule Line 14
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 16 to revision 17
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.996 ; gain = 36.184
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 7.481 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 7.481 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 7.481 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 7.481 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Thu Jan  2 18:22:20 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jan  2 18:22:47 2020] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
[Thu Jan  2 18:22:47 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/runme.log
file copy -force C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project myip_v1_0_project
export_ip_user_files -of_objects  [get_files c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_bias_tt.data] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_bias.mem] -no_script -reset -force -quiet
remove_files  {c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_bias_tt.data c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_bias.mem}
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_bias.mem' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_bias_tt.data' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_bias.mem' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_bias_tt.data' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 18 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
    ::xilinx.com_bd_rule_zynq_ultra_ps_e::can_apply_rule Line 14
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 17 to revision 18
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1460.965 ; gain = 33.762
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 7.605 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 7.605 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 7.605 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 7.605 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Fri Jan  3 16:45:57 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
reset_run system_myip_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jan  3 16:46:32 2020] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
[Fri Jan  3 16:46:32 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/runme.log
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 19 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 18 to revision 19
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1497.273 ; gain = 13.598
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 7.605 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 7.605 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 7.605 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 7.605 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Fri Jan  3 17:44:17 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 20 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 19 to revision 20
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1642.242 ; gain = 26.301
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 7.605 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 7.605 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 7.605 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 7.605 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Fri Jan  3 17:46:53 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jan  6 13:13:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
[Mon Jan  6 13:13:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3073.082 ; gain = 33.563
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3073.082 ; gain = 33.563
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3073.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 174 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 160 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 3311.359 ; gain = 1123.004
open_report: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 4373.410 ; gain = 953.223
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
file copy -force C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 21 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
open_bd_design {C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 20 to revision 21
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 5628.242 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 34.669 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 34.669 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 34.669 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 34.669 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Mon Jan  6 13:40:55 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jan  6 13:41:45 2020] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
[Mon Jan  6 13:41:45 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/runme.log
file copy -force C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
open_project C:/Users/CK/Downloads/IP_proj_1127/IP_proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5628.242 ; gain = 0.000
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 22 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding cell -- xilinx.com:user:myip:1.0 - myip_0
Successfully read diagram <system> from BD file <C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd>
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 21 to revision 22
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5628.242 ; gain = 0.000
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 5628.242 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 61.734 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 61.734 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 61.734 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 61.734 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Mon Jan  6 14:54:20 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jan  6 14:54:42 2020] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
[Mon Jan  6 14:54:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/runme.log
reset_run synth_1
reset_run system_myip_0_0_synth_1
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 23 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 22 to revision 23
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 5628.242 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 61.734 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 61.734 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 61.734 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 61.734 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Mon Jan  6 14:58:19 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
write_hwdef -force  -file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 5628.242 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_myip_0_0, cache-ID = 8ccdf0e9d60d8ede; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 88.675 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
write_hwdef -force  -file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jan  6 15:42:17 2020] Launched synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
[Mon Jan  6 15:42:17 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/runme.log
file copy -force C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A12AAF
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 5628.242 ; gain = 0.000
set_property PROGRAM.FILE {C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/system_wrapper.bit} [get_hw_devices xczu9_0]
current_hw_device [get_hw_devices xczu9_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu9_0] 0]
INFO: [Labtools 27-1435] Device xczu9 (JTAG device index = 0) is not programmed (DONE status = 0).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu9_0]
launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
refresh_hw_device [lindex [get_hw_devices xczu9_0] 0]
INFO: [Labtools 27-1434] Device xczu9 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xczu9_0] 0]
INFO: [Labtools 27-1434] Device xczu9 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xczu9_0] 0]
INFO: [Labtools 27-1434] Device xczu9 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xczu9_0] 0]
INFO: [Labtools 27-1434] Device xczu9 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A12AAF
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A12AAF
INFO: [Labtools 27-1435] Device xczu9 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xczu9_0] 0]
INFO: [Labtools 27-1434] Device xczu9 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xczu9_0] 0]
INFO: [Labtools 27-1434] Device xczu9 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xczu9_0] 0]
INFO: [Labtools 27-1434] Device xczu9 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu9_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu9_0]
set_property PROGRAM.FILE {C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/system_wrapper.bit} [get_hw_devices xczu9_0]
program_hw_devices [get_hw_devices xczu9_0]
ERROR: [Labtools 27-3303] Incorrect bitstream assigned to device. Bitstream was generated for part xczu9eg-ffvb1156-2-e, target device (with IDCODE revision 1) is compatible with es2 revision bitstreams.
To allow the bitstream to be programmed to the device, use "set_param xicom.use_bitstream_version_check false" tcl command.
INFO: [Labtools 27-3164] End of startup status: HIGH
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
refresh_hw_device [lindex [get_hw_devices xczu9_0] 0]
INFO: [Labtools 27-1434] Device xczu9 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xczu9_0] 0]
INFO: [Labtools 27-1434] Device xczu9 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xczu9_0] 0]
INFO: [Labtools 27-1434] Device xczu9 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd}
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A12AAF
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 24 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 25 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
    ::xilinx.com_bd_rule_zynq_ultra_ps_e::can_apply_rule Line 14
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 23 to revision 25
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 5628.242 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 88.675 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Mon Jan  6 17:32:45 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jan  6 17:33:22 2020] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
[Mon Jan  6 17:33:22 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/runme.log
current_project myip_v1_0_project
add_files -norecurse -copy_to c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src {C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_bias.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_weights.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/zeropadded.mem}
ERROR: [Vivado 12-3630] The destination file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_bias.mem' already exists, please use -force if you want to overwrite!
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 26 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
    ::xilinx.com_bd_rule_zynq_ultra_ps_e::can_apply_rule Line 14
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 25 to revision 26
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 5628.242 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 88.675 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Mon Jan  6 17:43:14 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run system_myip_0_0_synth_1
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 27 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 26 to revision 27
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 5628.242 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 88.675 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Mon Jan  6 17:44:45 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run system_myip_0_0_synth_1
add_files -norecurse {C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_bias.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_weights.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/zeropadded.mem}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jan  6 17:46:26 2020] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
[Mon Jan  6 17:46:26 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1

reset_run system_myip_0_0_synth_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 5628.242 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 88.675 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Mon Jan  6 18:07:57 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run system_myip_0_0_synth_1
current_project myip_v1_0_project
current_project IP_proj
export_ip_user_files -of_objects  [get_files C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_bias.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_weights.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/zeropadded.mem] -no_script -reset -force -quiet
remove_files  {C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_bias.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_weights.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/zeropadded.mem}
import_files -norecurse {C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_bias.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_weights.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/zeropadded.mem}
report_ip_status -name ip_status 
launch_runs synth_1 -jobs 2
[Mon Jan  6 18:09:43 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
[Mon Jan  6 18:09:43 2020] Launched synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1

reset_run system_myip_0_0_synth_1
current_project myip_v1_0_project
add_files -norecurse -copy_to c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src {C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_bias.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_weights.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/zeropadded.mem}
ERROR: [Vivado 12-3630] The destination file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/conv_bias.mem' already exists, please use -force if you want to overwrite!
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 28 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 27 to revision 28
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 5628.242 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 88.675 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Mon Jan  6 18:13:13 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run system_myip_0_0_synth_1
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 29 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 28 to revision 29
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 5628.242 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 88.675 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Mon Jan  6 18:20:06 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run system_myip_0_0_synth_1
import_files -norecurse {C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/fcaxis9.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/fcaxis4.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/fcaxis2.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/fcaxis3.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/fcaxis0.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/fcaxis5.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/fcaxis7.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/fcaxis6.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/fc_bias.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/fcaxis1.mem C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/fcaxis8.mem}
launch_runs synth_1 -jobs 2
[Mon Jan  6 18:22:30 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
[Mon Jan  6 18:22:30 2020] Launched synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1

reset_run system_myip_0_0_synth_1
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 30 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
    ::xilinx.com_bd_rule_zynq_ultra_ps_e::can_apply_rule Line 14
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 29 to revision 30
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 5628.242 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 88.675 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 88.675 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Mon Jan  6 18:33:26 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run system_myip_0_0_synth_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jan  6 18:34:54 2020] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
[Mon Jan  6 18:34:54 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/runme.log
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 31 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
    ::xilinx.com_bd_rule_zynq_ultra_ps_e::can_apply_rule Line 14
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 30 to revision 31
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 5628.242 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 159.093 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 159.093 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 159.093 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 159.093 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Mon Jan  6 18:40:38 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run system_myip_0_0_synth_1
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jan  6 18:41:03 2020] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
[Mon Jan  6 18:41:03 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1

reset_run system_myip_0_0_synth_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 32 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 31 to revision 32
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 5628.242 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 159.093 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 159.093 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 159.093 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 159.093 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Mon Jan  6 18:44:25 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run system_myip_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jan  6 18:45:14 2020] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
[Mon Jan  6 18:45:14 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1

reset_run system_myip_0_0_synth_1
current_project myip_v1_0_project
add_files -norecurse -copy_to c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/fc_bias.mem
ERROR: [Vivado 12-3630] The destination file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/fc_bias.mem' already exists, please use -force if you want to overwrite!
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 33 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
    ::xilinx.com_bd_rule_zynq_ultra_ps_e::can_apply_rule Line 14
current_project IP_proj
export_ip_user_files -of_objects  [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/imports/src/fc_bias.mem] -no_script -reset -force -quiet
remove_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/imports/src/fc_bias.mem
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 32 to revision 33
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 5628.242 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 159.093 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 159.093 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 159.093 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 159.093 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Mon Jan  6 18:49:13 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
import_files -force -norecurse C:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/src/fc_bias.mem
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jan  6 18:55:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
[Mon Jan  6 18:55:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/runme.log
reset_run impl_1
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 34 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 33 to revision 34
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 5628.242 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 229.509 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 229.509 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 229.509 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 229.509 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Mon Jan  6 19:04:59 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jan  6 19:05:24 2020] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
[Mon Jan  6 19:05:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/runme.log
file copy -force C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A12AAF
INFO: [Labtools 27-1435] Device xczu9 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A12AAF
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A12AAF
INFO: [Labtools 27-1435] Device xczu9 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 35 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
    ::xilinx.com_bd_rule_zynq_ultra_ps_e::can_apply_rule Line 14
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 34 to revision 35
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 5628.242 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 300.088 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 300.088 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 300.088 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 300.088 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Tue Jan  7 11:02:31 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan  7 11:02:59 2020] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
[Tue Jan  7 11:02:59 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A12AAF
reset_run impl_1
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 36 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 35 to revision 36
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 5670.113 ; gain = 29.328
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 370.665 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 370.665 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 370.665 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 370.665 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Tue Jan  7 11:33:06 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan  7 11:33:29 2020] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
[Tue Jan  7 11:33:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/runme.log
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 37 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1

reset_run system_myip_0_0_synth_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_1127/ip_repo/myip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 36 to revision 37
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_1127/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_1127\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 5709.207 ; gain = 29.824
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 370.665 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 370.665 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 370.665 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 370.665 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Tue Jan  7 11:36:34 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_1127/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_1127/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_1127/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan  7 11:43:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/synth_1/runme.log
[Tue Jan  7 11:43:01 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/runme.log
file copy -force C:/Users/CK/Downloads/IP_proj_1127/IP_proj.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A12AAF
INFO: [Labtools 27-1435] Device xczu9 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_1127/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A12AAF
current_project myip_v1_0_project
close_project
****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source c:/users/ck/downloads/ip_proj_1127/ip_proj.tmp/myip_v1_0_project/myip_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/ck/downloads/ip_proj_1127/ip_proj.tmp/myip_v1_0_project/myip_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Jan  7 12:50:22 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jan  7 12:50:22 2020...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5725.742 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan  7 12:50:40 2020...
