
STM32_HAL_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000230c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002494  08002494  00003494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080024cc  080024cc  00004020  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080024cc  080024cc  000034cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080024d4  080024d4  00004020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080024d4  080024d4  000034d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080024d8  080024d8  000034d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  20000000  080024dc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a8  20000020  080024fc  00004020  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c8  080024fc  000040c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004020  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009600  00000000  00000000  00004050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001547  00000000  00000000  0000d650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000738  00000000  00000000  0000eb98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000058a  00000000  00000000  0000f2d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024dbc  00000000  00000000  0000f85a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008e9b  00000000  00000000  00034616  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e5163  00000000  00000000  0003d4b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00122614  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ccc  00000000  00000000  00122658  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00124324  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000020 	.word	0x20000020
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800247c 	.word	0x0800247c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000024 	.word	0x20000024
 80001c4:	0800247c 	.word	0x0800247c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
UART_HandleTypeDef huart2;

char message[20] = "Hello\r\n";

int main()
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
	HAL_Init();
 80004f8:	f000 f959 	bl	80007ae <HAL_Init>
	uart_init();
 80004fc:	f000 f810 	bl	8000520 <uart_init>


	while(1)
	{
		HAL_UART_Transmit(&huart2,(uint8_t *)message,20,100);
 8000500:	2364      	movs	r3, #100	@ 0x64
 8000502:	2214      	movs	r2, #20
 8000504:	4902      	ldr	r1, [pc, #8]	@ (8000510 <main+0x1c>)
 8000506:	4803      	ldr	r0, [pc, #12]	@ (8000514 <main+0x20>)
 8000508:	f001 fa24 	bl	8001954 <HAL_UART_Transmit>
 800050c:	e7f8      	b.n	8000500 <main+0xc>
 800050e:	bf00      	nop
 8000510:	20000000 	.word	0x20000000
 8000514:	2000003c 	.word	0x2000003c

08000518 <Error_Handler>:
		//HAL_Delay(10);
	}
}

void Error_Handler(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0
    // Optional: add some error indication here, like blinking an LED or infinite loop
    while(1)
 800051c:	bf00      	nop
 800051e:	e7fd      	b.n	800051c <Error_Handler+0x4>

08000520 <uart_init>:
    {
    }
}

void uart_init()
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b088      	sub	sp, #32
 8000524:	af00      	add	r7, sp, #0


	GPIO_InitTypeDef   GPIO_InitStruct = {0};
 8000526:	f107 030c 	add.w	r3, r7, #12
 800052a:	2200      	movs	r2, #0
 800052c:	601a      	str	r2, [r3, #0]
 800052e:	605a      	str	r2, [r3, #4]
 8000530:	609a      	str	r2, [r3, #8]
 8000532:	60da      	str	r2, [r3, #12]
 8000534:	611a      	str	r2, [r3, #16]

	//enable clock for uart pins
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000536:	4b24      	ldr	r3, [pc, #144]	@ (80005c8 <uart_init+0xa8>)
 8000538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800053a:	4a23      	ldr	r2, [pc, #140]	@ (80005c8 <uart_init+0xa8>)
 800053c:	f043 0301 	orr.w	r3, r3, #1
 8000540:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000542:	4b21      	ldr	r3, [pc, #132]	@ (80005c8 <uart_init+0xa8>)
 8000544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000546:	f003 0301 	and.w	r3, r3, #1
 800054a:	60bb      	str	r3, [r7, #8]
 800054c:	68bb      	ldr	r3, [r7, #8]

	//enable clock for uart module
	__HAL_RCC_USART2_CLK_ENABLE();
 800054e:	4b1e      	ldr	r3, [pc, #120]	@ (80005c8 <uart_init+0xa8>)
 8000550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000552:	4a1d      	ldr	r2, [pc, #116]	@ (80005c8 <uart_init+0xa8>)
 8000554:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000558:	6593      	str	r3, [r2, #88]	@ 0x58
 800055a:	4b1b      	ldr	r3, [pc, #108]	@ (80005c8 <uart_init+0xa8>)
 800055c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800055e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000562:	607b      	str	r3, [r7, #4]
 8000564:	687b      	ldr	r3, [r7, #4]

	//Configure Pins fo r
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8000566:	230c      	movs	r3, #12
 8000568:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode =  GPIO_MODE_AF_PP;
 800056a:	2302      	movs	r3, #2
 800056c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800056e:	2307      	movs	r3, #7
 8000570:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000572:	2300      	movs	r3, #0
 8000574:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000576:	2303      	movs	r3, #3
 8000578:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_Init(GPIOA,&GPIO_InitStruct);
 800057a:	f107 030c 	add.w	r3, r7, #12
 800057e:	4619      	mov	r1, r3
 8000580:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000584:	f000 fa6e 	bl	8000a64 <HAL_GPIO_Init>

	//Configure UART Module
	huart2.Instance	= USART2;
 8000588:	4b10      	ldr	r3, [pc, #64]	@ (80005cc <uart_init+0xac>)
 800058a:	4a11      	ldr	r2, [pc, #68]	@ (80005d0 <uart_init+0xb0>)
 800058c:	601a      	str	r2, [r3, #0]

	huart2.Init.BaudRate = 9600;
 800058e:	4b0f      	ldr	r3, [pc, #60]	@ (80005cc <uart_init+0xac>)
 8000590:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000594:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000596:	4b0d      	ldr	r3, [pc, #52]	@ (80005cc <uart_init+0xac>)
 8000598:	2200      	movs	r2, #0
 800059a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800059c:	4b0b      	ldr	r3, [pc, #44]	@ (80005cc <uart_init+0xac>)
 800059e:	2200      	movs	r2, #0
 80005a0:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80005a2:	4b0a      	ldr	r3, [pc, #40]	@ (80005cc <uart_init+0xac>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX;
 80005a8:	4b08      	ldr	r3, [pc, #32]	@ (80005cc <uart_init+0xac>)
 80005aa:	2208      	movs	r2, #8
 80005ac:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005ae:	4b07      	ldr	r3, [pc, #28]	@ (80005cc <uart_init+0xac>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005b4:	4b05      	ldr	r3, [pc, #20]	@ (80005cc <uart_init+0xac>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	61da      	str	r2, [r3, #28]

	HAL_UART_Init(&huart2);
 80005ba:	4804      	ldr	r0, [pc, #16]	@ (80005cc <uart_init+0xac>)
 80005bc:	f001 f97c 	bl	80018b8 <HAL_UART_Init>
}
 80005c0:	bf00      	nop
 80005c2:	3720      	adds	r7, #32
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	40021000 	.word	0x40021000
 80005cc:	2000003c 	.word	0x2000003c
 80005d0:	40004400 	.word	0x40004400

080005d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b083      	sub	sp, #12
 80005d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005da:	4b0f      	ldr	r3, [pc, #60]	@ (8000618 <HAL_MspInit+0x44>)
 80005dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005de:	4a0e      	ldr	r2, [pc, #56]	@ (8000618 <HAL_MspInit+0x44>)
 80005e0:	f043 0301 	orr.w	r3, r3, #1
 80005e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80005e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000618 <HAL_MspInit+0x44>)
 80005e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005ea:	f003 0301 	and.w	r3, r3, #1
 80005ee:	607b      	str	r3, [r7, #4]
 80005f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005f2:	4b09      	ldr	r3, [pc, #36]	@ (8000618 <HAL_MspInit+0x44>)
 80005f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005f6:	4a08      	ldr	r2, [pc, #32]	@ (8000618 <HAL_MspInit+0x44>)
 80005f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80005fe:	4b06      	ldr	r3, [pc, #24]	@ (8000618 <HAL_MspInit+0x44>)
 8000600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000602:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000606:	603b      	str	r3, [r7, #0]
 8000608:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800060a:	bf00      	nop
 800060c:	370c      	adds	r7, #12
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	40021000 	.word	0x40021000

0800061c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b0ac      	sub	sp, #176	@ 0xb0
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000624:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000628:	2200      	movs	r2, #0
 800062a:	601a      	str	r2, [r3, #0]
 800062c:	605a      	str	r2, [r3, #4]
 800062e:	609a      	str	r2, [r3, #8]
 8000630:	60da      	str	r2, [r3, #12]
 8000632:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000634:	f107 0314 	add.w	r3, r7, #20
 8000638:	2288      	movs	r2, #136	@ 0x88
 800063a:	2100      	movs	r1, #0
 800063c:	4618      	mov	r0, r3
 800063e:	f001 fef0 	bl	8002422 <memset>
  if(huart->Instance==USART1)
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4a22      	ldr	r2, [pc, #136]	@ (80006d0 <HAL_UART_MspInit+0xb4>)
 8000648:	4293      	cmp	r3, r2
 800064a:	d13c      	bne.n	80006c6 <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800064c:	2301      	movs	r3, #1
 800064e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000650:	2300      	movs	r3, #0
 8000652:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000654:	f107 0314 	add.w	r3, r7, #20
 8000658:	4618      	mov	r0, r3
 800065a:	f000 fc71 	bl	8000f40 <HAL_RCCEx_PeriphCLKConfig>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000664:	f7ff ff58 	bl	8000518 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000668:	4b1a      	ldr	r3, [pc, #104]	@ (80006d4 <HAL_UART_MspInit+0xb8>)
 800066a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800066c:	4a19      	ldr	r2, [pc, #100]	@ (80006d4 <HAL_UART_MspInit+0xb8>)
 800066e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000672:	6613      	str	r3, [r2, #96]	@ 0x60
 8000674:	4b17      	ldr	r3, [pc, #92]	@ (80006d4 <HAL_UART_MspInit+0xb8>)
 8000676:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000678:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800067c:	613b      	str	r3, [r7, #16]
 800067e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000680:	4b14      	ldr	r3, [pc, #80]	@ (80006d4 <HAL_UART_MspInit+0xb8>)
 8000682:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000684:	4a13      	ldr	r2, [pc, #76]	@ (80006d4 <HAL_UART_MspInit+0xb8>)
 8000686:	f043 0301 	orr.w	r3, r3, #1
 800068a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800068c:	4b11      	ldr	r3, [pc, #68]	@ (80006d4 <HAL_UART_MspInit+0xb8>)
 800068e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000690:	f003 0301 	and.w	r3, r3, #1
 8000694:	60fb      	str	r3, [r7, #12]
 8000696:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000698:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800069c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006a0:	2302      	movs	r3, #2
 80006a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	2300      	movs	r3, #0
 80006a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006ac:	2303      	movs	r3, #3
 80006ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80006b2:	2307      	movs	r3, #7
 80006b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80006bc:	4619      	mov	r1, r3
 80006be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006c2:	f000 f9cf 	bl	8000a64 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80006c6:	bf00      	nop
 80006c8:	37b0      	adds	r7, #176	@ 0xb0
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	40013800 	.word	0x40013800
 80006d4:	40021000 	.word	0x40021000

080006d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006dc:	bf00      	nop
 80006de:	e7fd      	b.n	80006dc <NMI_Handler+0x4>

080006e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006e4:	bf00      	nop
 80006e6:	e7fd      	b.n	80006e4 <HardFault_Handler+0x4>

080006e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006ec:	bf00      	nop
 80006ee:	e7fd      	b.n	80006ec <MemManage_Handler+0x4>

080006f0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006f4:	bf00      	nop
 80006f6:	e7fd      	b.n	80006f4 <BusFault_Handler+0x4>

080006f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006fc:	bf00      	nop
 80006fe:	e7fd      	b.n	80006fc <UsageFault_Handler+0x4>

08000700 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000704:	bf00      	nop
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr

0800070e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800070e:	b480      	push	{r7}
 8000710:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000712:	bf00      	nop
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr

0800071c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000720:	bf00      	nop
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr

0800072a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800072a:	b580      	push	{r7, lr}
 800072c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800072e:	f000 f893 	bl	8000858 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000732:	bf00      	nop
 8000734:	bd80      	pop	{r7, pc}
	...

08000738 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800073c:	4b06      	ldr	r3, [pc, #24]	@ (8000758 <SystemInit+0x20>)
 800073e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000742:	4a05      	ldr	r2, [pc, #20]	@ (8000758 <SystemInit+0x20>)
 8000744:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000748:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800074c:	bf00      	nop
 800074e:	46bd      	mov	sp, r7
 8000750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop
 8000758:	e000ed00 	.word	0xe000ed00

0800075c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800075c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000794 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000760:	f7ff ffea 	bl	8000738 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000764:	480c      	ldr	r0, [pc, #48]	@ (8000798 <LoopForever+0x6>)
  ldr r1, =_edata
 8000766:	490d      	ldr	r1, [pc, #52]	@ (800079c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000768:	4a0d      	ldr	r2, [pc, #52]	@ (80007a0 <LoopForever+0xe>)
  movs r3, #0
 800076a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800076c:	e002      	b.n	8000774 <LoopCopyDataInit>

0800076e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800076e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000770:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000772:	3304      	adds	r3, #4

08000774 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000774:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000776:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000778:	d3f9      	bcc.n	800076e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800077a:	4a0a      	ldr	r2, [pc, #40]	@ (80007a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800077c:	4c0a      	ldr	r4, [pc, #40]	@ (80007a8 <LoopForever+0x16>)
  movs r3, #0
 800077e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000780:	e001      	b.n	8000786 <LoopFillZerobss>

08000782 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000782:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000784:	3204      	adds	r2, #4

08000786 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000786:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000788:	d3fb      	bcc.n	8000782 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800078a:	f001 fe53 	bl	8002434 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800078e:	f7ff feb1 	bl	80004f4 <main>

08000792 <LoopForever>:

LoopForever:
    b LoopForever
 8000792:	e7fe      	b.n	8000792 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000794:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000798:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800079c:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 80007a0:	080024dc 	.word	0x080024dc
  ldr r2, =_sbss
 80007a4:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 80007a8:	200000c8 	.word	0x200000c8

080007ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007ac:	e7fe      	b.n	80007ac <ADC1_2_IRQHandler>

080007ae <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007ae:	b580      	push	{r7, lr}
 80007b0:	b082      	sub	sp, #8
 80007b2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007b4:	2300      	movs	r3, #0
 80007b6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007b8:	2003      	movs	r0, #3
 80007ba:	f000 f91f 	bl	80009fc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007be:	200f      	movs	r0, #15
 80007c0:	f000 f80e 	bl	80007e0 <HAL_InitTick>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d002      	beq.n	80007d0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80007ca:	2301      	movs	r3, #1
 80007cc:	71fb      	strb	r3, [r7, #7]
 80007ce:	e001      	b.n	80007d4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80007d0:	f7ff ff00 	bl	80005d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80007d4:	79fb      	ldrb	r3, [r7, #7]
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	3708      	adds	r7, #8
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
	...

080007e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80007e8:	2300      	movs	r3, #0
 80007ea:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80007ec:	4b17      	ldr	r3, [pc, #92]	@ (800084c <HAL_InitTick+0x6c>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d023      	beq.n	800083c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80007f4:	4b16      	ldr	r3, [pc, #88]	@ (8000850 <HAL_InitTick+0x70>)
 80007f6:	681a      	ldr	r2, [r3, #0]
 80007f8:	4b14      	ldr	r3, [pc, #80]	@ (800084c <HAL_InitTick+0x6c>)
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	4619      	mov	r1, r3
 80007fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000802:	fbb3 f3f1 	udiv	r3, r3, r1
 8000806:	fbb2 f3f3 	udiv	r3, r2, r3
 800080a:	4618      	mov	r0, r3
 800080c:	f000 f91d 	bl	8000a4a <HAL_SYSTICK_Config>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d10f      	bne.n	8000836 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	2b0f      	cmp	r3, #15
 800081a:	d809      	bhi.n	8000830 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800081c:	2200      	movs	r2, #0
 800081e:	6879      	ldr	r1, [r7, #4]
 8000820:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000824:	f000 f8f5 	bl	8000a12 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000828:	4a0a      	ldr	r2, [pc, #40]	@ (8000854 <HAL_InitTick+0x74>)
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	6013      	str	r3, [r2, #0]
 800082e:	e007      	b.n	8000840 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000830:	2301      	movs	r3, #1
 8000832:	73fb      	strb	r3, [r7, #15]
 8000834:	e004      	b.n	8000840 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000836:	2301      	movs	r3, #1
 8000838:	73fb      	strb	r3, [r7, #15]
 800083a:	e001      	b.n	8000840 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800083c:	2301      	movs	r3, #1
 800083e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000840:	7bfb      	ldrb	r3, [r7, #15]
}
 8000842:	4618      	mov	r0, r3
 8000844:	3710      	adds	r7, #16
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	2000001c 	.word	0x2000001c
 8000850:	20000014 	.word	0x20000014
 8000854:	20000018 	.word	0x20000018

08000858 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800085c:	4b06      	ldr	r3, [pc, #24]	@ (8000878 <HAL_IncTick+0x20>)
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	461a      	mov	r2, r3
 8000862:	4b06      	ldr	r3, [pc, #24]	@ (800087c <HAL_IncTick+0x24>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	4413      	add	r3, r2
 8000868:	4a04      	ldr	r2, [pc, #16]	@ (800087c <HAL_IncTick+0x24>)
 800086a:	6013      	str	r3, [r2, #0]
}
 800086c:	bf00      	nop
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	2000001c 	.word	0x2000001c
 800087c:	200000c4 	.word	0x200000c4

08000880 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  return uwTick;
 8000884:	4b03      	ldr	r3, [pc, #12]	@ (8000894 <HAL_GetTick+0x14>)
 8000886:	681b      	ldr	r3, [r3, #0]
}
 8000888:	4618      	mov	r0, r3
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	200000c4 	.word	0x200000c4

08000898 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000898:	b480      	push	{r7}
 800089a:	b085      	sub	sp, #20
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	f003 0307 	and.w	r3, r3, #7
 80008a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008a8:	4b0c      	ldr	r3, [pc, #48]	@ (80008dc <__NVIC_SetPriorityGrouping+0x44>)
 80008aa:	68db      	ldr	r3, [r3, #12]
 80008ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008ae:	68ba      	ldr	r2, [r7, #8]
 80008b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80008b4:	4013      	ands	r3, r2
 80008b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80008c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008ca:	4a04      	ldr	r2, [pc, #16]	@ (80008dc <__NVIC_SetPriorityGrouping+0x44>)
 80008cc:	68bb      	ldr	r3, [r7, #8]
 80008ce:	60d3      	str	r3, [r2, #12]
}
 80008d0:	bf00      	nop
 80008d2:	3714      	adds	r7, #20
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr
 80008dc:	e000ed00 	.word	0xe000ed00

080008e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008e4:	4b04      	ldr	r3, [pc, #16]	@ (80008f8 <__NVIC_GetPriorityGrouping+0x18>)
 80008e6:	68db      	ldr	r3, [r3, #12]
 80008e8:	0a1b      	lsrs	r3, r3, #8
 80008ea:	f003 0307 	and.w	r3, r3, #7
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr
 80008f8:	e000ed00 	.word	0xe000ed00

080008fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	4603      	mov	r3, r0
 8000904:	6039      	str	r1, [r7, #0]
 8000906:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800090c:	2b00      	cmp	r3, #0
 800090e:	db0a      	blt.n	8000926 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	b2da      	uxtb	r2, r3
 8000914:	490c      	ldr	r1, [pc, #48]	@ (8000948 <__NVIC_SetPriority+0x4c>)
 8000916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800091a:	0112      	lsls	r2, r2, #4
 800091c:	b2d2      	uxtb	r2, r2
 800091e:	440b      	add	r3, r1
 8000920:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000924:	e00a      	b.n	800093c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	b2da      	uxtb	r2, r3
 800092a:	4908      	ldr	r1, [pc, #32]	@ (800094c <__NVIC_SetPriority+0x50>)
 800092c:	79fb      	ldrb	r3, [r7, #7]
 800092e:	f003 030f 	and.w	r3, r3, #15
 8000932:	3b04      	subs	r3, #4
 8000934:	0112      	lsls	r2, r2, #4
 8000936:	b2d2      	uxtb	r2, r2
 8000938:	440b      	add	r3, r1
 800093a:	761a      	strb	r2, [r3, #24]
}
 800093c:	bf00      	nop
 800093e:	370c      	adds	r7, #12
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr
 8000948:	e000e100 	.word	0xe000e100
 800094c:	e000ed00 	.word	0xe000ed00

08000950 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000950:	b480      	push	{r7}
 8000952:	b089      	sub	sp, #36	@ 0x24
 8000954:	af00      	add	r7, sp, #0
 8000956:	60f8      	str	r0, [r7, #12]
 8000958:	60b9      	str	r1, [r7, #8]
 800095a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	f003 0307 	and.w	r3, r3, #7
 8000962:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000964:	69fb      	ldr	r3, [r7, #28]
 8000966:	f1c3 0307 	rsb	r3, r3, #7
 800096a:	2b04      	cmp	r3, #4
 800096c:	bf28      	it	cs
 800096e:	2304      	movcs	r3, #4
 8000970:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000972:	69fb      	ldr	r3, [r7, #28]
 8000974:	3304      	adds	r3, #4
 8000976:	2b06      	cmp	r3, #6
 8000978:	d902      	bls.n	8000980 <NVIC_EncodePriority+0x30>
 800097a:	69fb      	ldr	r3, [r7, #28]
 800097c:	3b03      	subs	r3, #3
 800097e:	e000      	b.n	8000982 <NVIC_EncodePriority+0x32>
 8000980:	2300      	movs	r3, #0
 8000982:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000984:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000988:	69bb      	ldr	r3, [r7, #24]
 800098a:	fa02 f303 	lsl.w	r3, r2, r3
 800098e:	43da      	mvns	r2, r3
 8000990:	68bb      	ldr	r3, [r7, #8]
 8000992:	401a      	ands	r2, r3
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000998:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	fa01 f303 	lsl.w	r3, r1, r3
 80009a2:	43d9      	mvns	r1, r3
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009a8:	4313      	orrs	r3, r2
         );
}
 80009aa:	4618      	mov	r0, r3
 80009ac:	3724      	adds	r7, #36	@ 0x24
 80009ae:	46bd      	mov	sp, r7
 80009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b4:	4770      	bx	lr
	...

080009b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	3b01      	subs	r3, #1
 80009c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009c8:	d301      	bcc.n	80009ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ca:	2301      	movs	r3, #1
 80009cc:	e00f      	b.n	80009ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009ce:	4a0a      	ldr	r2, [pc, #40]	@ (80009f8 <SysTick_Config+0x40>)
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	3b01      	subs	r3, #1
 80009d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009d6:	210f      	movs	r1, #15
 80009d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80009dc:	f7ff ff8e 	bl	80008fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009e0:	4b05      	ldr	r3, [pc, #20]	@ (80009f8 <SysTick_Config+0x40>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009e6:	4b04      	ldr	r3, [pc, #16]	@ (80009f8 <SysTick_Config+0x40>)
 80009e8:	2207      	movs	r2, #7
 80009ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009ec:	2300      	movs	r3, #0
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	e000e010 	.word	0xe000e010

080009fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a04:	6878      	ldr	r0, [r7, #4]
 8000a06:	f7ff ff47 	bl	8000898 <__NVIC_SetPriorityGrouping>
}
 8000a0a:	bf00      	nop
 8000a0c:	3708      	adds	r7, #8
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a12:	b580      	push	{r7, lr}
 8000a14:	b086      	sub	sp, #24
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	4603      	mov	r3, r0
 8000a1a:	60b9      	str	r1, [r7, #8]
 8000a1c:	607a      	str	r2, [r7, #4]
 8000a1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000a20:	2300      	movs	r3, #0
 8000a22:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a24:	f7ff ff5c 	bl	80008e0 <__NVIC_GetPriorityGrouping>
 8000a28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a2a:	687a      	ldr	r2, [r7, #4]
 8000a2c:	68b9      	ldr	r1, [r7, #8]
 8000a2e:	6978      	ldr	r0, [r7, #20]
 8000a30:	f7ff ff8e 	bl	8000950 <NVIC_EncodePriority>
 8000a34:	4602      	mov	r2, r0
 8000a36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a3a:	4611      	mov	r1, r2
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f7ff ff5d 	bl	80008fc <__NVIC_SetPriority>
}
 8000a42:	bf00      	nop
 8000a44:	3718      	adds	r7, #24
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}

08000a4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a4a:	b580      	push	{r7, lr}
 8000a4c:	b082      	sub	sp, #8
 8000a4e:	af00      	add	r7, sp, #0
 8000a50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a52:	6878      	ldr	r0, [r7, #4]
 8000a54:	f7ff ffb0 	bl	80009b8 <SysTick_Config>
 8000a58:	4603      	mov	r3, r0
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3708      	adds	r7, #8
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
	...

08000a64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b087      	sub	sp, #28
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
 8000a6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a72:	e17f      	b.n	8000d74 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	681a      	ldr	r2, [r3, #0]
 8000a78:	2101      	movs	r1, #1
 8000a7a:	697b      	ldr	r3, [r7, #20]
 8000a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a80:	4013      	ands	r3, r2
 8000a82:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	f000 8171 	beq.w	8000d6e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	685b      	ldr	r3, [r3, #4]
 8000a90:	f003 0303 	and.w	r3, r3, #3
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d005      	beq.n	8000aa4 <HAL_GPIO_Init+0x40>
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	f003 0303 	and.w	r3, r3, #3
 8000aa0:	2b02      	cmp	r3, #2
 8000aa2:	d130      	bne.n	8000b06 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	689b      	ldr	r3, [r3, #8]
 8000aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	005b      	lsls	r3, r3, #1
 8000aae:	2203      	movs	r2, #3
 8000ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab4:	43db      	mvns	r3, r3
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	4013      	ands	r3, r2
 8000aba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	68da      	ldr	r2, [r3, #12]
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	005b      	lsls	r3, r3, #1
 8000ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac8:	693a      	ldr	r2, [r7, #16]
 8000aca:	4313      	orrs	r3, r2
 8000acc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	693a      	ldr	r2, [r7, #16]
 8000ad2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ada:	2201      	movs	r2, #1
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae2:	43db      	mvns	r3, r3
 8000ae4:	693a      	ldr	r2, [r7, #16]
 8000ae6:	4013      	ands	r3, r2
 8000ae8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	685b      	ldr	r3, [r3, #4]
 8000aee:	091b      	lsrs	r3, r3, #4
 8000af0:	f003 0201 	and.w	r2, r3, #1
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	fa02 f303 	lsl.w	r3, r2, r3
 8000afa:	693a      	ldr	r2, [r7, #16]
 8000afc:	4313      	orrs	r3, r2
 8000afe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	693a      	ldr	r2, [r7, #16]
 8000b04:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	f003 0303 	and.w	r3, r3, #3
 8000b0e:	2b03      	cmp	r3, #3
 8000b10:	d118      	bne.n	8000b44 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b16:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000b18:	2201      	movs	r2, #1
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b20:	43db      	mvns	r3, r3
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	4013      	ands	r3, r2
 8000b26:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	685b      	ldr	r3, [r3, #4]
 8000b2c:	08db      	lsrs	r3, r3, #3
 8000b2e:	f003 0201 	and.w	r2, r3, #1
 8000b32:	697b      	ldr	r3, [r7, #20]
 8000b34:	fa02 f303 	lsl.w	r3, r2, r3
 8000b38:	693a      	ldr	r2, [r7, #16]
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	693a      	ldr	r2, [r7, #16]
 8000b42:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	685b      	ldr	r3, [r3, #4]
 8000b48:	f003 0303 	and.w	r3, r3, #3
 8000b4c:	2b03      	cmp	r3, #3
 8000b4e:	d017      	beq.n	8000b80 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	68db      	ldr	r3, [r3, #12]
 8000b54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	005b      	lsls	r3, r3, #1
 8000b5a:	2203      	movs	r2, #3
 8000b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b60:	43db      	mvns	r3, r3
 8000b62:	693a      	ldr	r2, [r7, #16]
 8000b64:	4013      	ands	r3, r2
 8000b66:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	689a      	ldr	r2, [r3, #8]
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	005b      	lsls	r3, r3, #1
 8000b70:	fa02 f303 	lsl.w	r3, r2, r3
 8000b74:	693a      	ldr	r2, [r7, #16]
 8000b76:	4313      	orrs	r3, r2
 8000b78:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	693a      	ldr	r2, [r7, #16]
 8000b7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	f003 0303 	and.w	r3, r3, #3
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	d123      	bne.n	8000bd4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	08da      	lsrs	r2, r3, #3
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	3208      	adds	r2, #8
 8000b94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b98:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	f003 0307 	and.w	r3, r3, #7
 8000ba0:	009b      	lsls	r3, r3, #2
 8000ba2:	220f      	movs	r2, #15
 8000ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba8:	43db      	mvns	r3, r3
 8000baa:	693a      	ldr	r2, [r7, #16]
 8000bac:	4013      	ands	r3, r2
 8000bae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	691a      	ldr	r2, [r3, #16]
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	f003 0307 	and.w	r3, r3, #7
 8000bba:	009b      	lsls	r3, r3, #2
 8000bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc0:	693a      	ldr	r2, [r7, #16]
 8000bc2:	4313      	orrs	r3, r2
 8000bc4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	08da      	lsrs	r2, r3, #3
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	3208      	adds	r2, #8
 8000bce:	6939      	ldr	r1, [r7, #16]
 8000bd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	005b      	lsls	r3, r3, #1
 8000bde:	2203      	movs	r2, #3
 8000be0:	fa02 f303 	lsl.w	r3, r2, r3
 8000be4:	43db      	mvns	r3, r3
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	4013      	ands	r3, r2
 8000bea:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	f003 0203 	and.w	r2, r3, #3
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	005b      	lsls	r3, r3, #1
 8000bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfc:	693a      	ldr	r2, [r7, #16]
 8000bfe:	4313      	orrs	r3, r2
 8000c00:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	693a      	ldr	r2, [r7, #16]
 8000c06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	f000 80ac 	beq.w	8000d6e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c16:	4b5f      	ldr	r3, [pc, #380]	@ (8000d94 <HAL_GPIO_Init+0x330>)
 8000c18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c1a:	4a5e      	ldr	r2, [pc, #376]	@ (8000d94 <HAL_GPIO_Init+0x330>)
 8000c1c:	f043 0301 	orr.w	r3, r3, #1
 8000c20:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c22:	4b5c      	ldr	r3, [pc, #368]	@ (8000d94 <HAL_GPIO_Init+0x330>)
 8000c24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	60bb      	str	r3, [r7, #8]
 8000c2c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000c2e:	4a5a      	ldr	r2, [pc, #360]	@ (8000d98 <HAL_GPIO_Init+0x334>)
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	089b      	lsrs	r3, r3, #2
 8000c34:	3302      	adds	r3, #2
 8000c36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	f003 0303 	and.w	r3, r3, #3
 8000c42:	009b      	lsls	r3, r3, #2
 8000c44:	220f      	movs	r2, #15
 8000c46:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4a:	43db      	mvns	r3, r3
 8000c4c:	693a      	ldr	r2, [r7, #16]
 8000c4e:	4013      	ands	r3, r2
 8000c50:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000c58:	d025      	beq.n	8000ca6 <HAL_GPIO_Init+0x242>
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	4a4f      	ldr	r2, [pc, #316]	@ (8000d9c <HAL_GPIO_Init+0x338>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d01f      	beq.n	8000ca2 <HAL_GPIO_Init+0x23e>
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4a4e      	ldr	r2, [pc, #312]	@ (8000da0 <HAL_GPIO_Init+0x33c>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d019      	beq.n	8000c9e <HAL_GPIO_Init+0x23a>
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	4a4d      	ldr	r2, [pc, #308]	@ (8000da4 <HAL_GPIO_Init+0x340>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d013      	beq.n	8000c9a <HAL_GPIO_Init+0x236>
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	4a4c      	ldr	r2, [pc, #304]	@ (8000da8 <HAL_GPIO_Init+0x344>)
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d00d      	beq.n	8000c96 <HAL_GPIO_Init+0x232>
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4a4b      	ldr	r2, [pc, #300]	@ (8000dac <HAL_GPIO_Init+0x348>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d007      	beq.n	8000c92 <HAL_GPIO_Init+0x22e>
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	4a4a      	ldr	r2, [pc, #296]	@ (8000db0 <HAL_GPIO_Init+0x34c>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d101      	bne.n	8000c8e <HAL_GPIO_Init+0x22a>
 8000c8a:	2306      	movs	r3, #6
 8000c8c:	e00c      	b.n	8000ca8 <HAL_GPIO_Init+0x244>
 8000c8e:	2307      	movs	r3, #7
 8000c90:	e00a      	b.n	8000ca8 <HAL_GPIO_Init+0x244>
 8000c92:	2305      	movs	r3, #5
 8000c94:	e008      	b.n	8000ca8 <HAL_GPIO_Init+0x244>
 8000c96:	2304      	movs	r3, #4
 8000c98:	e006      	b.n	8000ca8 <HAL_GPIO_Init+0x244>
 8000c9a:	2303      	movs	r3, #3
 8000c9c:	e004      	b.n	8000ca8 <HAL_GPIO_Init+0x244>
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	e002      	b.n	8000ca8 <HAL_GPIO_Init+0x244>
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	e000      	b.n	8000ca8 <HAL_GPIO_Init+0x244>
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	697a      	ldr	r2, [r7, #20]
 8000caa:	f002 0203 	and.w	r2, r2, #3
 8000cae:	0092      	lsls	r2, r2, #2
 8000cb0:	4093      	lsls	r3, r2
 8000cb2:	693a      	ldr	r2, [r7, #16]
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000cb8:	4937      	ldr	r1, [pc, #220]	@ (8000d98 <HAL_GPIO_Init+0x334>)
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	089b      	lsrs	r3, r3, #2
 8000cbe:	3302      	adds	r3, #2
 8000cc0:	693a      	ldr	r2, [r7, #16]
 8000cc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000cc6:	4b3b      	ldr	r3, [pc, #236]	@ (8000db4 <HAL_GPIO_Init+0x350>)
 8000cc8:	689b      	ldr	r3, [r3, #8]
 8000cca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	43db      	mvns	r3, r3
 8000cd0:	693a      	ldr	r2, [r7, #16]
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d003      	beq.n	8000cea <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000cea:	4a32      	ldr	r2, [pc, #200]	@ (8000db4 <HAL_GPIO_Init+0x350>)
 8000cec:	693b      	ldr	r3, [r7, #16]
 8000cee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000cf0:	4b30      	ldr	r3, [pc, #192]	@ (8000db4 <HAL_GPIO_Init+0x350>)
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	43db      	mvns	r3, r3
 8000cfa:	693a      	ldr	r2, [r7, #16]
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d003      	beq.n	8000d14 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000d0c:	693a      	ldr	r2, [r7, #16]
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	4313      	orrs	r3, r2
 8000d12:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000d14:	4a27      	ldr	r2, [pc, #156]	@ (8000db4 <HAL_GPIO_Init+0x350>)
 8000d16:	693b      	ldr	r3, [r7, #16]
 8000d18:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000d1a:	4b26      	ldr	r3, [pc, #152]	@ (8000db4 <HAL_GPIO_Init+0x350>)
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	43db      	mvns	r3, r3
 8000d24:	693a      	ldr	r2, [r7, #16]
 8000d26:	4013      	ands	r3, r2
 8000d28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d003      	beq.n	8000d3e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000d36:	693a      	ldr	r2, [r7, #16]
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000d3e:	4a1d      	ldr	r2, [pc, #116]	@ (8000db4 <HAL_GPIO_Init+0x350>)
 8000d40:	693b      	ldr	r3, [r7, #16]
 8000d42:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000d44:	4b1b      	ldr	r3, [pc, #108]	@ (8000db4 <HAL_GPIO_Init+0x350>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	43db      	mvns	r3, r3
 8000d4e:	693a      	ldr	r2, [r7, #16]
 8000d50:	4013      	ands	r3, r2
 8000d52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d003      	beq.n	8000d68 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000d60:	693a      	ldr	r2, [r7, #16]
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	4313      	orrs	r3, r2
 8000d66:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000d68:	4a12      	ldr	r2, [pc, #72]	@ (8000db4 <HAL_GPIO_Init+0x350>)
 8000d6a:	693b      	ldr	r3, [r7, #16]
 8000d6c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	3301      	adds	r3, #1
 8000d72:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	fa22 f303 	lsr.w	r3, r2, r3
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	f47f ae78 	bne.w	8000a74 <HAL_GPIO_Init+0x10>
  }
}
 8000d84:	bf00      	nop
 8000d86:	bf00      	nop
 8000d88:	371c      	adds	r7, #28
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	40021000 	.word	0x40021000
 8000d98:	40010000 	.word	0x40010000
 8000d9c:	48000400 	.word	0x48000400
 8000da0:	48000800 	.word	0x48000800
 8000da4:	48000c00 	.word	0x48000c00
 8000da8:	48001000 	.word	0x48001000
 8000dac:	48001400 	.word	0x48001400
 8000db0:	48001800 	.word	0x48001800
 8000db4:	40010400 	.word	0x40010400

08000db8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b089      	sub	sp, #36	@ 0x24
 8000dbc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	61fb      	str	r3, [r7, #28]
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000dc6:	4b3e      	ldr	r3, [pc, #248]	@ (8000ec0 <HAL_RCC_GetSysClockFreq+0x108>)
 8000dc8:	689b      	ldr	r3, [r3, #8]
 8000dca:	f003 030c 	and.w	r3, r3, #12
 8000dce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000dd0:	4b3b      	ldr	r3, [pc, #236]	@ (8000ec0 <HAL_RCC_GetSysClockFreq+0x108>)
 8000dd2:	68db      	ldr	r3, [r3, #12]
 8000dd4:	f003 0303 	and.w	r3, r3, #3
 8000dd8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000dda:	693b      	ldr	r3, [r7, #16]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d005      	beq.n	8000dec <HAL_RCC_GetSysClockFreq+0x34>
 8000de0:	693b      	ldr	r3, [r7, #16]
 8000de2:	2b0c      	cmp	r3, #12
 8000de4:	d121      	bne.n	8000e2a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d11e      	bne.n	8000e2a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8000dec:	4b34      	ldr	r3, [pc, #208]	@ (8000ec0 <HAL_RCC_GetSysClockFreq+0x108>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f003 0308 	and.w	r3, r3, #8
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d107      	bne.n	8000e08 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000df8:	4b31      	ldr	r3, [pc, #196]	@ (8000ec0 <HAL_RCC_GetSysClockFreq+0x108>)
 8000dfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000dfe:	0a1b      	lsrs	r3, r3, #8
 8000e00:	f003 030f 	and.w	r3, r3, #15
 8000e04:	61fb      	str	r3, [r7, #28]
 8000e06:	e005      	b.n	8000e14 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000e08:	4b2d      	ldr	r3, [pc, #180]	@ (8000ec0 <HAL_RCC_GetSysClockFreq+0x108>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	091b      	lsrs	r3, r3, #4
 8000e0e:	f003 030f 	and.w	r3, r3, #15
 8000e12:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8000e14:	4a2b      	ldr	r2, [pc, #172]	@ (8000ec4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8000e16:	69fb      	ldr	r3, [r7, #28]
 8000e18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e1c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000e1e:	693b      	ldr	r3, [r7, #16]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d10d      	bne.n	8000e40 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8000e24:	69fb      	ldr	r3, [r7, #28]
 8000e26:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000e28:	e00a      	b.n	8000e40 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	2b04      	cmp	r3, #4
 8000e2e:	d102      	bne.n	8000e36 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8000e30:	4b25      	ldr	r3, [pc, #148]	@ (8000ec8 <HAL_RCC_GetSysClockFreq+0x110>)
 8000e32:	61bb      	str	r3, [r7, #24]
 8000e34:	e004      	b.n	8000e40 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	2b08      	cmp	r3, #8
 8000e3a:	d101      	bne.n	8000e40 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8000e3c:	4b23      	ldr	r3, [pc, #140]	@ (8000ecc <HAL_RCC_GetSysClockFreq+0x114>)
 8000e3e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8000e40:	693b      	ldr	r3, [r7, #16]
 8000e42:	2b0c      	cmp	r3, #12
 8000e44:	d134      	bne.n	8000eb0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000e46:	4b1e      	ldr	r3, [pc, #120]	@ (8000ec0 <HAL_RCC_GetSysClockFreq+0x108>)
 8000e48:	68db      	ldr	r3, [r3, #12]
 8000e4a:	f003 0303 	and.w	r3, r3, #3
 8000e4e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	2b02      	cmp	r3, #2
 8000e54:	d003      	beq.n	8000e5e <HAL_RCC_GetSysClockFreq+0xa6>
 8000e56:	68bb      	ldr	r3, [r7, #8]
 8000e58:	2b03      	cmp	r3, #3
 8000e5a:	d003      	beq.n	8000e64 <HAL_RCC_GetSysClockFreq+0xac>
 8000e5c:	e005      	b.n	8000e6a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8000e5e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ec8 <HAL_RCC_GetSysClockFreq+0x110>)
 8000e60:	617b      	str	r3, [r7, #20]
      break;
 8000e62:	e005      	b.n	8000e70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8000e64:	4b19      	ldr	r3, [pc, #100]	@ (8000ecc <HAL_RCC_GetSysClockFreq+0x114>)
 8000e66:	617b      	str	r3, [r7, #20]
      break;
 8000e68:	e002      	b.n	8000e70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	617b      	str	r3, [r7, #20]
      break;
 8000e6e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000e70:	4b13      	ldr	r3, [pc, #76]	@ (8000ec0 <HAL_RCC_GetSysClockFreq+0x108>)
 8000e72:	68db      	ldr	r3, [r3, #12]
 8000e74:	091b      	lsrs	r3, r3, #4
 8000e76:	f003 0307 	and.w	r3, r3, #7
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8000e7e:	4b10      	ldr	r3, [pc, #64]	@ (8000ec0 <HAL_RCC_GetSysClockFreq+0x108>)
 8000e80:	68db      	ldr	r3, [r3, #12]
 8000e82:	0a1b      	lsrs	r3, r3, #8
 8000e84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000e88:	697a      	ldr	r2, [r7, #20]
 8000e8a:	fb03 f202 	mul.w	r2, r3, r2
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e94:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000e96:	4b0a      	ldr	r3, [pc, #40]	@ (8000ec0 <HAL_RCC_GetSysClockFreq+0x108>)
 8000e98:	68db      	ldr	r3, [r3, #12]
 8000e9a:	0e5b      	lsrs	r3, r3, #25
 8000e9c:	f003 0303 	and.w	r3, r3, #3
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	005b      	lsls	r3, r3, #1
 8000ea4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8000ea6:	697a      	ldr	r2, [r7, #20]
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8000eb0:	69bb      	ldr	r3, [r7, #24]
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	3724      	adds	r7, #36	@ 0x24
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	0800249c 	.word	0x0800249c
 8000ec8:	00f42400 	.word	0x00f42400
 8000ecc:	007a1200 	.word	0x007a1200

08000ed0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000ed4:	4b03      	ldr	r3, [pc, #12]	@ (8000ee4 <HAL_RCC_GetHCLKFreq+0x14>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	20000014 	.word	0x20000014

08000ee8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8000eec:	f7ff fff0 	bl	8000ed0 <HAL_RCC_GetHCLKFreq>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	4b06      	ldr	r3, [pc, #24]	@ (8000f0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8000ef4:	689b      	ldr	r3, [r3, #8]
 8000ef6:	0a1b      	lsrs	r3, r3, #8
 8000ef8:	f003 0307 	and.w	r3, r3, #7
 8000efc:	4904      	ldr	r1, [pc, #16]	@ (8000f10 <HAL_RCC_GetPCLK1Freq+0x28>)
 8000efe:	5ccb      	ldrb	r3, [r1, r3]
 8000f00:	f003 031f 	and.w	r3, r3, #31
 8000f04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	40021000 	.word	0x40021000
 8000f10:	08002494 	.word	0x08002494

08000f14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8000f18:	f7ff ffda 	bl	8000ed0 <HAL_RCC_GetHCLKFreq>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	4b06      	ldr	r3, [pc, #24]	@ (8000f38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000f20:	689b      	ldr	r3, [r3, #8]
 8000f22:	0adb      	lsrs	r3, r3, #11
 8000f24:	f003 0307 	and.w	r3, r3, #7
 8000f28:	4904      	ldr	r1, [pc, #16]	@ (8000f3c <HAL_RCC_GetPCLK2Freq+0x28>)
 8000f2a:	5ccb      	ldrb	r3, [r1, r3]
 8000f2c:	f003 031f 	and.w	r3, r3, #31
 8000f30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	40021000 	.word	0x40021000
 8000f3c:	08002494 	.word	0x08002494

08000f40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b086      	sub	sp, #24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8000f48:	2300      	movs	r3, #0
 8000f4a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d041      	beq.n	8000fe0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8000f60:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8000f64:	d02a      	beq.n	8000fbc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8000f66:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8000f6a:	d824      	bhi.n	8000fb6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8000f6c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000f70:	d008      	beq.n	8000f84 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8000f72:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000f76:	d81e      	bhi.n	8000fb6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d00a      	beq.n	8000f92 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8000f7c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000f80:	d010      	beq.n	8000fa4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8000f82:	e018      	b.n	8000fb6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8000f84:	4b86      	ldr	r3, [pc, #536]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8000f86:	68db      	ldr	r3, [r3, #12]
 8000f88:	4a85      	ldr	r2, [pc, #532]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8000f8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f8e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8000f90:	e015      	b.n	8000fbe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	3304      	adds	r3, #4
 8000f96:	2100      	movs	r1, #0
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f000 fabb 	bl	8001514 <RCCEx_PLLSAI1_Config>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8000fa2:	e00c      	b.n	8000fbe <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	3320      	adds	r3, #32
 8000fa8:	2100      	movs	r1, #0
 8000faa:	4618      	mov	r0, r3
 8000fac:	f000 fba6 	bl	80016fc <RCCEx_PLLSAI2_Config>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8000fb4:	e003      	b.n	8000fbe <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	74fb      	strb	r3, [r7, #19]
      break;
 8000fba:	e000      	b.n	8000fbe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8000fbc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8000fbe:	7cfb      	ldrb	r3, [r7, #19]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d10b      	bne.n	8000fdc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8000fc4:	4b76      	ldr	r3, [pc, #472]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8000fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fca:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8000fd2:	4973      	ldr	r1, [pc, #460]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8000fda:	e001      	b.n	8000fe0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8000fdc:	7cfb      	ldrb	r3, [r7, #19]
 8000fde:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d041      	beq.n	8001070 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8000ff0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8000ff4:	d02a      	beq.n	800104c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8000ff6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8000ffa:	d824      	bhi.n	8001046 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8000ffc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001000:	d008      	beq.n	8001014 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001002:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001006:	d81e      	bhi.n	8001046 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001008:	2b00      	cmp	r3, #0
 800100a:	d00a      	beq.n	8001022 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800100c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001010:	d010      	beq.n	8001034 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001012:	e018      	b.n	8001046 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001014:	4b62      	ldr	r3, [pc, #392]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	4a61      	ldr	r2, [pc, #388]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800101a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800101e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001020:	e015      	b.n	800104e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	3304      	adds	r3, #4
 8001026:	2100      	movs	r1, #0
 8001028:	4618      	mov	r0, r3
 800102a:	f000 fa73 	bl	8001514 <RCCEx_PLLSAI1_Config>
 800102e:	4603      	mov	r3, r0
 8001030:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001032:	e00c      	b.n	800104e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	3320      	adds	r3, #32
 8001038:	2100      	movs	r1, #0
 800103a:	4618      	mov	r0, r3
 800103c:	f000 fb5e 	bl	80016fc <RCCEx_PLLSAI2_Config>
 8001040:	4603      	mov	r3, r0
 8001042:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001044:	e003      	b.n	800104e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001046:	2301      	movs	r3, #1
 8001048:	74fb      	strb	r3, [r7, #19]
      break;
 800104a:	e000      	b.n	800104e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800104c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800104e:	7cfb      	ldrb	r3, [r7, #19]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d10b      	bne.n	800106c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001054:	4b52      	ldr	r3, [pc, #328]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800105a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001062:	494f      	ldr	r1, [pc, #316]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001064:	4313      	orrs	r3, r2
 8001066:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800106a:	e001      	b.n	8001070 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800106c:	7cfb      	ldrb	r3, [r7, #19]
 800106e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001078:	2b00      	cmp	r3, #0
 800107a:	f000 80a0 	beq.w	80011be <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800107e:	2300      	movs	r3, #0
 8001080:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001082:	4b47      	ldr	r3, [pc, #284]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001086:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800108a:	2b00      	cmp	r3, #0
 800108c:	d101      	bne.n	8001092 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800108e:	2301      	movs	r3, #1
 8001090:	e000      	b.n	8001094 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8001092:	2300      	movs	r3, #0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d00d      	beq.n	80010b4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001098:	4b41      	ldr	r3, [pc, #260]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800109a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800109c:	4a40      	ldr	r2, [pc, #256]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800109e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80010a4:	4b3e      	ldr	r3, [pc, #248]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80010a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010ac:	60bb      	str	r3, [r7, #8]
 80010ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010b0:	2301      	movs	r3, #1
 80010b2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80010b4:	4b3b      	ldr	r3, [pc, #236]	@ (80011a4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a3a      	ldr	r2, [pc, #232]	@ (80011a4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80010ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010be:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80010c0:	f7ff fbde 	bl	8000880 <HAL_GetTick>
 80010c4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80010c6:	e009      	b.n	80010dc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010c8:	f7ff fbda 	bl	8000880 <HAL_GetTick>
 80010cc:	4602      	mov	r2, r0
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	2b02      	cmp	r3, #2
 80010d4:	d902      	bls.n	80010dc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80010d6:	2303      	movs	r3, #3
 80010d8:	74fb      	strb	r3, [r7, #19]
        break;
 80010da:	e005      	b.n	80010e8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80010dc:	4b31      	ldr	r3, [pc, #196]	@ (80011a4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d0ef      	beq.n	80010c8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80010e8:	7cfb      	ldrb	r3, [r7, #19]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d15c      	bne.n	80011a8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80010ee:	4b2c      	ldr	r3, [pc, #176]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80010f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80010f8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d01f      	beq.n	8001140 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001106:	697a      	ldr	r2, [r7, #20]
 8001108:	429a      	cmp	r2, r3
 800110a:	d019      	beq.n	8001140 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800110c:	4b24      	ldr	r3, [pc, #144]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800110e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001112:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001116:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001118:	4b21      	ldr	r3, [pc, #132]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800111a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800111e:	4a20      	ldr	r2, [pc, #128]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001120:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001124:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001128:	4b1d      	ldr	r3, [pc, #116]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800112a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800112e:	4a1c      	ldr	r2, [pc, #112]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001130:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001134:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001138:	4a19      	ldr	r2, [pc, #100]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	f003 0301 	and.w	r3, r3, #1
 8001146:	2b00      	cmp	r3, #0
 8001148:	d016      	beq.n	8001178 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800114a:	f7ff fb99 	bl	8000880 <HAL_GetTick>
 800114e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001150:	e00b      	b.n	800116a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001152:	f7ff fb95 	bl	8000880 <HAL_GetTick>
 8001156:	4602      	mov	r2, r0
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001160:	4293      	cmp	r3, r2
 8001162:	d902      	bls.n	800116a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8001164:	2303      	movs	r3, #3
 8001166:	74fb      	strb	r3, [r7, #19]
            break;
 8001168:	e006      	b.n	8001178 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800116a:	4b0d      	ldr	r3, [pc, #52]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800116c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001170:	f003 0302 	and.w	r3, r3, #2
 8001174:	2b00      	cmp	r3, #0
 8001176:	d0ec      	beq.n	8001152 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8001178:	7cfb      	ldrb	r3, [r7, #19]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d10c      	bne.n	8001198 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800117e:	4b08      	ldr	r3, [pc, #32]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001180:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001184:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800118e:	4904      	ldr	r1, [pc, #16]	@ (80011a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001190:	4313      	orrs	r3, r2
 8001192:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8001196:	e009      	b.n	80011ac <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001198:	7cfb      	ldrb	r3, [r7, #19]
 800119a:	74bb      	strb	r3, [r7, #18]
 800119c:	e006      	b.n	80011ac <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800119e:	bf00      	nop
 80011a0:	40021000 	.word	0x40021000
 80011a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80011a8:	7cfb      	ldrb	r3, [r7, #19]
 80011aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80011ac:	7c7b      	ldrb	r3, [r7, #17]
 80011ae:	2b01      	cmp	r3, #1
 80011b0:	d105      	bne.n	80011be <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011b2:	4b9e      	ldr	r3, [pc, #632]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80011b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011b6:	4a9d      	ldr	r2, [pc, #628]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80011b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80011bc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d00a      	beq.n	80011e0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80011ca:	4b98      	ldr	r3, [pc, #608]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80011cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011d0:	f023 0203 	bic.w	r2, r3, #3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011d8:	4994      	ldr	r1, [pc, #592]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80011da:	4313      	orrs	r3, r2
 80011dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f003 0302 	and.w	r3, r3, #2
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d00a      	beq.n	8001202 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80011ec:	4b8f      	ldr	r3, [pc, #572]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80011ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011f2:	f023 020c 	bic.w	r2, r3, #12
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011fa:	498c      	ldr	r1, [pc, #560]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80011fc:	4313      	orrs	r3, r2
 80011fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f003 0304 	and.w	r3, r3, #4
 800120a:	2b00      	cmp	r3, #0
 800120c:	d00a      	beq.n	8001224 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800120e:	4b87      	ldr	r3, [pc, #540]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001210:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001214:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800121c:	4983      	ldr	r1, [pc, #524]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800121e:	4313      	orrs	r3, r2
 8001220:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f003 0308 	and.w	r3, r3, #8
 800122c:	2b00      	cmp	r3, #0
 800122e:	d00a      	beq.n	8001246 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001230:	4b7e      	ldr	r3, [pc, #504]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001236:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800123e:	497b      	ldr	r1, [pc, #492]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001240:	4313      	orrs	r3, r2
 8001242:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f003 0310 	and.w	r3, r3, #16
 800124e:	2b00      	cmp	r3, #0
 8001250:	d00a      	beq.n	8001268 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001252:	4b76      	ldr	r3, [pc, #472]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001254:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001258:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001260:	4972      	ldr	r1, [pc, #456]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001262:	4313      	orrs	r3, r2
 8001264:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f003 0320 	and.w	r3, r3, #32
 8001270:	2b00      	cmp	r3, #0
 8001272:	d00a      	beq.n	800128a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001274:	4b6d      	ldr	r3, [pc, #436]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800127a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001282:	496a      	ldr	r1, [pc, #424]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001284:	4313      	orrs	r3, r2
 8001286:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001292:	2b00      	cmp	r3, #0
 8001294:	d00a      	beq.n	80012ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001296:	4b65      	ldr	r3, [pc, #404]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001298:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800129c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012a4:	4961      	ldr	r1, [pc, #388]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80012a6:	4313      	orrs	r3, r2
 80012a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d00a      	beq.n	80012ce <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80012b8:	4b5c      	ldr	r3, [pc, #368]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80012ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012c6:	4959      	ldr	r1, [pc, #356]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80012c8:	4313      	orrs	r3, r2
 80012ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d00a      	beq.n	80012f0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80012da:	4b54      	ldr	r3, [pc, #336]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80012dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012e0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80012e8:	4950      	ldr	r1, [pc, #320]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80012ea:	4313      	orrs	r3, r2
 80012ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d00a      	beq.n	8001312 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80012fc:	4b4b      	ldr	r3, [pc, #300]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80012fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001302:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800130a:	4948      	ldr	r1, [pc, #288]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800130c:	4313      	orrs	r3, r2
 800130e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800131a:	2b00      	cmp	r3, #0
 800131c:	d00a      	beq.n	8001334 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800131e:	4b43      	ldr	r3, [pc, #268]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001324:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800132c:	493f      	ldr	r1, [pc, #252]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800132e:	4313      	orrs	r3, r2
 8001330:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800133c:	2b00      	cmp	r3, #0
 800133e:	d028      	beq.n	8001392 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001340:	4b3a      	ldr	r3, [pc, #232]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001346:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800134e:	4937      	ldr	r1, [pc, #220]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001350:	4313      	orrs	r3, r2
 8001352:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800135a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800135e:	d106      	bne.n	800136e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001360:	4b32      	ldr	r3, [pc, #200]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	4a31      	ldr	r2, [pc, #196]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001366:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800136a:	60d3      	str	r3, [r2, #12]
 800136c:	e011      	b.n	8001392 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001372:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001376:	d10c      	bne.n	8001392 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	3304      	adds	r3, #4
 800137c:	2101      	movs	r1, #1
 800137e:	4618      	mov	r0, r3
 8001380:	f000 f8c8 	bl	8001514 <RCCEx_PLLSAI1_Config>
 8001384:	4603      	mov	r3, r0
 8001386:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8001388:	7cfb      	ldrb	r3, [r7, #19]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800138e:	7cfb      	ldrb	r3, [r7, #19]
 8001390:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d028      	beq.n	80013f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800139e:	4b23      	ldr	r3, [pc, #140]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80013a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013a4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013ac:	491f      	ldr	r1, [pc, #124]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80013ae:	4313      	orrs	r3, r2
 80013b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80013bc:	d106      	bne.n	80013cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80013be:	4b1b      	ldr	r3, [pc, #108]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80013c0:	68db      	ldr	r3, [r3, #12]
 80013c2:	4a1a      	ldr	r2, [pc, #104]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80013c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80013c8:	60d3      	str	r3, [r2, #12]
 80013ca:	e011      	b.n	80013f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80013d4:	d10c      	bne.n	80013f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	3304      	adds	r3, #4
 80013da:	2101      	movs	r1, #1
 80013dc:	4618      	mov	r0, r3
 80013de:	f000 f899 	bl	8001514 <RCCEx_PLLSAI1_Config>
 80013e2:	4603      	mov	r3, r0
 80013e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80013e6:	7cfb      	ldrb	r3, [r7, #19]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80013ec:	7cfb      	ldrb	r3, [r7, #19]
 80013ee:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d02b      	beq.n	8001454 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80013fc:	4b0b      	ldr	r3, [pc, #44]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80013fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001402:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800140a:	4908      	ldr	r1, [pc, #32]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800140c:	4313      	orrs	r3, r2
 800140e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001416:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800141a:	d109      	bne.n	8001430 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800141c:	4b03      	ldr	r3, [pc, #12]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800141e:	68db      	ldr	r3, [r3, #12]
 8001420:	4a02      	ldr	r2, [pc, #8]	@ (800142c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001422:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001426:	60d3      	str	r3, [r2, #12]
 8001428:	e014      	b.n	8001454 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800142a:	bf00      	nop
 800142c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001434:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001438:	d10c      	bne.n	8001454 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	3304      	adds	r3, #4
 800143e:	2101      	movs	r1, #1
 8001440:	4618      	mov	r0, r3
 8001442:	f000 f867 	bl	8001514 <RCCEx_PLLSAI1_Config>
 8001446:	4603      	mov	r3, r0
 8001448:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800144a:	7cfb      	ldrb	r3, [r7, #19]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8001450:	7cfb      	ldrb	r3, [r7, #19]
 8001452:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800145c:	2b00      	cmp	r3, #0
 800145e:	d02f      	beq.n	80014c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001460:	4b2b      	ldr	r3, [pc, #172]	@ (8001510 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8001462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001466:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800146e:	4928      	ldr	r1, [pc, #160]	@ (8001510 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8001470:	4313      	orrs	r3, r2
 8001472:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800147a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800147e:	d10d      	bne.n	800149c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	3304      	adds	r3, #4
 8001484:	2102      	movs	r1, #2
 8001486:	4618      	mov	r0, r3
 8001488:	f000 f844 	bl	8001514 <RCCEx_PLLSAI1_Config>
 800148c:	4603      	mov	r3, r0
 800148e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8001490:	7cfb      	ldrb	r3, [r7, #19]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d014      	beq.n	80014c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8001496:	7cfb      	ldrb	r3, [r7, #19]
 8001498:	74bb      	strb	r3, [r7, #18]
 800149a:	e011      	b.n	80014c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80014a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80014a4:	d10c      	bne.n	80014c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	3320      	adds	r3, #32
 80014aa:	2102      	movs	r1, #2
 80014ac:	4618      	mov	r0, r3
 80014ae:	f000 f925 	bl	80016fc <RCCEx_PLLSAI2_Config>
 80014b2:	4603      	mov	r3, r0
 80014b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80014b6:	7cfb      	ldrb	r3, [r7, #19]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80014bc:	7cfb      	ldrb	r3, [r7, #19]
 80014be:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d00a      	beq.n	80014e2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80014cc:	4b10      	ldr	r3, [pc, #64]	@ (8001510 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80014ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014d2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80014da:	490d      	ldr	r1, [pc, #52]	@ (8001510 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80014dc:	4313      	orrs	r3, r2
 80014de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d00b      	beq.n	8001506 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80014ee:	4b08      	ldr	r3, [pc, #32]	@ (8001510 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80014f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014f4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014fe:	4904      	ldr	r1, [pc, #16]	@ (8001510 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8001500:	4313      	orrs	r3, r2
 8001502:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8001506:	7cbb      	ldrb	r3, [r7, #18]
}
 8001508:	4618      	mov	r0, r3
 800150a:	3718      	adds	r7, #24
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40021000 	.word	0x40021000

08001514 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800151e:	2300      	movs	r3, #0
 8001520:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001522:	4b75      	ldr	r3, [pc, #468]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	f003 0303 	and.w	r3, r3, #3
 800152a:	2b00      	cmp	r3, #0
 800152c:	d018      	beq.n	8001560 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800152e:	4b72      	ldr	r3, [pc, #456]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001530:	68db      	ldr	r3, [r3, #12]
 8001532:	f003 0203 	and.w	r2, r3, #3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	429a      	cmp	r2, r3
 800153c:	d10d      	bne.n	800155a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
       ||
 8001542:	2b00      	cmp	r3, #0
 8001544:	d009      	beq.n	800155a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001546:	4b6c      	ldr	r3, [pc, #432]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001548:	68db      	ldr	r3, [r3, #12]
 800154a:	091b      	lsrs	r3, r3, #4
 800154c:	f003 0307 	and.w	r3, r3, #7
 8001550:	1c5a      	adds	r2, r3, #1
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	685b      	ldr	r3, [r3, #4]
       ||
 8001556:	429a      	cmp	r2, r3
 8001558:	d047      	beq.n	80015ea <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	73fb      	strb	r3, [r7, #15]
 800155e:	e044      	b.n	80015ea <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	2b03      	cmp	r3, #3
 8001566:	d018      	beq.n	800159a <RCCEx_PLLSAI1_Config+0x86>
 8001568:	2b03      	cmp	r3, #3
 800156a:	d825      	bhi.n	80015b8 <RCCEx_PLLSAI1_Config+0xa4>
 800156c:	2b01      	cmp	r3, #1
 800156e:	d002      	beq.n	8001576 <RCCEx_PLLSAI1_Config+0x62>
 8001570:	2b02      	cmp	r3, #2
 8001572:	d009      	beq.n	8001588 <RCCEx_PLLSAI1_Config+0x74>
 8001574:	e020      	b.n	80015b8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001576:	4b60      	ldr	r3, [pc, #384]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 0302 	and.w	r3, r3, #2
 800157e:	2b00      	cmp	r3, #0
 8001580:	d11d      	bne.n	80015be <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001586:	e01a      	b.n	80015be <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001588:	4b5b      	ldr	r3, [pc, #364]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001590:	2b00      	cmp	r3, #0
 8001592:	d116      	bne.n	80015c2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001598:	e013      	b.n	80015c2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800159a:	4b57      	ldr	r3, [pc, #348]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d10f      	bne.n	80015c6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80015a6:	4b54      	ldr	r3, [pc, #336]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d109      	bne.n	80015c6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80015b6:	e006      	b.n	80015c6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	73fb      	strb	r3, [r7, #15]
      break;
 80015bc:	e004      	b.n	80015c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80015be:	bf00      	nop
 80015c0:	e002      	b.n	80015c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80015c2:	bf00      	nop
 80015c4:	e000      	b.n	80015c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80015c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80015c8:	7bfb      	ldrb	r3, [r7, #15]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d10d      	bne.n	80015ea <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80015ce:	4b4a      	ldr	r3, [pc, #296]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6819      	ldr	r1, [r3, #0]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	3b01      	subs	r3, #1
 80015e0:	011b      	lsls	r3, r3, #4
 80015e2:	430b      	orrs	r3, r1
 80015e4:	4944      	ldr	r1, [pc, #272]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80015e6:	4313      	orrs	r3, r2
 80015e8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80015ea:	7bfb      	ldrb	r3, [r7, #15]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d17d      	bne.n	80016ec <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80015f0:	4b41      	ldr	r3, [pc, #260]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a40      	ldr	r2, [pc, #256]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80015f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80015fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80015fc:	f7ff f940 	bl	8000880 <HAL_GetTick>
 8001600:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001602:	e009      	b.n	8001618 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001604:	f7ff f93c 	bl	8000880 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	2b02      	cmp	r3, #2
 8001610:	d902      	bls.n	8001618 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	73fb      	strb	r3, [r7, #15]
        break;
 8001616:	e005      	b.n	8001624 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001618:	4b37      	ldr	r3, [pc, #220]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001620:	2b00      	cmp	r3, #0
 8001622:	d1ef      	bne.n	8001604 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8001624:	7bfb      	ldrb	r3, [r7, #15]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d160      	bne.n	80016ec <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d111      	bne.n	8001654 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001630:	4b31      	ldr	r3, [pc, #196]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001632:	691b      	ldr	r3, [r3, #16]
 8001634:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8001638:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	6892      	ldr	r2, [r2, #8]
 8001640:	0211      	lsls	r1, r2, #8
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	68d2      	ldr	r2, [r2, #12]
 8001646:	0912      	lsrs	r2, r2, #4
 8001648:	0452      	lsls	r2, r2, #17
 800164a:	430a      	orrs	r2, r1
 800164c:	492a      	ldr	r1, [pc, #168]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800164e:	4313      	orrs	r3, r2
 8001650:	610b      	str	r3, [r1, #16]
 8001652:	e027      	b.n	80016a4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	2b01      	cmp	r3, #1
 8001658:	d112      	bne.n	8001680 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800165a:	4b27      	ldr	r3, [pc, #156]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800165c:	691b      	ldr	r3, [r3, #16]
 800165e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8001662:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8001666:	687a      	ldr	r2, [r7, #4]
 8001668:	6892      	ldr	r2, [r2, #8]
 800166a:	0211      	lsls	r1, r2, #8
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	6912      	ldr	r2, [r2, #16]
 8001670:	0852      	lsrs	r2, r2, #1
 8001672:	3a01      	subs	r2, #1
 8001674:	0552      	lsls	r2, r2, #21
 8001676:	430a      	orrs	r2, r1
 8001678:	491f      	ldr	r1, [pc, #124]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800167a:	4313      	orrs	r3, r2
 800167c:	610b      	str	r3, [r1, #16]
 800167e:	e011      	b.n	80016a4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001680:	4b1d      	ldr	r3, [pc, #116]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001682:	691b      	ldr	r3, [r3, #16]
 8001684:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8001688:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	6892      	ldr	r2, [r2, #8]
 8001690:	0211      	lsls	r1, r2, #8
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	6952      	ldr	r2, [r2, #20]
 8001696:	0852      	lsrs	r2, r2, #1
 8001698:	3a01      	subs	r2, #1
 800169a:	0652      	lsls	r2, r2, #25
 800169c:	430a      	orrs	r2, r1
 800169e:	4916      	ldr	r1, [pc, #88]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80016a0:	4313      	orrs	r3, r2
 80016a2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80016a4:	4b14      	ldr	r3, [pc, #80]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a13      	ldr	r2, [pc, #76]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80016aa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80016ae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016b0:	f7ff f8e6 	bl	8000880 <HAL_GetTick>
 80016b4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80016b6:	e009      	b.n	80016cc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80016b8:	f7ff f8e2 	bl	8000880 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d902      	bls.n	80016cc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	73fb      	strb	r3, [r7, #15]
          break;
 80016ca:	e005      	b.n	80016d8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80016cc:	4b0a      	ldr	r3, [pc, #40]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d0ef      	beq.n	80016b8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80016d8:	7bfb      	ldrb	r3, [r7, #15]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d106      	bne.n	80016ec <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80016de:	4b06      	ldr	r3, [pc, #24]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80016e0:	691a      	ldr	r2, [r3, #16]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	699b      	ldr	r3, [r3, #24]
 80016e6:	4904      	ldr	r1, [pc, #16]	@ (80016f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80016e8:	4313      	orrs	r3, r2
 80016ea:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80016ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3710      	adds	r7, #16
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40021000 	.word	0x40021000

080016fc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8001706:	2300      	movs	r3, #0
 8001708:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800170a:	4b6a      	ldr	r3, [pc, #424]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800170c:	68db      	ldr	r3, [r3, #12]
 800170e:	f003 0303 	and.w	r3, r3, #3
 8001712:	2b00      	cmp	r3, #0
 8001714:	d018      	beq.n	8001748 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8001716:	4b67      	ldr	r3, [pc, #412]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001718:	68db      	ldr	r3, [r3, #12]
 800171a:	f003 0203 	and.w	r2, r3, #3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	429a      	cmp	r2, r3
 8001724:	d10d      	bne.n	8001742 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
       ||
 800172a:	2b00      	cmp	r3, #0
 800172c:	d009      	beq.n	8001742 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800172e:	4b61      	ldr	r3, [pc, #388]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001730:	68db      	ldr	r3, [r3, #12]
 8001732:	091b      	lsrs	r3, r3, #4
 8001734:	f003 0307 	and.w	r3, r3, #7
 8001738:	1c5a      	adds	r2, r3, #1
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	685b      	ldr	r3, [r3, #4]
       ||
 800173e:	429a      	cmp	r2, r3
 8001740:	d047      	beq.n	80017d2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	73fb      	strb	r3, [r7, #15]
 8001746:	e044      	b.n	80017d2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2b03      	cmp	r3, #3
 800174e:	d018      	beq.n	8001782 <RCCEx_PLLSAI2_Config+0x86>
 8001750:	2b03      	cmp	r3, #3
 8001752:	d825      	bhi.n	80017a0 <RCCEx_PLLSAI2_Config+0xa4>
 8001754:	2b01      	cmp	r3, #1
 8001756:	d002      	beq.n	800175e <RCCEx_PLLSAI2_Config+0x62>
 8001758:	2b02      	cmp	r3, #2
 800175a:	d009      	beq.n	8001770 <RCCEx_PLLSAI2_Config+0x74>
 800175c:	e020      	b.n	80017a0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800175e:	4b55      	ldr	r3, [pc, #340]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0302 	and.w	r3, r3, #2
 8001766:	2b00      	cmp	r3, #0
 8001768:	d11d      	bne.n	80017a6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800176e:	e01a      	b.n	80017a6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001770:	4b50      	ldr	r3, [pc, #320]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001778:	2b00      	cmp	r3, #0
 800177a:	d116      	bne.n	80017aa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001780:	e013      	b.n	80017aa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001782:	4b4c      	ldr	r3, [pc, #304]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d10f      	bne.n	80017ae <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800178e:	4b49      	ldr	r3, [pc, #292]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d109      	bne.n	80017ae <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800179e:	e006      	b.n	80017ae <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	73fb      	strb	r3, [r7, #15]
      break;
 80017a4:	e004      	b.n	80017b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80017a6:	bf00      	nop
 80017a8:	e002      	b.n	80017b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80017aa:	bf00      	nop
 80017ac:	e000      	b.n	80017b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80017ae:	bf00      	nop
    }

    if(status == HAL_OK)
 80017b0:	7bfb      	ldrb	r3, [r7, #15]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d10d      	bne.n	80017d2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80017b6:	4b3f      	ldr	r3, [pc, #252]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80017b8:	68db      	ldr	r3, [r3, #12]
 80017ba:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6819      	ldr	r1, [r3, #0]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	3b01      	subs	r3, #1
 80017c8:	011b      	lsls	r3, r3, #4
 80017ca:	430b      	orrs	r3, r1
 80017cc:	4939      	ldr	r1, [pc, #228]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80017ce:	4313      	orrs	r3, r2
 80017d0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80017d2:	7bfb      	ldrb	r3, [r7, #15]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d167      	bne.n	80018a8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80017d8:	4b36      	ldr	r3, [pc, #216]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a35      	ldr	r2, [pc, #212]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80017de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80017e4:	f7ff f84c 	bl	8000880 <HAL_GetTick>
 80017e8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80017ea:	e009      	b.n	8001800 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80017ec:	f7ff f848 	bl	8000880 <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d902      	bls.n	8001800 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	73fb      	strb	r3, [r7, #15]
        break;
 80017fe:	e005      	b.n	800180c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8001800:	4b2c      	ldr	r3, [pc, #176]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001808:	2b00      	cmp	r3, #0
 800180a:	d1ef      	bne.n	80017ec <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800180c:	7bfb      	ldrb	r3, [r7, #15]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d14a      	bne.n	80018a8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d111      	bne.n	800183c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8001818:	4b26      	ldr	r3, [pc, #152]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800181a:	695b      	ldr	r3, [r3, #20]
 800181c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8001820:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	6892      	ldr	r2, [r2, #8]
 8001828:	0211      	lsls	r1, r2, #8
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	68d2      	ldr	r2, [r2, #12]
 800182e:	0912      	lsrs	r2, r2, #4
 8001830:	0452      	lsls	r2, r2, #17
 8001832:	430a      	orrs	r2, r1
 8001834:	491f      	ldr	r1, [pc, #124]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001836:	4313      	orrs	r3, r2
 8001838:	614b      	str	r3, [r1, #20]
 800183a:	e011      	b.n	8001860 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800183c:	4b1d      	ldr	r3, [pc, #116]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800183e:	695b      	ldr	r3, [r3, #20]
 8001840:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8001844:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8001848:	687a      	ldr	r2, [r7, #4]
 800184a:	6892      	ldr	r2, [r2, #8]
 800184c:	0211      	lsls	r1, r2, #8
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	6912      	ldr	r2, [r2, #16]
 8001852:	0852      	lsrs	r2, r2, #1
 8001854:	3a01      	subs	r2, #1
 8001856:	0652      	lsls	r2, r2, #25
 8001858:	430a      	orrs	r2, r1
 800185a:	4916      	ldr	r1, [pc, #88]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800185c:	4313      	orrs	r3, r2
 800185e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8001860:	4b14      	ldr	r3, [pc, #80]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a13      	ldr	r2, [pc, #76]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001866:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800186a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800186c:	f7ff f808 	bl	8000880 <HAL_GetTick>
 8001870:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8001872:	e009      	b.n	8001888 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8001874:	f7ff f804 	bl	8000880 <HAL_GetTick>
 8001878:	4602      	mov	r2, r0
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	2b02      	cmp	r3, #2
 8001880:	d902      	bls.n	8001888 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	73fb      	strb	r3, [r7, #15]
          break;
 8001886:	e005      	b.n	8001894 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8001888:	4b0a      	ldr	r3, [pc, #40]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001890:	2b00      	cmp	r3, #0
 8001892:	d0ef      	beq.n	8001874 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8001894:	7bfb      	ldrb	r3, [r7, #15]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d106      	bne.n	80018a8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800189a:	4b06      	ldr	r3, [pc, #24]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800189c:	695a      	ldr	r2, [r3, #20]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	695b      	ldr	r3, [r3, #20]
 80018a2:	4904      	ldr	r1, [pc, #16]	@ (80018b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80018a4:	4313      	orrs	r3, r2
 80018a6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80018a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3710      	adds	r7, #16
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	40021000 	.word	0x40021000

080018b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d101      	bne.n	80018ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e040      	b.n	800194c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d106      	bne.n	80018e0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2200      	movs	r2, #0
 80018d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f7fe fe9e 	bl	800061c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2224      	movs	r2, #36	@ 0x24
 80018e4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f022 0201 	bic.w	r2, r2, #1
 80018f4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d002      	beq.n	8001904 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f000 fb74 	bl	8001fec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f000 f8b9 	bl	8001a7c <UART_SetConfig>
 800190a:	4603      	mov	r3, r0
 800190c:	2b01      	cmp	r3, #1
 800190e:	d101      	bne.n	8001914 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	e01b      	b.n	800194c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	685a      	ldr	r2, [r3, #4]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001922:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	689a      	ldr	r2, [r3, #8]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001932:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f042 0201 	orr.w	r2, r2, #1
 8001942:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f000 fbf3 	bl	8002130 <UART_CheckIdleState>
 800194a:	4603      	mov	r3, r0
}
 800194c:	4618      	mov	r0, r3
 800194e:	3708      	adds	r7, #8
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}

08001954 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b08a      	sub	sp, #40	@ 0x28
 8001958:	af02      	add	r7, sp, #8
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	603b      	str	r3, [r7, #0]
 8001960:	4613      	mov	r3, r2
 8001962:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001968:	2b20      	cmp	r3, #32
 800196a:	f040 8081 	bne.w	8001a70 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d002      	beq.n	800197a <HAL_UART_Transmit+0x26>
 8001974:	88fb      	ldrh	r3, [r7, #6]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d101      	bne.n	800197e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e079      	b.n	8001a72 <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	2200      	movs	r2, #0
 8001982:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	2221      	movs	r2, #33	@ 0x21
 800198a:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800198c:	f7fe ff78 	bl	8000880 <HAL_GetTick>
 8001990:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	88fa      	ldrh	r2, [r7, #6]
 8001996:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	88fa      	ldrh	r2, [r7, #6]
 800199e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80019aa:	d108      	bne.n	80019be <HAL_UART_Transmit+0x6a>
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	691b      	ldr	r3, [r3, #16]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d104      	bne.n	80019be <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 80019b4:	2300      	movs	r3, #0
 80019b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	61bb      	str	r3, [r7, #24]
 80019bc:	e003      	b.n	80019c6 <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80019c2:	2300      	movs	r3, #0
 80019c4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80019c6:	e038      	b.n	8001a3a <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	9300      	str	r3, [sp, #0]
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	2200      	movs	r2, #0
 80019d0:	2180      	movs	r1, #128	@ 0x80
 80019d2:	68f8      	ldr	r0, [r7, #12]
 80019d4:	f000 fc54 	bl	8002280 <UART_WaitOnFlagUntilTimeout>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d004      	beq.n	80019e8 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	2220      	movs	r2, #32
 80019e2:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80019e4:	2303      	movs	r3, #3
 80019e6:	e044      	b.n	8001a72 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d10b      	bne.n	8001a06 <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	881b      	ldrh	r3, [r3, #0]
 80019f2:	461a      	mov	r2, r3
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80019fc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	3302      	adds	r3, #2
 8001a02:	61bb      	str	r3, [r7, #24]
 8001a04:	e007      	b.n	8001a16 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	781a      	ldrb	r2, [r3, #0]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	3301      	adds	r3, #1
 8001a14:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001a1a:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8001a1e:	2b21      	cmp	r3, #33	@ 0x21
 8001a20:	d109      	bne.n	8001a36 <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	b29a      	uxth	r2, r3
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8001a34:	e001      	b.n	8001a3a <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e01b      	b.n	8001a72 <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8001a40:	b29b      	uxth	r3, r3
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d1c0      	bne.n	80019c8 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	9300      	str	r3, [sp, #0]
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	2140      	movs	r1, #64	@ 0x40
 8001a50:	68f8      	ldr	r0, [r7, #12]
 8001a52:	f000 fc15 	bl	8002280 <UART_WaitOnFlagUntilTimeout>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d004      	beq.n	8001a66 <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	2220      	movs	r2, #32
 8001a60:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e005      	b.n	8001a72 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	2220      	movs	r2, #32
 8001a6a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	e000      	b.n	8001a72 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8001a70:	2302      	movs	r3, #2
  }
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3720      	adds	r7, #32
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
	...

08001a7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a80:	b08a      	sub	sp, #40	@ 0x28
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001a86:	2300      	movs	r3, #0
 8001a88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	689a      	ldr	r2, [r3, #8]
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	691b      	ldr	r3, [r3, #16]
 8001a94:	431a      	orrs	r2, r3
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	695b      	ldr	r3, [r3, #20]
 8001a9a:	431a      	orrs	r2, r3
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	69db      	ldr	r3, [r3, #28]
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	4ba4      	ldr	r3, [pc, #656]	@ (8001d3c <UART_SetConfig+0x2c0>)
 8001aac:	4013      	ands	r3, r2
 8001aae:	68fa      	ldr	r2, [r7, #12]
 8001ab0:	6812      	ldr	r2, [r2, #0]
 8001ab2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001ab4:	430b      	orrs	r3, r1
 8001ab6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	68da      	ldr	r2, [r3, #12]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	430a      	orrs	r2, r1
 8001acc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	699b      	ldr	r3, [r3, #24]
 8001ad2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a99      	ldr	r2, [pc, #612]	@ (8001d40 <UART_SetConfig+0x2c4>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d004      	beq.n	8001ae8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	6a1b      	ldr	r3, [r3, #32]
 8001ae2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001af8:	430a      	orrs	r2, r1
 8001afa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a90      	ldr	r2, [pc, #576]	@ (8001d44 <UART_SetConfig+0x2c8>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d126      	bne.n	8001b54 <UART_SetConfig+0xd8>
 8001b06:	4b90      	ldr	r3, [pc, #576]	@ (8001d48 <UART_SetConfig+0x2cc>)
 8001b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b0c:	f003 0303 	and.w	r3, r3, #3
 8001b10:	2b03      	cmp	r3, #3
 8001b12:	d81b      	bhi.n	8001b4c <UART_SetConfig+0xd0>
 8001b14:	a201      	add	r2, pc, #4	@ (adr r2, 8001b1c <UART_SetConfig+0xa0>)
 8001b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b1a:	bf00      	nop
 8001b1c:	08001b2d 	.word	0x08001b2d
 8001b20:	08001b3d 	.word	0x08001b3d
 8001b24:	08001b35 	.word	0x08001b35
 8001b28:	08001b45 	.word	0x08001b45
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001b32:	e116      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001b34:	2302      	movs	r3, #2
 8001b36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001b3a:	e112      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001b3c:	2304      	movs	r3, #4
 8001b3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001b42:	e10e      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001b44:	2308      	movs	r3, #8
 8001b46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001b4a:	e10a      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001b4c:	2310      	movs	r3, #16
 8001b4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001b52:	e106      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a7c      	ldr	r2, [pc, #496]	@ (8001d4c <UART_SetConfig+0x2d0>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d138      	bne.n	8001bd0 <UART_SetConfig+0x154>
 8001b5e:	4b7a      	ldr	r3, [pc, #488]	@ (8001d48 <UART_SetConfig+0x2cc>)
 8001b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b64:	f003 030c 	and.w	r3, r3, #12
 8001b68:	2b0c      	cmp	r3, #12
 8001b6a:	d82d      	bhi.n	8001bc8 <UART_SetConfig+0x14c>
 8001b6c:	a201      	add	r2, pc, #4	@ (adr r2, 8001b74 <UART_SetConfig+0xf8>)
 8001b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b72:	bf00      	nop
 8001b74:	08001ba9 	.word	0x08001ba9
 8001b78:	08001bc9 	.word	0x08001bc9
 8001b7c:	08001bc9 	.word	0x08001bc9
 8001b80:	08001bc9 	.word	0x08001bc9
 8001b84:	08001bb9 	.word	0x08001bb9
 8001b88:	08001bc9 	.word	0x08001bc9
 8001b8c:	08001bc9 	.word	0x08001bc9
 8001b90:	08001bc9 	.word	0x08001bc9
 8001b94:	08001bb1 	.word	0x08001bb1
 8001b98:	08001bc9 	.word	0x08001bc9
 8001b9c:	08001bc9 	.word	0x08001bc9
 8001ba0:	08001bc9 	.word	0x08001bc9
 8001ba4:	08001bc1 	.word	0x08001bc1
 8001ba8:	2300      	movs	r3, #0
 8001baa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001bae:	e0d8      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001bb6:	e0d4      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001bb8:	2304      	movs	r3, #4
 8001bba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001bbe:	e0d0      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001bc0:	2308      	movs	r3, #8
 8001bc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001bc6:	e0cc      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001bc8:	2310      	movs	r3, #16
 8001bca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001bce:	e0c8      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a5e      	ldr	r2, [pc, #376]	@ (8001d50 <UART_SetConfig+0x2d4>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d125      	bne.n	8001c26 <UART_SetConfig+0x1aa>
 8001bda:	4b5b      	ldr	r3, [pc, #364]	@ (8001d48 <UART_SetConfig+0x2cc>)
 8001bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001be0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001be4:	2b30      	cmp	r3, #48	@ 0x30
 8001be6:	d016      	beq.n	8001c16 <UART_SetConfig+0x19a>
 8001be8:	2b30      	cmp	r3, #48	@ 0x30
 8001bea:	d818      	bhi.n	8001c1e <UART_SetConfig+0x1a2>
 8001bec:	2b20      	cmp	r3, #32
 8001bee:	d00a      	beq.n	8001c06 <UART_SetConfig+0x18a>
 8001bf0:	2b20      	cmp	r3, #32
 8001bf2:	d814      	bhi.n	8001c1e <UART_SetConfig+0x1a2>
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d002      	beq.n	8001bfe <UART_SetConfig+0x182>
 8001bf8:	2b10      	cmp	r3, #16
 8001bfa:	d008      	beq.n	8001c0e <UART_SetConfig+0x192>
 8001bfc:	e00f      	b.n	8001c1e <UART_SetConfig+0x1a2>
 8001bfe:	2300      	movs	r3, #0
 8001c00:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c04:	e0ad      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001c06:	2302      	movs	r3, #2
 8001c08:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c0c:	e0a9      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001c0e:	2304      	movs	r3, #4
 8001c10:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c14:	e0a5      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001c16:	2308      	movs	r3, #8
 8001c18:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c1c:	e0a1      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001c1e:	2310      	movs	r3, #16
 8001c20:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c24:	e09d      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a4a      	ldr	r2, [pc, #296]	@ (8001d54 <UART_SetConfig+0x2d8>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d125      	bne.n	8001c7c <UART_SetConfig+0x200>
 8001c30:	4b45      	ldr	r3, [pc, #276]	@ (8001d48 <UART_SetConfig+0x2cc>)
 8001c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c36:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001c3a:	2bc0      	cmp	r3, #192	@ 0xc0
 8001c3c:	d016      	beq.n	8001c6c <UART_SetConfig+0x1f0>
 8001c3e:	2bc0      	cmp	r3, #192	@ 0xc0
 8001c40:	d818      	bhi.n	8001c74 <UART_SetConfig+0x1f8>
 8001c42:	2b80      	cmp	r3, #128	@ 0x80
 8001c44:	d00a      	beq.n	8001c5c <UART_SetConfig+0x1e0>
 8001c46:	2b80      	cmp	r3, #128	@ 0x80
 8001c48:	d814      	bhi.n	8001c74 <UART_SetConfig+0x1f8>
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d002      	beq.n	8001c54 <UART_SetConfig+0x1d8>
 8001c4e:	2b40      	cmp	r3, #64	@ 0x40
 8001c50:	d008      	beq.n	8001c64 <UART_SetConfig+0x1e8>
 8001c52:	e00f      	b.n	8001c74 <UART_SetConfig+0x1f8>
 8001c54:	2300      	movs	r3, #0
 8001c56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c5a:	e082      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c62:	e07e      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001c64:	2304      	movs	r3, #4
 8001c66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c6a:	e07a      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001c6c:	2308      	movs	r3, #8
 8001c6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c72:	e076      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001c74:	2310      	movs	r3, #16
 8001c76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c7a:	e072      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a35      	ldr	r2, [pc, #212]	@ (8001d58 <UART_SetConfig+0x2dc>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d12a      	bne.n	8001cdc <UART_SetConfig+0x260>
 8001c86:	4b30      	ldr	r3, [pc, #192]	@ (8001d48 <UART_SetConfig+0x2cc>)
 8001c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001c94:	d01a      	beq.n	8001ccc <UART_SetConfig+0x250>
 8001c96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001c9a:	d81b      	bhi.n	8001cd4 <UART_SetConfig+0x258>
 8001c9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ca0:	d00c      	beq.n	8001cbc <UART_SetConfig+0x240>
 8001ca2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ca6:	d815      	bhi.n	8001cd4 <UART_SetConfig+0x258>
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d003      	beq.n	8001cb4 <UART_SetConfig+0x238>
 8001cac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001cb0:	d008      	beq.n	8001cc4 <UART_SetConfig+0x248>
 8001cb2:	e00f      	b.n	8001cd4 <UART_SetConfig+0x258>
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001cba:	e052      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001cc2:	e04e      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001cc4:	2304      	movs	r3, #4
 8001cc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001cca:	e04a      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001ccc:	2308      	movs	r3, #8
 8001cce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001cd2:	e046      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001cd4:	2310      	movs	r3, #16
 8001cd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001cda:	e042      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a17      	ldr	r2, [pc, #92]	@ (8001d40 <UART_SetConfig+0x2c4>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d13a      	bne.n	8001d5c <UART_SetConfig+0x2e0>
 8001ce6:	4b18      	ldr	r3, [pc, #96]	@ (8001d48 <UART_SetConfig+0x2cc>)
 8001ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001cf0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8001cf4:	d01a      	beq.n	8001d2c <UART_SetConfig+0x2b0>
 8001cf6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8001cfa:	d81b      	bhi.n	8001d34 <UART_SetConfig+0x2b8>
 8001cfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001d00:	d00c      	beq.n	8001d1c <UART_SetConfig+0x2a0>
 8001d02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001d06:	d815      	bhi.n	8001d34 <UART_SetConfig+0x2b8>
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d003      	beq.n	8001d14 <UART_SetConfig+0x298>
 8001d0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d10:	d008      	beq.n	8001d24 <UART_SetConfig+0x2a8>
 8001d12:	e00f      	b.n	8001d34 <UART_SetConfig+0x2b8>
 8001d14:	2300      	movs	r3, #0
 8001d16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001d1a:	e022      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001d22:	e01e      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001d24:	2304      	movs	r3, #4
 8001d26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001d2a:	e01a      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001d2c:	2308      	movs	r3, #8
 8001d2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001d32:	e016      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001d34:	2310      	movs	r3, #16
 8001d36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001d3a:	e012      	b.n	8001d62 <UART_SetConfig+0x2e6>
 8001d3c:	efff69f3 	.word	0xefff69f3
 8001d40:	40008000 	.word	0x40008000
 8001d44:	40013800 	.word	0x40013800
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	40004400 	.word	0x40004400
 8001d50:	40004800 	.word	0x40004800
 8001d54:	40004c00 	.word	0x40004c00
 8001d58:	40005000 	.word	0x40005000
 8001d5c:	2310      	movs	r3, #16
 8001d5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a9f      	ldr	r2, [pc, #636]	@ (8001fe4 <UART_SetConfig+0x568>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d17a      	bne.n	8001e62 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8001d6c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d70:	2b08      	cmp	r3, #8
 8001d72:	d824      	bhi.n	8001dbe <UART_SetConfig+0x342>
 8001d74:	a201      	add	r2, pc, #4	@ (adr r2, 8001d7c <UART_SetConfig+0x300>)
 8001d76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d7a:	bf00      	nop
 8001d7c:	08001da1 	.word	0x08001da1
 8001d80:	08001dbf 	.word	0x08001dbf
 8001d84:	08001da9 	.word	0x08001da9
 8001d88:	08001dbf 	.word	0x08001dbf
 8001d8c:	08001daf 	.word	0x08001daf
 8001d90:	08001dbf 	.word	0x08001dbf
 8001d94:	08001dbf 	.word	0x08001dbf
 8001d98:	08001dbf 	.word	0x08001dbf
 8001d9c:	08001db7 	.word	0x08001db7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001da0:	f7ff f8a2 	bl	8000ee8 <HAL_RCC_GetPCLK1Freq>
 8001da4:	61f8      	str	r0, [r7, #28]
        break;
 8001da6:	e010      	b.n	8001dca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001da8:	4b8f      	ldr	r3, [pc, #572]	@ (8001fe8 <UART_SetConfig+0x56c>)
 8001daa:	61fb      	str	r3, [r7, #28]
        break;
 8001dac:	e00d      	b.n	8001dca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001dae:	f7ff f803 	bl	8000db8 <HAL_RCC_GetSysClockFreq>
 8001db2:	61f8      	str	r0, [r7, #28]
        break;
 8001db4:	e009      	b.n	8001dca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001db6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001dba:	61fb      	str	r3, [r7, #28]
        break;
 8001dbc:	e005      	b.n	8001dca <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8001dc8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f000 80fb 	beq.w	8001fc8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	005b      	lsls	r3, r3, #1
 8001dda:	4413      	add	r3, r2
 8001ddc:	69fa      	ldr	r2, [r7, #28]
 8001dde:	429a      	cmp	r2, r3
 8001de0:	d305      	bcc.n	8001dee <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8001de8:	69fa      	ldr	r2, [r7, #28]
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d903      	bls.n	8001df6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001df4:	e0e8      	b.n	8001fc8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	461c      	mov	r4, r3
 8001dfc:	4615      	mov	r5, r2
 8001dfe:	f04f 0200 	mov.w	r2, #0
 8001e02:	f04f 0300 	mov.w	r3, #0
 8001e06:	022b      	lsls	r3, r5, #8
 8001e08:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8001e0c:	0222      	lsls	r2, r4, #8
 8001e0e:	68f9      	ldr	r1, [r7, #12]
 8001e10:	6849      	ldr	r1, [r1, #4]
 8001e12:	0849      	lsrs	r1, r1, #1
 8001e14:	2000      	movs	r0, #0
 8001e16:	4688      	mov	r8, r1
 8001e18:	4681      	mov	r9, r0
 8001e1a:	eb12 0a08 	adds.w	sl, r2, r8
 8001e1e:	eb43 0b09 	adc.w	fp, r3, r9
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	2200      	movs	r2, #0
 8001e28:	603b      	str	r3, [r7, #0]
 8001e2a:	607a      	str	r2, [r7, #4]
 8001e2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e30:	4650      	mov	r0, sl
 8001e32:	4659      	mov	r1, fp
 8001e34:	f7fe f9c8 	bl	80001c8 <__aeabi_uldivmod>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001e46:	d308      	bcc.n	8001e5a <UART_SetConfig+0x3de>
 8001e48:	69bb      	ldr	r3, [r7, #24]
 8001e4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001e4e:	d204      	bcs.n	8001e5a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	69ba      	ldr	r2, [r7, #24]
 8001e56:	60da      	str	r2, [r3, #12]
 8001e58:	e0b6      	b.n	8001fc8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001e60:	e0b2      	b.n	8001fc8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	69db      	ldr	r3, [r3, #28]
 8001e66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e6a:	d15e      	bne.n	8001f2a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8001e6c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001e70:	2b08      	cmp	r3, #8
 8001e72:	d828      	bhi.n	8001ec6 <UART_SetConfig+0x44a>
 8001e74:	a201      	add	r2, pc, #4	@ (adr r2, 8001e7c <UART_SetConfig+0x400>)
 8001e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e7a:	bf00      	nop
 8001e7c:	08001ea1 	.word	0x08001ea1
 8001e80:	08001ea9 	.word	0x08001ea9
 8001e84:	08001eb1 	.word	0x08001eb1
 8001e88:	08001ec7 	.word	0x08001ec7
 8001e8c:	08001eb7 	.word	0x08001eb7
 8001e90:	08001ec7 	.word	0x08001ec7
 8001e94:	08001ec7 	.word	0x08001ec7
 8001e98:	08001ec7 	.word	0x08001ec7
 8001e9c:	08001ebf 	.word	0x08001ebf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001ea0:	f7ff f822 	bl	8000ee8 <HAL_RCC_GetPCLK1Freq>
 8001ea4:	61f8      	str	r0, [r7, #28]
        break;
 8001ea6:	e014      	b.n	8001ed2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8001ea8:	f7ff f834 	bl	8000f14 <HAL_RCC_GetPCLK2Freq>
 8001eac:	61f8      	str	r0, [r7, #28]
        break;
 8001eae:	e010      	b.n	8001ed2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001eb0:	4b4d      	ldr	r3, [pc, #308]	@ (8001fe8 <UART_SetConfig+0x56c>)
 8001eb2:	61fb      	str	r3, [r7, #28]
        break;
 8001eb4:	e00d      	b.n	8001ed2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001eb6:	f7fe ff7f 	bl	8000db8 <HAL_RCC_GetSysClockFreq>
 8001eba:	61f8      	str	r0, [r7, #28]
        break;
 8001ebc:	e009      	b.n	8001ed2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001ebe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ec2:	61fb      	str	r3, [r7, #28]
        break;
 8001ec4:	e005      	b.n	8001ed2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8001ed0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d077      	beq.n	8001fc8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	005a      	lsls	r2, r3, #1
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	085b      	lsrs	r3, r3, #1
 8001ee2:	441a      	add	r2, r3
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eec:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	2b0f      	cmp	r3, #15
 8001ef2:	d916      	bls.n	8001f22 <UART_SetConfig+0x4a6>
 8001ef4:	69bb      	ldr	r3, [r7, #24]
 8001ef6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001efa:	d212      	bcs.n	8001f22 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	f023 030f 	bic.w	r3, r3, #15
 8001f04:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001f06:	69bb      	ldr	r3, [r7, #24]
 8001f08:	085b      	lsrs	r3, r3, #1
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	f003 0307 	and.w	r3, r3, #7
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	8afb      	ldrh	r3, [r7, #22]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	8afa      	ldrh	r2, [r7, #22]
 8001f1e:	60da      	str	r2, [r3, #12]
 8001f20:	e052      	b.n	8001fc8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001f28:	e04e      	b.n	8001fc8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001f2a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001f2e:	2b08      	cmp	r3, #8
 8001f30:	d827      	bhi.n	8001f82 <UART_SetConfig+0x506>
 8001f32:	a201      	add	r2, pc, #4	@ (adr r2, 8001f38 <UART_SetConfig+0x4bc>)
 8001f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f38:	08001f5d 	.word	0x08001f5d
 8001f3c:	08001f65 	.word	0x08001f65
 8001f40:	08001f6d 	.word	0x08001f6d
 8001f44:	08001f83 	.word	0x08001f83
 8001f48:	08001f73 	.word	0x08001f73
 8001f4c:	08001f83 	.word	0x08001f83
 8001f50:	08001f83 	.word	0x08001f83
 8001f54:	08001f83 	.word	0x08001f83
 8001f58:	08001f7b 	.word	0x08001f7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001f5c:	f7fe ffc4 	bl	8000ee8 <HAL_RCC_GetPCLK1Freq>
 8001f60:	61f8      	str	r0, [r7, #28]
        break;
 8001f62:	e014      	b.n	8001f8e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8001f64:	f7fe ffd6 	bl	8000f14 <HAL_RCC_GetPCLK2Freq>
 8001f68:	61f8      	str	r0, [r7, #28]
        break;
 8001f6a:	e010      	b.n	8001f8e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001f6c:	4b1e      	ldr	r3, [pc, #120]	@ (8001fe8 <UART_SetConfig+0x56c>)
 8001f6e:	61fb      	str	r3, [r7, #28]
        break;
 8001f70:	e00d      	b.n	8001f8e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001f72:	f7fe ff21 	bl	8000db8 <HAL_RCC_GetSysClockFreq>
 8001f76:	61f8      	str	r0, [r7, #28]
        break;
 8001f78:	e009      	b.n	8001f8e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001f7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f7e:	61fb      	str	r3, [r7, #28]
        break;
 8001f80:	e005      	b.n	8001f8e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8001f82:	2300      	movs	r3, #0
 8001f84:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8001f8c:	bf00      	nop
    }

    if (pclk != 0U)
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d019      	beq.n	8001fc8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	085a      	lsrs	r2, r3, #1
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	441a      	add	r2, r3
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001fa8:	69bb      	ldr	r3, [r7, #24]
 8001faa:	2b0f      	cmp	r3, #15
 8001fac:	d909      	bls.n	8001fc2 <UART_SetConfig+0x546>
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fb4:	d205      	bcs.n	8001fc2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001fb6:	69bb      	ldr	r3, [r7, #24]
 8001fb8:	b29a      	uxth	r2, r3
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	60da      	str	r2, [r3, #12]
 8001fc0:	e002      	b.n	8001fc8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8001fd4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3728      	adds	r7, #40	@ 0x28
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40008000 	.word	0x40008000
 8001fe8:	00f42400 	.word	0x00f42400

08001fec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff8:	f003 0308 	and.w	r3, r3, #8
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d00a      	beq.n	8002016 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	430a      	orrs	r2, r1
 8002014:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800201a:	f003 0301 	and.w	r3, r3, #1
 800201e:	2b00      	cmp	r3, #0
 8002020:	d00a      	beq.n	8002038 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	430a      	orrs	r2, r1
 8002036:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800203c:	f003 0302 	and.w	r3, r3, #2
 8002040:	2b00      	cmp	r3, #0
 8002042:	d00a      	beq.n	800205a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	430a      	orrs	r2, r1
 8002058:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800205e:	f003 0304 	and.w	r3, r3, #4
 8002062:	2b00      	cmp	r3, #0
 8002064:	d00a      	beq.n	800207c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	430a      	orrs	r2, r1
 800207a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002080:	f003 0310 	and.w	r3, r3, #16
 8002084:	2b00      	cmp	r3, #0
 8002086:	d00a      	beq.n	800209e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	430a      	orrs	r2, r1
 800209c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020a2:	f003 0320 	and.w	r3, r3, #32
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d00a      	beq.n	80020c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	430a      	orrs	r2, r1
 80020be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d01a      	beq.n	8002102 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	430a      	orrs	r2, r1
 80020e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80020ea:	d10a      	bne.n	8002102 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	430a      	orrs	r2, r1
 8002100:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002106:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800210a:	2b00      	cmp	r3, #0
 800210c:	d00a      	beq.n	8002124 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	430a      	orrs	r2, r1
 8002122:	605a      	str	r2, [r3, #4]
  }
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b098      	sub	sp, #96	@ 0x60
 8002134:	af02      	add	r7, sp, #8
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2200      	movs	r2, #0
 800213c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002140:	f7fe fb9e 	bl	8000880 <HAL_GetTick>
 8002144:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0308 	and.w	r3, r3, #8
 8002150:	2b08      	cmp	r3, #8
 8002152:	d12e      	bne.n	80021b2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002154:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002158:	9300      	str	r3, [sp, #0]
 800215a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800215c:	2200      	movs	r2, #0
 800215e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f88c 	bl	8002280 <UART_WaitOnFlagUntilTimeout>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d021      	beq.n	80021b2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002176:	e853 3f00 	ldrex	r3, [r3]
 800217a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800217c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800217e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002182:	653b      	str	r3, [r7, #80]	@ 0x50
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	461a      	mov	r2, r3
 800218a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800218c:	647b      	str	r3, [r7, #68]	@ 0x44
 800218e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002190:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002192:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002194:	e841 2300 	strex	r3, r2, [r1]
 8002198:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800219a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800219c:	2b00      	cmp	r3, #0
 800219e:	d1e6      	bne.n	800216e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2220      	movs	r2, #32
 80021a4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2200      	movs	r2, #0
 80021aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e062      	b.n	8002278 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 0304 	and.w	r3, r3, #4
 80021bc:	2b04      	cmp	r3, #4
 80021be:	d149      	bne.n	8002254 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80021c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80021c4:	9300      	str	r3, [sp, #0]
 80021c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021c8:	2200      	movs	r2, #0
 80021ca:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f000 f856 	bl	8002280 <UART_WaitOnFlagUntilTimeout>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d03c      	beq.n	8002254 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e2:	e853 3f00 	ldrex	r3, [r3]
 80021e6:	623b      	str	r3, [r7, #32]
   return(result);
 80021e8:	6a3b      	ldr	r3, [r7, #32]
 80021ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80021ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	461a      	mov	r2, r3
 80021f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80021f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80021fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80021fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002200:	e841 2300 	strex	r3, r2, [r1]
 8002204:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002208:	2b00      	cmp	r3, #0
 800220a:	d1e6      	bne.n	80021da <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	3308      	adds	r3, #8
 8002212:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	e853 3f00 	ldrex	r3, [r3]
 800221a:	60fb      	str	r3, [r7, #12]
   return(result);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f023 0301 	bic.w	r3, r3, #1
 8002222:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	3308      	adds	r3, #8
 800222a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800222c:	61fa      	str	r2, [r7, #28]
 800222e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002230:	69b9      	ldr	r1, [r7, #24]
 8002232:	69fa      	ldr	r2, [r7, #28]
 8002234:	e841 2300 	strex	r3, r2, [r1]
 8002238:	617b      	str	r3, [r7, #20]
   return(result);
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d1e5      	bne.n	800220c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2220      	movs	r2, #32
 8002244:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2200      	movs	r2, #0
 800224c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e011      	b.n	8002278 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2220      	movs	r2, #32
 8002258:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2220      	movs	r2, #32
 800225e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8002276:	2300      	movs	r3, #0
}
 8002278:	4618      	mov	r0, r3
 800227a:	3758      	adds	r7, #88	@ 0x58
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	603b      	str	r3, [r7, #0]
 800228c:	4613      	mov	r3, r2
 800228e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002290:	e04f      	b.n	8002332 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002292:	69bb      	ldr	r3, [r7, #24]
 8002294:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002298:	d04b      	beq.n	8002332 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800229a:	f7fe faf1 	bl	8000880 <HAL_GetTick>
 800229e:	4602      	mov	r2, r0
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d302      	bcc.n	80022b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d101      	bne.n	80022b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80022b0:	2303      	movs	r3, #3
 80022b2:	e04e      	b.n	8002352 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0304 	and.w	r3, r3, #4
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d037      	beq.n	8002332 <UART_WaitOnFlagUntilTimeout+0xb2>
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	2b80      	cmp	r3, #128	@ 0x80
 80022c6:	d034      	beq.n	8002332 <UART_WaitOnFlagUntilTimeout+0xb2>
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	2b40      	cmp	r3, #64	@ 0x40
 80022cc:	d031      	beq.n	8002332 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	69db      	ldr	r3, [r3, #28]
 80022d4:	f003 0308 	and.w	r3, r3, #8
 80022d8:	2b08      	cmp	r3, #8
 80022da:	d110      	bne.n	80022fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2208      	movs	r2, #8
 80022e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80022e4:	68f8      	ldr	r0, [r7, #12]
 80022e6:	f000 f838 	bl	800235a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	2208      	movs	r2, #8
 80022ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2200      	movs	r2, #0
 80022f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e029      	b.n	8002352 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	69db      	ldr	r3, [r3, #28]
 8002304:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002308:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800230c:	d111      	bne.n	8002332 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002316:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002318:	68f8      	ldr	r0, [r7, #12]
 800231a:	f000 f81e 	bl	800235a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2220      	movs	r2, #32
 8002322:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2200      	movs	r2, #0
 800232a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e00f      	b.n	8002352 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	69da      	ldr	r2, [r3, #28]
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	4013      	ands	r3, r2
 800233c:	68ba      	ldr	r2, [r7, #8]
 800233e:	429a      	cmp	r2, r3
 8002340:	bf0c      	ite	eq
 8002342:	2301      	moveq	r3, #1
 8002344:	2300      	movne	r3, #0
 8002346:	b2db      	uxtb	r3, r3
 8002348:	461a      	mov	r2, r3
 800234a:	79fb      	ldrb	r3, [r7, #7]
 800234c:	429a      	cmp	r2, r3
 800234e:	d0a0      	beq.n	8002292 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002350:	2300      	movs	r3, #0
}
 8002352:	4618      	mov	r0, r3
 8002354:	3710      	adds	r7, #16
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}

0800235a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800235a:	b480      	push	{r7}
 800235c:	b095      	sub	sp, #84	@ 0x54
 800235e:	af00      	add	r7, sp, #0
 8002360:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800236a:	e853 3f00 	ldrex	r3, [r3]
 800236e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002372:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002376:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	461a      	mov	r2, r3
 800237e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002380:	643b      	str	r3, [r7, #64]	@ 0x40
 8002382:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002384:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002386:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002388:	e841 2300 	strex	r3, r2, [r1]
 800238c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800238e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002390:	2b00      	cmp	r3, #0
 8002392:	d1e6      	bne.n	8002362 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	3308      	adds	r3, #8
 800239a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800239c:	6a3b      	ldr	r3, [r7, #32]
 800239e:	e853 3f00 	ldrex	r3, [r3]
 80023a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	f023 0301 	bic.w	r3, r3, #1
 80023aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	3308      	adds	r3, #8
 80023b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80023b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80023b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80023ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023bc:	e841 2300 	strex	r3, r2, [r1]
 80023c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80023c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1e5      	bne.n	8002394 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d118      	bne.n	8002402 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	e853 3f00 	ldrex	r3, [r3]
 80023dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	f023 0310 	bic.w	r3, r3, #16
 80023e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	461a      	mov	r2, r3
 80023ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023ee:	61bb      	str	r3, [r7, #24]
 80023f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023f2:	6979      	ldr	r1, [r7, #20]
 80023f4:	69ba      	ldr	r2, [r7, #24]
 80023f6:	e841 2300 	strex	r3, r2, [r1]
 80023fa:	613b      	str	r3, [r7, #16]
   return(result);
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d1e6      	bne.n	80023d0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2220      	movs	r2, #32
 8002406:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002416:	bf00      	nop
 8002418:	3754      	adds	r7, #84	@ 0x54
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr

08002422 <memset>:
 8002422:	4402      	add	r2, r0
 8002424:	4603      	mov	r3, r0
 8002426:	4293      	cmp	r3, r2
 8002428:	d100      	bne.n	800242c <memset+0xa>
 800242a:	4770      	bx	lr
 800242c:	f803 1b01 	strb.w	r1, [r3], #1
 8002430:	e7f9      	b.n	8002426 <memset+0x4>
	...

08002434 <__libc_init_array>:
 8002434:	b570      	push	{r4, r5, r6, lr}
 8002436:	4d0d      	ldr	r5, [pc, #52]	@ (800246c <__libc_init_array+0x38>)
 8002438:	4c0d      	ldr	r4, [pc, #52]	@ (8002470 <__libc_init_array+0x3c>)
 800243a:	1b64      	subs	r4, r4, r5
 800243c:	10a4      	asrs	r4, r4, #2
 800243e:	2600      	movs	r6, #0
 8002440:	42a6      	cmp	r6, r4
 8002442:	d109      	bne.n	8002458 <__libc_init_array+0x24>
 8002444:	4d0b      	ldr	r5, [pc, #44]	@ (8002474 <__libc_init_array+0x40>)
 8002446:	4c0c      	ldr	r4, [pc, #48]	@ (8002478 <__libc_init_array+0x44>)
 8002448:	f000 f818 	bl	800247c <_init>
 800244c:	1b64      	subs	r4, r4, r5
 800244e:	10a4      	asrs	r4, r4, #2
 8002450:	2600      	movs	r6, #0
 8002452:	42a6      	cmp	r6, r4
 8002454:	d105      	bne.n	8002462 <__libc_init_array+0x2e>
 8002456:	bd70      	pop	{r4, r5, r6, pc}
 8002458:	f855 3b04 	ldr.w	r3, [r5], #4
 800245c:	4798      	blx	r3
 800245e:	3601      	adds	r6, #1
 8002460:	e7ee      	b.n	8002440 <__libc_init_array+0xc>
 8002462:	f855 3b04 	ldr.w	r3, [r5], #4
 8002466:	4798      	blx	r3
 8002468:	3601      	adds	r6, #1
 800246a:	e7f2      	b.n	8002452 <__libc_init_array+0x1e>
 800246c:	080024d4 	.word	0x080024d4
 8002470:	080024d4 	.word	0x080024d4
 8002474:	080024d4 	.word	0x080024d4
 8002478:	080024d8 	.word	0x080024d8

0800247c <_init>:
 800247c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800247e:	bf00      	nop
 8002480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002482:	bc08      	pop	{r3}
 8002484:	469e      	mov	lr, r3
 8002486:	4770      	bx	lr

08002488 <_fini>:
 8002488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800248a:	bf00      	nop
 800248c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800248e:	bc08      	pop	{r3}
 8002490:	469e      	mov	lr, r3
 8002492:	4770      	bx	lr
