// Seed: 2749274070
module module_0 (
    input wire id_0,
    output supply0 id_1,
    input wor id_2,
    input wor id_3,
    output supply0 id_4,
    output supply1 id_5,
    output tri id_6,
    input supply1 id_7,
    input tri0 id_8,
    output tri1 id_9,
    input tri0 id_10,
    output wire id_11,
    output supply0 id_12,
    input tri1 id_13,
    input wand id_14,
    output supply1 id_15,
    output tri1 id_16,
    input wor id_17,
    input wor id_18,
    input tri id_19,
    output uwire id_20,
    output tri0 id_21,
    output wand id_22,
    input tri0 id_23,
    output wand id_24,
    input wire id_25,
    input wor id_26,
    input tri0 id_27,
    input supply1 id_28
);
  assign id_15 = 1;
endmodule
module module_1 (
    output wire id_0,
    inout supply0 id_1,
    output supply1 id_2,
    output wire id_3,
    output uwire id_4,
    input supply0 id_5,
    input wand id_6,
    input tri0 id_7,
    output tri0 id_8,
    input wor id_9,
    input supply0 id_10
);
  always_comb disable id_12;
  tri id_13 = 1;
  assign id_12[!1] = id_9;
  module_0(
      id_7,
      id_0,
      id_1,
      id_5,
      id_2,
      id_8,
      id_4,
      id_10,
      id_10,
      id_8,
      id_1,
      id_0,
      id_2,
      id_5,
      id_5,
      id_0,
      id_1,
      id_9,
      id_7,
      id_7,
      id_1,
      id_1,
      id_0,
      id_10,
      id_2,
      id_1,
      id_7,
      id_9,
      id_5
  );
endmodule
