    //input
   /* private static final int RType =0;
    private static final int  Add=32;
    private static final int Addi =8;
    private static final int Sub=34;//op
    private static final int subi =0;//opo
    private static final int Mul =24;//op
    private static final int Div =26;//opo
    private static final int And =36;//op
    private static final int ANDI =12;//op
    private static final int Or =37;//op
    private static final int Ori=13;//op
    private static final int  Nor=39;
    private static final int Lw =35;
    private static final int Sw =43;
    private static final int LB =32;
    private static final int LBU =36;
    private static final int LH =33;//op
    private static final int LHU =37;//op
    private static final int LUI =15;//op
    private static final int SH =41;//op
    private static final int SB =40;
    private static final int SLL =0;
    private static final int SRL =2;
    private static final int BEQ =4;
    private static final int BNE =5;//op
    private static final int J =2;
    private static final int JAL =3;
    private static final int JR = 8;
    private static final int SLT =42;
    //public static final int SLTI =10;
    private static final int SLTU =43;//op
    private static final int SLTUI =11;//op*/
     //output






/* private void instructions(){
    switch(opcode){
        case (0)://R-type
              RegDst =1;
              Jump =0;
              Branch =0;
              MemRead=0;
              MemtoReg =0;
              ALUOp =10;
              MemWrite =0;
              ALUSrc =0;
              RegWrite =1;
              break;
         case (8)://addi
              RegDst =1;
              Jump =0;
              Branch =0;
              MemRead=0;
              MemtoReg =0;
              ALUOp =10;
              MemWrite =0;
              ALUSrc =0;
              RegWrite =1;
              break;
         case (12):
              RegDst =0;
              Jump =0;
              Branch =0;
              MemRead=0;
              MemtoReg =0;
              ALUOp =10;
              MemWrite =0;
              ALUSrc =1;
              RegWrite =1;
              break;
         case (13)://ori
              RegDst =0;
              Jump =0;
              Branch =0;
              MemRead=0;
              MemtoReg =0;
              ALUOp =10;
              MemWrite =0;
              ALUSrc =1;
              RegWrite =1;
              break;
         case (39)://nor
              RegDst =0;
              Jump =0;
              Branch =0;
              MemRead=0;
              MemtoReg =0;
              ALUOp =10;
              MemWrite =0;
              ALUSrc =1;
              RegWrite =1;
              break;
         case (35)://sw
              RegDst =0;
              Jump =0;
              Branch =0;
              MemRead=1;
              MemtoReg =1;
              ALUOp =00;
              MemWrite =0;
              ALUSrc =1;
              RegWrite =1;
              break;
         case (43)://lw
              RegDst =0;
              Jump =0;
              Branch =0;
              MemRead=0;
              MemtoReg =0;
              ALUOp =00;
              MemWrite =1;
              ALUSrc =1;
              RegWrite =0;
              break;
         case (32)://lb
              RegDst =0;
              Jump =0;
              Branch =0;
              MemRead=0;
              MemtoReg =0;
              ALUOp =00;
              MemWrite =1;
              ALUSrc =1;
              RegWrite =0;
              break;
         case (36)://lbu
              RegDst =0;
              Jump =0;
              Branch =0;
              MemRead=0;
              MemtoReg =0;
              ALUOp =00;
              MemWrite =1;
              ALUSrc =1;
              RegWrite =0;
              break;
         case (40)://sb
              RegDst =0;
              Jump =0;
              Branch =0;
              MemRead=1;
              MemtoReg =1;
              ALUOp =00;
              MemWrite =0;
              ALUSrc =1;
              RegWrite =1;
              break;
              case (4)://beq
              RegDst =0;
              Jump =0;
              Branch =1;
              MemRead=0;
              MemtoReg =0;
              ALUOp =00;
              MemWrite =0;
              ALUSrc =0;
              RegWrite =0;
              break;
              case (2)://j
              RegDst =0;
              Jump =1;
              Branch =0;
              MemRead=0;
              MemtoReg =0;
              ALUOp =00;
              MemWrite =0;
              ALUSrc =0;
              RegWrite =0;
              break;
              case (3)://jal
              RegDst =0;
              Jump =1;
              Branch =0;
              MemRead=0;
              MemtoReg =0;
              ALUOp =00;
              MemWrite =0;
              ALUSrc =0;
              RegWrite =0;
              break;
              case (42)://slt
              RegDst =0;
              Jump =0;
              Branch =0;
              MemRead=1;
              MemtoReg =1;
              ALUOp =00;
              MemWrite =0;
              ALUSrc =1;
              RegWrite =1;
              break;
              case (10)://slti
              RegDst =0;
              Jump =0;
              Branch =0;
              MemRead=1;
              MemtoReg =1;
              ALUOp =00;
              MemWrite =0;
              ALUSrc =1;
              RegWrite =1;
              break;
    }

    }*/