// Seed: 2241306813
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd11,
    parameter id_1 = 32'd33
) (
    output tri _id_0,
    input supply1 _id_1
);
  logic [id_1  -  (  id_0  +  -1  ) : id_1] id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    output wire id_0,
    input tri id_1,
    input supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    output tri1 id_5,
    input wire id_6,
    input supply1 id_7
);
  assign id_0 = id_4;
endmodule
module module_3 (
    input tri0 id_0,
    input wire id_1,
    input supply1 id_2,
    input tri0 id_3,
    output tri id_4,
    output supply0 id_5,
    input wor id_6,
    output wor id_7,
    input tri0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    output supply0 id_11,
    input wor id_12,
    input wor id_13,
    input wire id_14,
    output supply0 id_15,
    output tri0 id_16,
    output wire id_17,
    input supply1 id_18,
    input tri1 id_19,
    input uwire id_20
);
  assign id_16 = id_20;
  module_2 modCall_1 (
      id_7,
      id_13,
      id_14,
      id_8,
      id_3,
      id_17,
      id_14,
      id_18
  );
  assign modCall_1.id_6 = 0;
endmodule
