================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Thu Dec 04 11:39:32 CST 2025
    * Version:         2025.1 (Build 6214317 on Sep 11 2025)
    * Project:         naive_dot
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu9eg-ffvb1156-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              8050
FF:               8650
DSP:              0
BRAM:             30
URAM:             0
SRL:              287


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 2.210       |
| Post-Route     | 4.073       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+-------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                          | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                          | 8050 | 8650 |     | 30   |      |     |        |      |         |          |        |
|   CTRL_BUS_s_axi_U            | 40   | 72   |     |      |      |     |        |      |         |          |        |
|   DATA_BUS_m_axi_U            | 988  | 1778 |     | 15   |      |     |        |      |         |          |        |
|   RESULT_BUS_m_axi_U          | 885  | 1333 |     |      |      |     |        |      |         |          |        |
|   WEIGHT_BUS_m_axi_U          | 987  | 1778 |     | 15   |      |     |        |      |         |          |        |
|   compute_U0                  | 3830 | 865  |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U100    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U101    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U102    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U103    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U104    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U105    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U106    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U107    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U108    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U109    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U110    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U111    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U112    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U113    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U114    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U115    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U116    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U117    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U118    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U119    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U120    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U121    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U122    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U123    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U124    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U125    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U126    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U127    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U128    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U129    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U130    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U131    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U132    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U133    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U134    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U135    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U136    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U137    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U138    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U139    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U140    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U141    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U142    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U143    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U144    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U145    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U18     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U19     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U20     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U21     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U22     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U23     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U24     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U25     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U26     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U27     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U28     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U29     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U30     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U31     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U32     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U33     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U34     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U35     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U36     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U37     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U38     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U39     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U40     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U41     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U42     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U43     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U44     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U45     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U46     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U47     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U48     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U49     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U50     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U51     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U52     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U53     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U54     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U55     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U56     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U57     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U58     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U59     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U60     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U61     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U62     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U63     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U64     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U65     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U66     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U67     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U68     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U69     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U70     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U71     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U72     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U73     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U74     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U75     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U76     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U77     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U78     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U79     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U80     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U81     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U82     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U83     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U84     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U85     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U86     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U87     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U88     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U89     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U90     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U91     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U92     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U93     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U94     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U95     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U96     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U97     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U98     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U99     |      |      |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U             | 262  | 233  |     |      |      |     |        |      |         |          |        |
|   data_stream_U               | 334  | 1042 |     |      |      |     |        |      |         |          |        |
|   entry_proc_U0               |      |      |     |      |      |     |        |      |         |          |        |
|   load_and_unpack_U0          | 116  | 130  |     |      |      |     |        |      |         |          |        |
|     (load_and_unpack_U0)      | 24   | 76   |     |      |      |     |        |      |         |          |        |
|   result_c_U                  |      |      |     |      |      |     |        |      |         |          |        |
|   result_stream_U             |      |      |     |      |      |     |        |      |         |          |        |
|   rounds_c1_U                 | 23   | 70   |     |      |      |     |        |      |         |          |        |
|   rounds_c_U                  | 41   | 70   |     |      |      |     |        |      |         |          |        |
|   start_for_compute_U0_U      |      |      |     |      |      |     |        |      |         |          |        |
|   start_for_store_result_U0_U |      |      |     |      |      |     |        |      |         |          |        |
|   store_result_U0             | 127  | 187  |     |      |      |     |        |      |         |          |        |
|     (store_result_U0)         | 53   | 136  |     |      |      |     |        |      |         |          |        |
|   weight_stream_U             | 348  | 1037 |     |      |      |     |        |      |         |          |        |
+-------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.94%  | OK     |
| FD                                                        | 50%       | 1.58%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.20%  | OK     |
| CARRY8                                                    | 25%       | 0.98%  | OK     |
| MUXF7                                                     | 15%       | 0.33%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 1.64%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 1.64%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 5139      | 161    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.77   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                       | ENDPOINT PIN                                                               | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                      |                                                                            |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.927 | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg/C | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][76]/CE  |            3 |       1024 |          3.970 |          0.289 |        3.681 |
| Path2 | 0.928 | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg/C | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[0][124]/CE |            3 |       1024 |          3.969 |          0.289 |        3.680 |
| Path3 | 0.928 | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg/C | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][124]/CE |            3 |       1024 |          3.969 |          0.289 |        3.680 |
| Path4 | 0.928 | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg/C | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][177]/CE |            3 |       1024 |          3.969 |          0.289 |        3.680 |
| Path5 | 0.928 | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg/C | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][178]/CE |            3 |       1024 |          3.969 |          0.289 |        3.680 |
+-------+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------------------------------------------------------------+---------------------+
    | Path1 Cells                                                                                              | Primitive Type      |
    +----------------------------------------------------------------------------------------------------------+---------------------+
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][76]                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[0][124]                                  | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][124]                                  | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][177]                                  | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][178]                                  | REGISTER.SDR.FDRE   |
    +----------------------------------------------------------------------------------------------------------+---------------------+

    +----------------------------------------------------------------------------------------------------------+---------------------+
    | Path2 Cells                                                                                              | Primitive Type      |
    +----------------------------------------------------------------------------------------------------------+---------------------+
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][76]                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[0][124]                                  | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][124]                                  | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][177]                                  | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][178]                                  | REGISTER.SDR.FDRE   |
    +----------------------------------------------------------------------------------------------------------+---------------------+

    +----------------------------------------------------------------------------------------------------------+---------------------+
    | Path3 Cells                                                                                              | Primitive Type      |
    +----------------------------------------------------------------------------------------------------------+---------------------+
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][76]                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[0][124]                                  | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][124]                                  | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][177]                                  | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][178]                                  | REGISTER.SDR.FDRE   |
    +----------------------------------------------------------------------------------------------------------+---------------------+

    +----------------------------------------------------------------------------------------------------------+---------------------+
    | Path4 Cells                                                                                              | Primitive Type      |
    +----------------------------------------------------------------------------------------------------------+---------------------+
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][76]                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[0][124]                                  | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][124]                                  | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][177]                                  | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][178]                                  | REGISTER.SDR.FDRE   |
    +----------------------------------------------------------------------------------------------------------+---------------------+

    +----------------------------------------------------------------------------------------------------------+---------------------+
    | Path5 Cells                                                                                              | Primitive Type      |
    +----------------------------------------------------------------------------------------------------------+---------------------+
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][76]                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[0][124]                                  | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][124]                                  | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][177]                                  | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg       | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][178]                                  | REGISTER.SDR.FDRE   |
    +----------------------------------------------------------------------------------------------------------+---------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/naive_dot_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/naive_dot_failfast_routed.rpt                 |
| power                    | impl/verilog/report/naive_dot_power_routed.rpt                    |
| status                   | impl/verilog/report/naive_dot_status_routed.rpt                   |
| timing                   | impl/verilog/report/naive_dot_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/naive_dot_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/naive_dot_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/naive_dot_utilization_hierarchical_routed.rpt |
+--------------------------+-------------------------------------------------------------------+


