{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588690541592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588690541597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 17:55:41 2020 " "Processing started: Tue May 05 17:55:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588690541597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588690541597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588690541597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588690541903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588690541903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588690548572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588690548572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toggle_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file toggle_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 toggle_ff " "Found entity 1: toggle_ff" {  } { { "toggle_ff.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/toggle_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588690548574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588690548574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_calc " "Found entity 1: crc_calc" {  } { { "crc_calc.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/crc_calc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588690548575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588690548575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_bit_select.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_bit_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_bit_select " "Found entity 1: counter_bit_select" {  } { { "counter_bit_select.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/counter_bit_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588690548576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588690548576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_baud_rate.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_baud_rate.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_baud_rate " "Found entity 1: counter_baud_rate" {  } { { "counter_baud_rate.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/counter_baud_rate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588690548577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588690548577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_eq_20bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_eq_20bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_eq_20bit " "Found entity 1: comp_eq_20bit" {  } { { "comp_eq_20bit.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/comp_eq_20bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588690548578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588690548578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_eq_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_eq_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_eq_4bit " "Found entity 1: comp_eq_4bit" {  } { { "comp_eq_4bit.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/comp_eq_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588690548579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588690548579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0.v 1 1 " "Found 1 design units, including 1 entities, in source file reg0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg0 " "Found entity 1: reg0" {  } { { "reg0.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/reg0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588690548581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588690548581 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1588690548582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588690548582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588690548582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "crc_calc_out top.v(28) " "Verilog HDL Implicit Net warning at top.v(28): created implicit net for \"crc_calc_out\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/top.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588690548582 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588690548600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toggle_ff toggle_ff:uut1 " "Elaborating entity \"toggle_ff\" for hierarchy \"toggle_ff:uut1\"" {  } { { "top.v" "uut1" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588690548617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_calc crc_calc:uut2 " "Elaborating entity \"crc_calc\" for hierarchy \"crc_calc:uut2\"" {  } { { "top.v" "uut2" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588690548618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_bit_select counter_bit_select:uut3 " "Elaborating entity \"counter_bit_select\" for hierarchy \"counter_bit_select:uut3\"" {  } { { "top.v" "uut3" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588690548618 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_bit_select.v(13) " "Verilog HDL assignment warning at counter_bit_select.v(13): truncated value with size 32 to match size of target (4)" {  } { { "counter_bit_select.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/counter_bit_select.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588690548619 "|top|counter_bit_select:uut3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_baud_rate counter_baud_rate:uut4 " "Elaborating entity \"counter_baud_rate\" for hierarchy \"counter_baud_rate:uut4\"" {  } { { "top.v" "uut4" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588690548619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 counter_baud_rate.v(18) " "Verilog HDL assignment warning at counter_baud_rate.v(18): truncated value with size 32 to match size of target (20)" {  } { { "counter_baud_rate.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/counter_baud_rate.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588690548619 "|top|counter_baud_rate:uut4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_eq_20bit comp_eq_20bit:comp1 " "Elaborating entity \"comp_eq_20bit\" for hierarchy \"comp_eq_20bit:comp1\"" {  } { { "top.v" "comp1" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588690548620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_eq_4bit comp_eq_4bit:comp3 " "Elaborating entity \"comp_eq_4bit\" for hierarchy \"comp_eq_4bit:comp3\"" {  } { { "top.v" "comp3" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588690548621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg0 reg0:uut8 " "Elaborating entity \"reg0\" for hierarchy \"reg0:uut8\"" {  } { { "top.v" "uut8" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588690548622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:uut9 " "Elaborating entity \"mux\" for hierarchy \"mux:uut9\"" {  } { { "top.v" "uut9" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Varianta 2/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588690548622 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588690548941 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588690549026 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588690549304 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588690549304 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588690549373 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588690549373 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588690549373 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588690549373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588690549410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 17:55:49 2020 " "Processing ended: Tue May 05 17:55:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588690549410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588690549410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588690549410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588690549410 ""}
