$date
	Thu Jan  9 21:37:08 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fulladder_test $end
$var wire 1 ! out $end
$var wire 1 " carryout $end
$var reg 1 # carryin $end
$var reg 1 $ input1 $end
$var reg 1 % input2 $end
$scope module uut $end
$var wire 1 # cin $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 " cout $end
$var wire 1 ! A $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20
1!
1$
#40
0!
1"
1%
#60
1!
0"
0$
#80
0!
1"
1#
#100
1!
0"
0%
#120
0!
1"
1$
#140
1!
1%
#200
