#define _device_name "LFE2M100E"
#define _protocol_mode "Quad Based Protocol Mode"
#define _protocol "GIGE" 
#define _ch0_mode "SINGLE" 
#define _ch1_mode "DISABLE" 
#define _ch2_mode "DISABLE" 
#define _ch3_mode "DISABLE" 
#define _pll_txsrc "REFCLK" 
#define _pll_rxsrc "REFCLK" 
#define _datarange "MED" 
#define _refclk_mult "10X" 
#define _refclk_rate 125.0
#define _data_width "8" 
#define _fpgaintclk_rate 125.0
#define _ch0_tdrv_amp "0" 
#define _ch1_tdrv_amp "0" 
#define _ch2_tdrv_amp "0" 
#define _ch3_tdrv_amp "0" 
#define _ch0_tx_pre "DISABLE" 
#define _ch1_tx_pre "DISABLE" 
#define _ch2_tx_pre "DISABLE" 
#define _ch3_tx_pre "DISABLE" 
#define _ch0_rterm_tx "50" 
#define _ch1_rterm_tx "50" 
#define _ch2_rterm_tx "50" 
#define _ch3_rterm_tx "50" 
#define _ch0_rx_eq "DISABLE" 
#define _ch1_rx_eq "DISABLE" 
#define _ch2_rx_eq "DISABLE" 
#define _ch3_rx_eq "DISABLE" 
#define _ch0_rterm_rx "50" 
#define _ch1_rterm_rx "50" 
#define _ch2_rterm_rx "50" 
#define _ch3_rterm_rx "50" 
#define _ch0_rx_dcc "AC" 
#define _ch1_rx_dcc "AC" 
#define _ch2_rx_dcc "AC" 
#define _ch3_rx_dcc "AC" 
#define _los_threshold "0" 
#define _pll_term "50" 
#define _pll_dcc "AC" 
#define _pll_lol_set "0" 
#define _ch0_tx_sb "NORMAL" 
#define _ch1_tx_sb "NORMAL" 
#define _ch2_tx_sb "NORMAL" 
#define _ch3_tx_sb "NORMAL" 
#define _ch0_rx_sb "NORMAL" 
#define _ch1_rx_sb "NORMAL" 
#define _ch2_rx_sb "NORMAL" 
#define _ch3_rx_sb "NORMAL" 
#define _ch0_8b10b "NORMAL" 
#define _ch1_8b10b "NORMAL" 
#define _ch2_8b10b "NORMAL" 
#define _ch3_8b10b "NORMAL" 
#define _comma_a "1100000101" 
#define _comma_b "0011111010" 
#define _comma_m "1111111111" 
#define _comma_align "AUTO" 
#define _ch0_ctc_byp "NORMAL" 
#define _ch1_ctc_byp "NORMAL" 
#define _ch2_ctc_byp "NORMAL" 
#define _ch3_ctc_byp "NORMAL" 
#define _cc_match1 "0000000000" 
#define _cc_match2 "0000000000" 
#define _cc_match3 "0110111100" 
#define _cc_match4 "0001010000" 
#define _cc_match_mode "MATCH_3_4" 
#define _cc_min_ipg "3" 
#define _cchmark "9" 
#define _cclmark "7" 
#define _ch0_ird "FALSE" 
#define _ch1_ird "FALSE" 
#define _ch2_ird "FALSE" 
#define _ch3_ird "FALSE" 
#define _ch0_elsm "FALSE" 
#define _ch1_elsm "FALSE" 
#define _ch2_elsm "FALSE" 
#define _ch3_elsm "FALSE" 
#define _ch0_teidle "FALSE"
#define _ch1_teidle "FALSE"
#define _ch2_teidle "FALSE"
#define _ch3_teidle "FALSE"
#define _loopback "FALSE" 
#define _lbtype "Serial Loopback"
#define _refck2core "TRUE" 
#define _pllqclkports "FALSE"
#define _sci_ports "FALSE" 
#define _sci_int_port "FALSE" 
#define _errsports "FALSE" 

#define _circuit_name serdes_gbe_0_extclock_8b
#define _lang vhdl

#include <pcs/PCSC.vhd>
#include <pcs/pcsc_cfg.txt>
