{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1386355266468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1386355266468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 15:41:06 2013 " "Processing started: Fri Dec 06 15:41:06 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1386355266468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1386355266468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off gen_dec -c gen_dec " "Command: quartus_fit --read_settings_files=off --write_settings_files=off gen_dec -c gen_dec" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1386355266468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1386355266656 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "gen_dec EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design gen_dec" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1 1386355268109 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1386355268343 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1386355268343 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1386355279234 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1386355281078 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1386355281078 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1386355281078 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1386355281078 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "f:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projects_FPGA/gen_decoder/" { { 0 { 0 ""} 0 52 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1386355281078 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "f:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projects_FPGA/gen_decoder/" { { 0 { 0 ""} 0 54 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1386355281078 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "f:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projects_FPGA/gen_decoder/" { { 0 { 0 ""} 0 56 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1386355281078 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "f:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projects_FPGA/gen_decoder/" { { 0 { 0 ""} 0 58 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1386355281078 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "f:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projects_FPGA/gen_decoder/" { { 0 { 0 ""} 0 60 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1386355281078 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1386355281078 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1386355281078 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_dec\[0\] " "Pin out_dec\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin/pin_planner.ppl" { out_dec[0] } } } { "gen_dec.vhd" "" { Text "F:/Projects_FPGA/gen_decoder/gen_dec.vhd" 9 0 0 } } { "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_dec[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projects_FPGA/gen_decoder/" { { 0 { 0 ""} 0 8 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1386355282484 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_dec\[1\] " "Pin out_dec\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin/pin_planner.ppl" { out_dec[1] } } } { "gen_dec.vhd" "" { Text "F:/Projects_FPGA/gen_decoder/gen_dec.vhd" 9 0 0 } } { "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_dec[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projects_FPGA/gen_decoder/" { { 0 { 0 ""} 0 9 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1386355282484 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_dec\[2\] " "Pin out_dec\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin/pin_planner.ppl" { out_dec[2] } } } { "gen_dec.vhd" "" { Text "F:/Projects_FPGA/gen_decoder/gen_dec.vhd" 9 0 0 } } { "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_dec[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projects_FPGA/gen_decoder/" { { 0 { 0 ""} 0 10 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1386355282484 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_dec\[3\] " "Pin out_dec\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin/pin_planner.ppl" { out_dec[3] } } } { "gen_dec.vhd" "" { Text "F:/Projects_FPGA/gen_decoder/gen_dec.vhd" 9 0 0 } } { "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_dec[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projects_FPGA/gen_decoder/" { { 0 { 0 ""} 0 11 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1386355282484 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_dec\[4\] " "Pin out_dec\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin/pin_planner.ppl" { out_dec[4] } } } { "gen_dec.vhd" "" { Text "F:/Projects_FPGA/gen_decoder/gen_dec.vhd" 9 0 0 } } { "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_dec[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projects_FPGA/gen_decoder/" { { 0 { 0 ""} 0 12 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1386355282484 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_dec\[5\] " "Pin out_dec\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin/pin_planner.ppl" { out_dec[5] } } } { "gen_dec.vhd" "" { Text "F:/Projects_FPGA/gen_decoder/gen_dec.vhd" 9 0 0 } } { "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_dec[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projects_FPGA/gen_decoder/" { { 0 { 0 ""} 0 13 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1386355282484 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_dec\[6\] " "Pin out_dec\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin/pin_planner.ppl" { out_dec[6] } } } { "gen_dec.vhd" "" { Text "F:/Projects_FPGA/gen_decoder/gen_dec.vhd" 9 0 0 } } { "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_dec[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projects_FPGA/gen_decoder/" { { 0 { 0 ""} 0 14 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1386355282484 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_dec\[7\] " "Pin out_dec\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin/pin_planner.ppl" { out_dec[7] } } } { "gen_dec.vhd" "" { Text "F:/Projects_FPGA/gen_decoder/gen_dec.vhd" 9 0 0 } } { "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_dec[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projects_FPGA/gen_decoder/" { { 0 { 0 ""} 0 15 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1386355282484 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_dec\[8\] " "Pin out_dec\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin/pin_planner.ppl" { out_dec[8] } } } { "gen_dec.vhd" "" { Text "F:/Projects_FPGA/gen_decoder/gen_dec.vhd" 9 0 0 } } { "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_dec[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projects_FPGA/gen_decoder/" { { 0 { 0 ""} 0 16 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1386355282484 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inp_dec\[2\] " "Pin inp_dec\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin/pin_planner.ppl" { inp_dec[2] } } } { "gen_dec.vhd" "" { Text "F:/Projects_FPGA/gen_decoder/gen_dec.vhd" 8 0 0 } } { "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inp_dec[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projects_FPGA/gen_decoder/" { { 0 { 0 ""} 0 7 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1386355282484 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inp_dec\[0\] " "Pin inp_dec\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin/pin_planner.ppl" { inp_dec[0] } } } { "gen_dec.vhd" "" { Text "F:/Projects_FPGA/gen_decoder/gen_dec.vhd" 8 0 0 } } { "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inp_dec[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projects_FPGA/gen_decoder/" { { 0 { 0 ""} 0 5 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1386355282484 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inp_dec\[1\] " "Pin inp_dec\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin/pin_planner.ppl" { inp_dec[1] } } } { "gen_dec.vhd" "" { Text "F:/Projects_FPGA/gen_decoder/gen_dec.vhd" 8 0 0 } } { "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inp_dec[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projects_FPGA/gen_decoder/" { { 0 { 0 ""} 0 6 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1386355282484 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1386355282484 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "gen_dec.sdc " "Synopsys Design Constraints File file not found: 'gen_dec.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1386355283453 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1386355283453 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1386355283453 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1386355283453 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1386355283453 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1386355283453 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1386355283453 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1386355283468 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1386355283468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1386355283468 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1386355283468 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1386355283468 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1386355283468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1386355283468 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1386355283468 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1386355283468 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 2.5V 3 9 0 " "Number of I/O pins in group: 12 (unused VREF, 2.5V VCCIO, 3 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1386355283484 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1386355283484 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1386355283484 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1386355283484 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1386355283484 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1386355283484 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1386355283484 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1386355283484 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1386355283484 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1386355283484 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1386355283484 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1386355283484 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1386355283484 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0