$date
	Thu Nov 14 00:06:14 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module cpu_gpr_tb $end
$var wire 32 ! rd_data_1 [31:0] $end
$var wire 32 " rd_data_0 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ rd_addr_0 [4:0] $end
$var reg 5 % rd_addr_1 [4:0] $end
$var reg 1 & reset $end
$var reg 1 ' we_n $end
$var reg 5 ( wr_addr [4:0] $end
$var reg 32 ) wr_data [31:0] $end
$scope module cpu_gpr_01 $end
$var wire 1 # clk $end
$var wire 5 * rd_addr_0 [4:0] $end
$var wire 5 + rd_addr_1 [4:0] $end
$var wire 1 & reset $end
$var wire 1 ' we_n $end
$var wire 5 , wr_addr [4:0] $end
$var wire 32 - wr_data [31:0] $end
$var wire 32 . rd_data_1 [31:0] $end
$var wire 32 / rd_data_0 [31:0] $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
1'
1&
bx %
bx $
0#
bx "
bx !
$end
#100
b100000 0
1#
#200
0#
#300
b100000 0
1#
#400
0#
#500
1#
0&
#600
0#
#700
1#
#800
0#
#900
1#
#1000
b0 "
b0 /
0#
b0 $
b0 *
b1010101010101010 )
b1010101010101010 -
b0 (
b0 ,
#1100
1#
#1200
0#
#1300
1#
#1400
0#
#1500
1#
0'
b1001000110100 )
b1001000110100 -
b1 (
b1 ,
#1600
0#
#1700
1#
#1800
0#
#1900
1#
#2000
b1001000110100 "
b1001000110100 /
0#
b1 $
b1 *
#2100
1#
#2200
0#
#2300
1#
#2400
0#
#2500
1#
1'
#2600
0#
#2700
1#
#2800
0#
#2900
1#
#3000
0#
0'
b101011001111000 )
b101011001111000 -
b10 (
b10 ,
#3100
1#
#3200
0#
#3300
1#
#3400
0#
#3500
1#
1'
#3600
0#
#3700
1#
#3800
0#
#3900
1#
#4000
b101011001111000 !
b101011001111000 .
0#
b10 %
b10 +
#4100
1#
#4200
0#
#4300
1#
#4400
0#
#4500
b100000 0
1#
1&
#4510
b0 !
b0 .
b0 "
b0 /
#4600
0#
#4700
b100000 0
1#
#4800
0#
#4900
b100000 0
1#
#5000
0#
0&
#5100
1#
#5200
0#
#5300
1#
#5400
0#
#5500
1#
b1 %
b1 +
b10 $
b10 *
#5600
0#
#5700
1#
#5800
0#
#5900
1#
#6000
0#
#6100
1#
#6200
0#
#6300
1#
#6400
0#
#6500
1#
