// Seed: 1708332453
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = ~id_6 == id_2;
  assign module_1.id_6 = 0;
  wire id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output tri0 id_2,
    output wire id_3,
    output tri id_4,
    input wire id_5,
    output tri id_6,
    input tri0 id_7,
    output wor id_8,
    input wor id_9,
    input supply0 id_10
    , id_16,
    input supply0 id_11,
    output supply1 id_12,
    input supply1 id_13,
    output wire id_14
);
  assign id_12 = 1;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
  assign id_16 = 1'h0;
endmodule
