
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036339                       # Number of seconds simulated
sim_ticks                                 36339493773                       # Number of ticks simulated
final_tick                               565903873710                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 262862                       # Simulator instruction rate (inst/s)
host_op_rate                                   340746                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2961879                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911764                       # Number of bytes of host memory used
host_seconds                                 12269.07                       # Real time elapsed on the host
sim_insts                                  3225076524                       # Number of instructions simulated
sim_ops                                    4180630554                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2160512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1933056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1025024                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5123456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1542400                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1542400                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16879                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8008                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40027                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12050                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12050                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35223                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59453552                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53194357                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28206887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140988645                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35223                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52835                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45790                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             133849                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42444180                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42444180                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42444180                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35223                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59453552                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53194357                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45790                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28206887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              183432825                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87145070                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30981438                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25410648                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012313                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13174656                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12093359                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162121                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87386                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32012830                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170064411                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30981438                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15255480                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36565726                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10793181                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7460686                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15663709                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805824                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84787331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.465196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48221605     56.87%     56.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649049      4.30%     61.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197904      3.77%     64.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3437749      4.05%     69.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3026031      3.57%     72.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1578057      1.86%     74.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026751      1.21%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2697094      3.18%     78.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17953091     21.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84787331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355516                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951509                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33677939                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7041110                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34781925                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544721                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8741627                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077089                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6707                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201727243                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51130                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8741627                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35338340                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3321095                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1021910                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33632152                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2732199                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194915015                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11645                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1708532                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748550                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          191                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270656541                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908898093                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908898093                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102397277                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34390                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18354                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7252012                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19237814                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10026940                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240012                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3203381                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183837609                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147736480                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       283711                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60930620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186254373                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2317                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84787331                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.742436                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907284                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30575371     36.06%     36.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17854205     21.06%     57.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11983522     14.13%     71.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7622485      8.99%     80.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7538902      8.89%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4437301      5.23%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3377417      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743863      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654265      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84787331                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082725     70.02%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            43      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203182     13.14%     83.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260306     16.83%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121534106     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013581      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15736865     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8435906      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147736480                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.695294                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1546256                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010466                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382090254                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244803646                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143594511                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149282736                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263894                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7025685                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          506                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1075                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2285267                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          567                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8741627                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2555201                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161591                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183871970                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       307450                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19237814                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10026940                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18339                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116107                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6659                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1075                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1230395                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1126611                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2357006                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145158762                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14795059                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2577714                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22990199                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20582816                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8195140                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.665714                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143739687                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143594511                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93682940                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261599777                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.647764                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358116                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61453601                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2037877                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76045704                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609847                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.166737                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30729112     40.41%     40.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20454417     26.90%     67.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8383065     11.02%     78.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294267      5.65%     83.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3680652      4.84%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1812241      2.38%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1996072      2.62%     93.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008697      1.33%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3687181      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76045704                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3687181                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256234044                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376500947                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41780                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2357739                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871451                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871451                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.147512                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.147512                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655404231                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196949218                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189188446                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87145070                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30962229                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27074357                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1957030                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15534021                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14896893                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2225726                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61707                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36511336                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172332222                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30962229                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17122619                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35476842                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9611603                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4394638                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17998233                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       774771                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84026268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.360557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48549426     57.78%     57.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1754642      2.09%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3218733      3.83%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3016561      3.59%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4974961      5.92%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5173867      6.16%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1223912      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          918960      1.09%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15195206     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84026268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355295                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.977533                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37663337                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4254572                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34333390                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137174                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7637794                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3362967                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5641                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     192779274                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7637794                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39243441                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1605003                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       468820                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32876303                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2194906                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     187720346                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        748242                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       887848                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249173951                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    854438662                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    854438662                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162368636                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86805279                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22083                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10811                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5877096                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28923639                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6278975                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103335                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1972086                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         177702902                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21605                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150052687                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200526                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53160854                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146070953                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84026268                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785783                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841095                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29151026     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15694081     18.68%     53.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13597280     16.18%     69.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8359656      9.95%     79.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8769638     10.44%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5158948      6.14%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2275232      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       602862      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       417545      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84026268                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         589586     66.29%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189517     21.31%     87.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110359     12.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117659309     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1181090      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10796      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25863634     17.24%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5337858      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150052687                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.721872                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             889462                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005928                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385221625                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    230885818                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145181276                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150942149                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       365594                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8231083                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          984                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          458                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1537491                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7637794                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         963206                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63558                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    177724511                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       206876                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28923639                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6278975                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10811                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32762                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          223                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          458                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1044671                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1150089                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2194760                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147265896                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24865615                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2786786                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30071845                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22264021                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5206230                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.689894                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145343080                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145181276                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89195898                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217570174                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.665972                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409964                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109119027                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123930492                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53794687                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1962219                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76388474                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622372                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.320502                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35177581     46.05%     46.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16171916     21.17%     67.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9057050     11.86%     79.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3061965      4.01%     83.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2933338      3.84%     86.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1219078      1.60%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3279651      4.29%     92.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       951227      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4536668      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76388474                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109119027                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123930492                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25434033                       # Number of memory references committed
system.switch_cpus1.commit.loads             20692549                       # Number of loads committed
system.switch_cpus1.commit.membars              10794                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19409852                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108176541                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1673034                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4536668                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249576985                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363094580                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32649                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3118802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109119027                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123930492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109119027                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.798624                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.798624                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.252154                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.252154                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       681324181                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190233547                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      198799602                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21588                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87145070                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31465722                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25609468                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2101720                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13401294                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12404971                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3238250                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92811                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34779654                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             171852728                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31465722                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15643221                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36112173                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10785238                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5714842                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17001112                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       844821                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85254236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.482587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49142063     57.64%     57.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1950223      2.29%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2542329      2.98%     62.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3825989      4.49%     67.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3717614      4.36%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2822374      3.31%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1680028      1.97%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2513194      2.95%     79.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17060422     20.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85254236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361073                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.972030                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35928026                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5595137                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34811816                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       271962                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8647294                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5327628                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     205598134                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1360                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8647294                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37835106                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1034311                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1787464                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33132126                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2817929                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199605778                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          791                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1217490                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       884889                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           30                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    278148430                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    929589226                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    929589226                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172984843                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105163561                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42366                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23975                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7964531                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18497077                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9803911                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       189262                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3014201                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185519935                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40328                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149473094                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       280021                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60291265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183299913                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6556                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85254236                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.753263                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898337                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29788565     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18685995     21.92%     56.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12003179     14.08%     70.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8249715      9.68%     80.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7721691      9.06%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4108733      4.82%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3031003      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       907691      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       757664      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85254236                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         735345     69.03%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             3      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        151605     14.23%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       178246     16.73%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124369786     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2111964      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16886      0.01%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14753654      9.87%     94.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8220804      5.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149473094                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.715221                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1065199                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007126                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    385545643                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    245852348                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145276067                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150538293                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       506718                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7082244                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2266                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          859                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2487549                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          383                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8647294                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         609103                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        98714                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185560268                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1273495                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18497077                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9803911                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23442                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         74782                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          859                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1287367                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1183555                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2470922                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146610941                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13889855                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2862152                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21924685                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20535914                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8034830                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.682378                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145314830                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145276067                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93342080                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        262113645                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.667060                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356113                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101307814                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124511442                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     61049052                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33772                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2136490                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76606942                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.625328                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.152843                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29664209     38.72%     38.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21943270     28.64%     67.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8096531     10.57%     77.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4632984      6.05%     83.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3859730      5.04%     89.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1873754      2.45%     91.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1906954      2.49%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       809336      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3820174      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76606942                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101307814                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124511442                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18731192                       # Number of memory references committed
system.switch_cpus2.commit.loads             11414830                       # Number of loads committed
system.switch_cpus2.commit.membars              16886                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17857898                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112230075                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2540530                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3820174                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           258347262                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          379772805                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32082                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1890834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101307814                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124511442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101307814                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860201                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860201                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.162519                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.162519                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       659764611                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      200644791                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      189901923                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33772                       # number of misc regfile writes
system.l20.replacements                         16889                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          676905                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27129                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.951344                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.805192                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.779955                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5811.462672                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4410.952182                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001348                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000369                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.567526                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.430757                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        78981                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  78981                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17771                       # number of Writeback hits
system.l20.Writeback_hits::total                17771                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        78981                       # number of demand (read+write) hits
system.l20.demand_hits::total                   78981                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        78981                       # number of overall hits
system.l20.overall_hits::total                  78981                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16879                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16889                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16879                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16889                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16879                       # number of overall misses
system.l20.overall_misses::total                16889                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1205195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2184447257                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2185652452                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1205195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2184447257                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2185652452                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1205195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2184447257                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2185652452                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95860                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95870                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17771                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17771                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95860                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95870                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95860                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95870                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176080                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176166                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176080                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176166                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176080                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176166                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 129418.049470                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 129412.780626                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 129418.049470                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 129412.780626                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 129418.049470                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 129412.780626                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4197                       # number of writebacks
system.l20.writebacks::total                     4197                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16879                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16889                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16879                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16889                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16879                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16889                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2025534013                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2026645304                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2025534013                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2026645304                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2025534013                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2026645304                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176080                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176166                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176080                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176166                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176080                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176166                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 120003.200012                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 119997.945645                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 120003.200012                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 119997.945645                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 120003.200012                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 119997.945645                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15117                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          193262                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25357                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.621643                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          234.449702                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.766911                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5730.714169                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4268.069219                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022895                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000661                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.559640                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.416804                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38680                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38680                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10486                       # number of Writeback hits
system.l21.Writeback_hits::total                10486                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38680                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38680                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38680                       # number of overall hits
system.l21.overall_hits::total                  38680                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15102                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15117                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15102                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15117                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15102                       # number of overall misses
system.l21.overall_misses::total                15117                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1923481                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1828730264                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1830653745                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1923481                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1828730264                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1830653745                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1923481                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1828730264                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1830653745                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53782                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53797                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10486                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10486                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53782                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53797                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53782                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53797                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.280800                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.281001                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.280800                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.281001                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.280800                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.281001                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 128232.066667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 121091.925838                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 121099.010716                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 128232.066667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 121091.925838                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 121099.010716                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 128232.066667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 121091.925838                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 121099.010716                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2390                       # number of writebacks
system.l21.writebacks::total                     2390                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15102                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15117                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15102                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15117                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15102                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15117                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1782595                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1686321193                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1688103788                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1782595                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1686321193                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1688103788                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1782595                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1686321193                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1688103788                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.280800                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.281001                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.280800                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.281001                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.280800                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.281001                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 118839.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111662.110515                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 111669.232520                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 118839.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 111662.110515                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 111669.232520                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 118839.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 111662.110515                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 111669.232520                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8021                       # number of replacements
system.l22.tagsinuse                     12287.989651                       # Cycle average of tags in use
system.l22.total_refs                          596121                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20309                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.352553                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          935.558307                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.480837                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3692.683456                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7650.267051                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.076136                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000772                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.300511                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.622580                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        44851                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  44851                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           26169                       # number of Writeback hits
system.l22.Writeback_hits::total                26169                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        44851                       # number of demand (read+write) hits
system.l22.demand_hits::total                   44851                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        44851                       # number of overall hits
system.l22.overall_hits::total                  44851                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8006                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8019                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8008                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8021                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8008                       # number of overall misses
system.l22.overall_misses::total                 8021                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2632121                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    998542208                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1001174329                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       287198                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       287198                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2632121                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    998829406                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1001461527                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2632121                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    998829406                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1001461527                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        52857                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              52870                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        26169                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            26169                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        52859                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               52872                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        52859                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              52872                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.151465                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.151674                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.151497                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.151706                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.151497                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.151706                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 202470.846154                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 124724.232825                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 124850.271730                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       143599                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       143599                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 202470.846154                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 124728.946803                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 124854.946640                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 202470.846154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 124728.946803                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 124854.946640                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5463                       # number of writebacks
system.l22.writebacks::total                     5463                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8006                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8019                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8008                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8021                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8008                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8021                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2510831                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    923039986                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    925550817                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       267616                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       267616                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2510831                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    923307602                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    925818433                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2510831                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    923307602                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    925818433                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.151465                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.151674                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.151497                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.151706                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.151497                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.151706                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 193140.846154                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 115293.528104                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 115419.730266                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       133808                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       133808                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 193140.846154                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 115298.152098                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 115424.315297                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 193140.846154                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 115298.152098                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 115424.315297                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997701                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015671359                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846675.198182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997701                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15663698                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15663698                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15663698                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15663698                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15663698                       # number of overall hits
system.cpu0.icache.overall_hits::total       15663698                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1340555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1340555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15663709                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15663709                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15663709                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15663709                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15663709                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15663709                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95860                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191893072                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96116                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1996.473761                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.495754                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.504246                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915999                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084001                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11628427                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11628427                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17371                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17371                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19337857                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19337857                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19337857                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19337857                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       358119                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       358119                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       358214                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        358214                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       358214                       # number of overall misses
system.cpu0.dcache.overall_misses::total       358214                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14705193187                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14705193187                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8273192                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8273192                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14713466379                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14713466379                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14713466379                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14713466379                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11986546                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11986546                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17371                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17371                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19696071                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19696071                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19696071                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19696071                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029877                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029877                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018187                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018187                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018187                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018187                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41062.309419                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41062.309419                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87086.231579                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87086.231579                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41074.515175                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41074.515175                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41074.515175                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41074.515175                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17771                       # number of writebacks
system.cpu0.dcache.writebacks::total            17771                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       262259                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       262259                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262354                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262354                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262354                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262354                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95860                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95860                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95860                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95860                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95860                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95860                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2854563988                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2854563988                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2854563988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2854563988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2854563988                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2854563988                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007997                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007997                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004867                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004867                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004867                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004867                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29778.468475                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29778.468475                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29778.468475                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29778.468475                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29778.468475                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29778.468475                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993788                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929464207                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714878.610701                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993788                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17998217                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17998217                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17998217                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17998217                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17998217                       # number of overall hits
system.cpu1.icache.overall_hits::total       17998217                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2040332                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2040332                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2040332                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2040332                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2040332                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2040332                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17998233                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17998233                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17998233                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17998233                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17998233                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17998233                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 127520.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 127520.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 127520.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 127520.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 127520.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 127520.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1938825                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1938825                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1938825                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1938825                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1938825                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1938825                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       129255                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       129255                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       129255                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       129255                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       129255                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       129255                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53782                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232293453                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54038                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4298.705596                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.386949                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.613051                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829637                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170363                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22582769                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22582769                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4719876                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4719876                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10810                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10810                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10794                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10794                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27302645                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27302645                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27302645                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27302645                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       170843                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       170843                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       170843                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        170843                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       170843                       # number of overall misses
system.cpu1.dcache.overall_misses::total       170843                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12826465087                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12826465087                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12826465087                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12826465087                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12826465087                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12826465087                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22753612                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22753612                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4719876                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4719876                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27473488                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27473488                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27473488                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27473488                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007508                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007508                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006218                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006218                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006218                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006218                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 75077.498563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75077.498563                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 75077.498563                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75077.498563                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 75077.498563                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75077.498563                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10486                       # number of writebacks
system.cpu1.dcache.writebacks::total            10486                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       117061                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       117061                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       117061                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       117061                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       117061                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       117061                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53782                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53782                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53782                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53782                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53782                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53782                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2110080351                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2110080351                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2110080351                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2110080351                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2110080351                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2110080351                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002364                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002364                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001958                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001958                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001958                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001958                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39233.950969                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39233.950969                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39233.950969                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39233.950969                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39233.950969                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39233.950969                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997052                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020224516                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056904.266129                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997052                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17001095                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17001095                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17001095                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17001095                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17001095                       # number of overall hits
system.cpu2.icache.overall_hits::total       17001095                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3522120                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3522120                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3522120                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3522120                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3522120                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3522120                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17001112                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17001112                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17001112                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17001112                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17001112                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17001112                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 207183.529412                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 207183.529412                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 207183.529412                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 207183.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 207183.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 207183.529412                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2645597                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2645597                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2645597                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2645597                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2645597                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2645597                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 203507.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 203507.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 203507.461538                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 203507.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 203507.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 203507.461538                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52859                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               174348570                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53115                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3282.473313                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.229175                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.770825                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911051                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088949                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10568029                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10568029                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7276656                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7276656                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17838                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17838                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16886                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16886                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17844685                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17844685                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17844685                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17844685                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       133631                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       133631                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4915                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4915                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       138546                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        138546                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       138546                       # number of overall misses
system.cpu2.dcache.overall_misses::total       138546                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6155921399                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6155921399                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    485068578                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    485068578                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6640989977                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6640989977                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6640989977                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6640989977                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10701660                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10701660                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7281571                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7281571                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16886                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16886                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17983231                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17983231                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17983231                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17983231                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012487                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012487                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000675                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000675                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007704                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007704                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007704                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007704                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 46066.566882                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46066.566882                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 98691.470600                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 98691.470600                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 47933.465975                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 47933.465975                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 47933.465975                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 47933.465975                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1733906                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 91258.210526                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        26169                       # number of writebacks
system.cpu2.dcache.writebacks::total            26169                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80774                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80774                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         4913                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4913                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85687                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85687                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85687                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85687                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52857                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52857                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52859                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52859                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52859                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52859                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1374533162                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1374533162                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       289198                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       289198                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1374822360                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1374822360                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1374822360                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1374822360                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004939                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004939                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002939                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002939                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 26004.751726                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26004.751726                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data       144599                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total       144599                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26009.238919                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26009.238919                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26009.238919                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26009.238919                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
