
---------- Begin Simulation Statistics ----------
final_tick                               1393135735500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177132                       # Simulator instruction rate (inst/s)
host_mem_usage                                4564900                       # Number of bytes of host memory used
host_op_rate                                   269074                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11573.28                       # Real time elapsed on the host
host_tick_rate                               28692656                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000003                       # Number of instructions simulated
sim_ops                                    3114064159                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.332068                       # Number of seconds simulated
sim_ticks                                332068179000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       260362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        519532                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       274071                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     49971792                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     32781996                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     32896142                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses       114146                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      50604306                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        328613                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        24825                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1610387205                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      800338100                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       274080                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         48374349                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    108797922                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts     14472775                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1515497738                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    662077448                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.289004                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.962857                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    265166278     40.05%     40.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    168537069     25.46%     65.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      9728851      1.47%     66.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     47129446      7.12%     74.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     33983728      5.13%     79.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      6048872      0.91%     80.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      9244993      1.40%     81.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13440289      2.03%     83.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    108797922     16.43%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    662077448                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          3744134                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       255152                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1512631833                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           429095764                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       303512      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    929947176     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       405400      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       154685      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       202118      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       235652      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       693021      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       517187      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp          158      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       773139      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       101508      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        52518      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    428305920     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    153013090     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       789844      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2810      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1515497738                       # Class of committed instruction
system.switch_cpus_1.commit.refs            582111664                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1515497738                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.664136                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.664136                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    422751876                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1534053226                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       41409610                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       130449015                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       287448                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     69236305                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         431205669                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                5467                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         153269078                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               45826                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          50604306                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        78186776                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           585530440                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        37742                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           1014233899                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        574896                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.076196                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     78316312                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     33110609                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.527147                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    664134265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.319724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.335924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      414892703     62.47%     62.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       16982884      2.56%     65.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        9438267      1.42%     66.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       19682240      2.96%     69.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       31700492      4.77%     74.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        4738808      0.71%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        7010703      1.06%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       24363487      3.67%     79.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      135324681     20.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    664134265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         7567179                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        3794812                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  2093                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       351467                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       48788815                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.295320                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          584641880                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        153269017                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       3411725                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    431697799                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts         1686                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts         3082                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    153578275                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1529969427                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    431372863                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       549217                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1524405247                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        86067                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     60306974                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       287448                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     60484063                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        44192                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     28065435                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         6244                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        14680                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      2602030                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       562371                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14680                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       224334                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       127133                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2560843737                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1523660002                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497842                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1274896388                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.294198                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1523847777                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3095976723                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1317551281                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.505715                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.505715                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       360414      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    935917028     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       413856      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       200565      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          452      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       265911      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       246863      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       732402      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       797135      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp          184      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       909865      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       131811      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        62399      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    430421976     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    153277475     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      1211580      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         4551      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1524954467                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       4832749                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      9627931                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      4684555                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      7136680                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7860744                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005155                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        824840     10.49%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            4      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            1      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd        11863      0.15%     10.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        26204      0.33%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            3      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      6991311     88.94%     99.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         6182      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead          278      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           58      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1527622048                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3712566057                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1518975447                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1537318715                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1529964407                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1524954467                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         5020                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     14471665                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       290048                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         5020                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     23752059                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    664134265                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.296154                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.167638                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    216887695     32.66%     32.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     61117043      9.20%     41.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    105154121     15.83%     57.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     88933210     13.39%     71.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     76725043     11.55%     82.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     49566546      7.46%     90.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     37627092      5.67%     95.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     18754022      2.82%     98.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9369493      1.41%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    664134265                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.296147                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          78186786                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  26                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20944628                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     26977071                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    431697799                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    153578275                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     683024223                       # number of misc regfile reads
system.switch_cpus_1.numCycles              664136358                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      71033866                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2111352788                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8544191                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       70838584                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    128969607                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      6526430                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5424950142                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1532191198                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2133454403                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       170018580                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    190718850                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       287448                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    351955777                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       22101563                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      9259208                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3108937653                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       404814460                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2083250039                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3062014871                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5984523                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        38442                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11953657                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          38442                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      5340309                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       236886                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     10675494                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         236886                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2707                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       258118                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2233                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            256470                       # Transaction distribution
system.membus.trans_dist::ReadExResp           256470                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2707                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       778709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       778709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 778709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     33106880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     33106880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33106880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            259181                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  259181    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              259181                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1650058500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1397382500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1393135735500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1393135735500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3079313                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5777865                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          144                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3300805                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15389                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15389                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2889821                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2889821                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3079313                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17937748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17938180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        18432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    567947264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              567965696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3109680                       # Total snoops (count)
system.tol2bus.snoopTraffic                 183851456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9094203                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004240                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064978                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9055642     99.58%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  38561      0.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9094203                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8882158500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8961179999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            216499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           26                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       633804                       # number of demand (read+write) hits
system.l2.demand_hits::total                   633830                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           26                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       633804                       # number of overall hits
system.l2.overall_hits::total                  633830                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          118                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      5335186                       # number of demand (read+write) misses
system.l2.demand_misses::total                5335304                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          118                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      5335186                       # number of overall misses
system.l2.overall_misses::total               5335304                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     11611500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 170867046500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     170878658000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     11611500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 170867046500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    170878658000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          144                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5968990                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5969134                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          144                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5968990                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5969134                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.819444                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.893817                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.893815                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.819444                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.893817                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.893815                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 98402.542373                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 32026.446032                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 32027.914061                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 98402.542373                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 32026.446032                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 32027.914061                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2872679                       # number of writebacks
system.l2.writebacks::total                   2872679                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      5335186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5335304                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      5335186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5335304                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     10431500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 117515186500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 117525618000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     10431500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 117515186500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 117525618000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.819444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.893817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.893815                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.819444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.893817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.893815                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88402.542373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 22026.446032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 22027.914061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88402.542373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 22026.446032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 22027.914061                       # average overall mshr miss latency
system.l2.replacements                        2872797                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2905186                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2905186                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2905186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2905186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          144                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              144                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          144                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          144                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2462423                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2462423                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        10419                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10419                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         4970                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4970                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        15389                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15389                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.322958                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.322958                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         4970                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4970                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     82575000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     82575000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.322958                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.322958                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16614.688129                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16614.688129                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        22088                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22088                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      2867733                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2867733                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 100276939500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  100276939500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2889821                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2889821                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.992357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 34967.320702                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 34967.320702                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      2867733                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2867733                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  71599609500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  71599609500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.992357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 24967.320702                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 24967.320702                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       611716                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             611742                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      2467453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2467571                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     11611500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  70590107000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  70601718500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3079169                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3079313                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.819444                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.801337                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.801338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 98402.542373                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28608.491023                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28611.828596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      2467453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2467571                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     10431500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  45915577000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  45926008500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.819444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.801337                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.801338                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88402.542373                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18608.491023                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18611.828596                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4094.377471                       # Cycle average of tags in use
system.l2.tags.total_refs                     4860410                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2909425                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.670574                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4094.377471                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999604                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          809                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  98533634                       # Number of tag accesses
system.l2.tags.data_accesses                 98533634                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            8                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      5076119                       # number of demand (read+write) hits
system.l3.demand_hits::total                  5076127                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            8                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      5076119                       # number of overall hits
system.l3.overall_hits::total                 5076127                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          110                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       259067                       # number of demand (read+write) misses
system.l3.demand_misses::total                 259177                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          110                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       259067                       # number of overall misses
system.l3.overall_misses::total                259177                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      9618000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  21494688500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      21504306500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      9618000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  21494688500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     21504306500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          118                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      5335186                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              5335304                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          118                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      5335186                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             5335304                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.932203                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.048558                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.048578                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.932203                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.048558                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.048578                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 87436.363636                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 82969.612108                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 82971.507888                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 87436.363636                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 82969.612108                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 82971.507888                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              258118                       # number of writebacks
system.l3.writebacks::total                    258118                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          110                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       259067                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            259177                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          110                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       259067                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           259177                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      8518000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  18904018500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  18912536500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      8518000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  18904018500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  18912536500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.932203                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.048558                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.048578                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.932203                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.048558                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.048578                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77436.363636                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 72969.612108                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 72971.507888                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77436.363636                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 72969.612108                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 72971.507888                       # average overall mshr miss latency
system.l3.replacements                         496946                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      2872679                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          2872679                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      2872679                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      2872679                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          291                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           291                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         4966                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 4966                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            4                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         4970                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             4970                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000805                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000805                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            4                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        79500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        79500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000805                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000805                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        19875                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        19875                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data      2611263                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total               2611263                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       256470                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              256470                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  21257787000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   21257787000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      2867733                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           2867733                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.089433                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.089433                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82886.056849                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82886.056849                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       256470                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         256470                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  18693087000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  18693087000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.089433                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.089433                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72886.056849                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72886.056849                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            8                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2464856                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2464864                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          110                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data         2597                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total             2707                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      9618000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data    236901500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total    246519500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          118                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      2467453                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        2467571                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.932203                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.001053                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.001097                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 87436.363636                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 91221.216789                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 91067.417806                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          110                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data         2597                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total         2707                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      8518000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data    210931500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total    219449500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.932203                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.001053                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.001097                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77436.363636                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 81221.216789                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 81067.417806                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    19243342                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    529714                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     36.327796                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    6396.452459                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     19436.516586                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   425.422035                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     2.944089                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  6506.664831                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.195204                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.593155                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.012983                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000090                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.198568                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         2739                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        29976                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 171304850                       # Number of tag accesses
system.l3.tags.data_accesses                171304850                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           2467571                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      3130797                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         2701369                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            4970                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           4970                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          2867733                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         2867733                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       2467571                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     16015768                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    525310912                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          496946                       # Total snoops (count)
system.tol3bus.snoopTraffic                  16519552                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          5837220                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.040582                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.197320                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                5600334     95.94%     95.94% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 236886      4.06%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            5837220                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         8210426000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        8005441000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         7040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     16580288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16587328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         7040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16519552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16519552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       259067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              259177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       258118                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             258118                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        21200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     49930373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              49951573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        21200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            21200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49747471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49747471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49747471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        21200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     49930373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             99699044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    258029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    249105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009385624500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14662                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14662                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              833614                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             243684                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      259177                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     258118                       # Number of write requests accepted
system.mem_ctrls.readBursts                    259177                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   258118                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   9962                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    89                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            21061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15998                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3669624000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1246075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8342405250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14724.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33474.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   141423                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  172675                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                259177                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               258118                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  248363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       193114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    168.095363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.930875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.938441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       107163     55.49%     55.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44504     23.05%     78.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17283      8.95%     87.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9881      5.12%     92.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5643      2.92%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3483      1.80%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2234      1.16%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1755      0.91%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1168      0.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       193114                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.996794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.518000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            3978     27.13%     27.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           2997     20.44%     47.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4469     30.48%     78.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1794     12.24%     90.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           670      4.57%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           311      2.12%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           157      1.07%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            80      0.55%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            49      0.33%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            39      0.27%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            36      0.25%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            26      0.18%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           15      0.10%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            9      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            9      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            4      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            5      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14662                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.596303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.563897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.063483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3887     26.51%     26.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              176      1.20%     27.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8926     60.88%     88.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1434      9.78%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              164      1.12%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               51      0.35%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14662                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15949760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  637568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16511808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16587328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16519552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        48.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        49.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     49.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     49.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  332076052000                       # Total gap between requests
system.mem_ctrls.avgGap                     641947.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         7040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     15942720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16511808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 21200.465582701916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 48010381.627081461251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 49724150.172184966505                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          110                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       259067                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       258118                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      3985000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   8338420250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7853526706000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     36227.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32186.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30426110.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            683205180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            363132165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           854329560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          645505200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26213166720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51647686890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      84021391680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       164428417395                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        495.164631                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 217730990000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11088480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 103248709000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            695628780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            369735465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           925065540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          701239140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26213166720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      53071163280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      82822674720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       164798673645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        496.279632                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 214617361250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11088480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 106362337750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     78186607                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1530146399                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     78186607                       # number of overall hits
system.cpu.icache.overall_hits::total      1530146399                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          169                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2113                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          169                       # number of overall misses
system.cpu.icache.overall_misses::total          2113                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     14112000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14112000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     14112000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14112000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     78186776                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1530148512                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     78186776                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1530148512                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 83502.958580                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6678.655939                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 83502.958580                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6678.655939                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1576                       # number of writebacks
system.cpu.icache.writebacks::total              1576                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           25                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          144                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          144                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          144                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          144                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     12105500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12105500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     12105500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12105500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 84065.972222                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84065.972222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 84065.972222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84065.972222                       # average overall mshr miss latency
system.cpu.icache.replacements                   1576                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     78186607                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1530146399                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          169                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2113                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     14112000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14112000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     78186776                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1530148512                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 83502.958580                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6678.655939                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          144                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          144                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     12105500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12105500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 84065.972222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84065.972222                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.984228                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1530148487                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2088                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          732829.735153                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   495.214316                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    16.769912                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967215                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.032754                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6120596136                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6120596136                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    546380147                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1148021511                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    546380147                       # number of overall hits
system.cpu.dcache.overall_hits::total      1148021511                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      9771852                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16245349                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      9771852                       # number of overall misses
system.cpu.dcache.overall_misses::total      16245349                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10267202000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 255078695993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 265345897993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10267202000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 255078695993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 265345897993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    556151999                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1164266860                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    556151999                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1164266860                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017570                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013953                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017570                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013953                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 32643.205056                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 26103.413764                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16333.653281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 32643.205056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 26103.413764                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16333.653281                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       936455                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           57                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             51966                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.020533                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    28.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5944021                       # number of writebacks
system.cpu.dcache.writebacks::total           5944021                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      3790675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3790675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      3790675                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3790675                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5981177                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6295705                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5981177                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6295705                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9952674000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 186850850493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 196803524493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9952674000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 186850850493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 196803524493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010755                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005407                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010755                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005407                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 31643.205056                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 31239.812915                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31259.966039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 31643.205056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 31239.812915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31259.966039                       # average overall mshr miss latency
system.cpu.dcache.replacements               12422106                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    396269484                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       840726113                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6866642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10301110                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4450988500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 147021016500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 151472005000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    403136126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    851027223                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.017033                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26524.450708                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21410.904559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14704.435250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      3787473                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3787473                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3079169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3246976                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4283181500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  81698381000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  85981562500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003815                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25524.450708                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26532.607012                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26480.504476                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    150110663                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      307295398                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2905210                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5944239                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5816213500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 108057679493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 113873892993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    153015873                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    313239637                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018977                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39641.315831                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 37194.447043                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19157.017911                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         3202                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3202                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2902008                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3048729                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   5669492500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 105152469493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 110821961993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009733                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 38641.315831                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 36234.383052                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36350.217416                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994723                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1160481607                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12422618                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.416831                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   350.712438                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    39.269476                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   122.012809                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.684985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.076698                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.238306                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4669490058                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4669490058                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1393135735500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 440320686500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
