// Seed: 1900569198
module module_0 ();
  assign id_1 = id_1;
  assign id_2 = id_2;
  parameter id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43
);
  output wire id_43;
  output wire id_42;
  inout wire id_41;
  inout wire id_40;
  output wire id_39;
  inout wire id_38;
  output wire id_37;
  input wire id_36;
  output wire id_35;
  inout wire id_34;
  input wire id_33;
  inout wire id_32;
  inout wire id_31;
  input wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always $display;
  tri id_44;
  assign id_24 = id_38;
  wire id_45;
  module_0 modCall_1 ();
  wire  id_46 = id_46;
  wor   id_47 = 'b0;
  uwire id_48;
  assign id_27 = 1'b0 == {id_9 - id_44, id_36, id_11, id_1 ? 1 : id_8, id_8, -1, id_48};
  always id_17 = id_11;
endmodule
