<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v</a>
defines: 
time_elapsed: 0.664s
ram usage: 32832 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpb7nrbcs3/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:29</a>: No timescale set for &#34;sparc_exu_aluspr&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:29</a>: Compile module &#34;work@sparc_exu_aluspr&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:31</a>: Implicit port type (wire) for &#34;spr_out&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:29</a>: Top level module &#34;work@sparc_exu_aluspr&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpb7nrbcs3/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sparc_exu_aluspr
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpb7nrbcs3/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpb7nrbcs3/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sparc_exu_aluspr)
 |vpiName:work@sparc_exu_aluspr
 |uhdmallPackages:
 \_package: builtin, parent:work@sparc_exu_aluspr
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@sparc_exu_aluspr, file:<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v</a>, line:29, parent:work@sparc_exu_aluspr
   |vpiDefName:work@sparc_exu_aluspr
   |vpiFullName:work@sparc_exu_aluspr
   |vpiPort:
   \_port: (spr_out), line:31
     |vpiName:spr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spr_out), line:31
         |vpiName:spr_out
         |vpiFullName:work@sparc_exu_aluspr.spr_out
   |vpiPort:
   \_port: (rs1_data), line:33
     |vpiName:rs1_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rs1_data), line:33
         |vpiName:rs1_data
         |vpiFullName:work@sparc_exu_aluspr.rs1_data
   |vpiPort:
   \_port: (rs2_data), line:33
     |vpiName:rs2_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rs2_data), line:33
         |vpiName:rs2_data
         |vpiFullName:work@sparc_exu_aluspr.rs2_data
   |vpiPort:
   \_port: (cin), line:33
     |vpiName:cin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cin), line:33
         |vpiName:cin
         |vpiFullName:work@sparc_exu_aluspr.cin
   |vpiContAssign:
   \_cont_assign: , line:45
     |vpiRhs:
     \_operation: , line:45
       |vpiOpType:30
       |vpiOperand:
       \_part_select: , line:45, parent:rs1_data
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (rs1_data)
         |vpiLeftRange:
         \_constant: , line:45
           |vpiConstType:7
           |vpiDecompile:63
           |vpiSize:32
           |INT:63
         |vpiRightRange:
         \_constant: , line:45
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_part_select: , line:45, parent:rs2_data
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (rs2_data)
         |vpiLeftRange:
         \_constant: , line:45
           |vpiConstType:7
           |vpiDecompile:63
           |vpiSize:32
           |INT:63
         |vpiRightRange:
         \_constant: , line:45
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiLhs:
     \_part_select: , line:45, parent:rs1_data_xor_rs2_data
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (rs1_data_xor_rs2_data)
       |vpiLeftRange:
       \_constant: , line:45
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:45
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:46
     |vpiRhs:
     \_operation: , line:46
       |vpiOpType:29
       |vpiOperand:
       \_part_select: , line:46, parent:rs1_data
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (rs1_data)
         |vpiLeftRange:
         \_constant: , line:46
           |vpiConstType:7
           |vpiDecompile:62
           |vpiSize:32
           |INT:62
         |vpiRightRange:
         \_constant: , line:46
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_part_select: , line:46, parent:rs2_data
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (rs2_data)
         |vpiLeftRange:
         \_constant: , line:46
           |vpiConstType:7
           |vpiDecompile:62
           |vpiSize:32
           |INT:62
         |vpiRightRange:
         \_constant: , line:46
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiLhs:
     \_part_select: , line:46, parent:rs1_data_or_rs2_data
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (rs1_data_or_rs2_data)
       |vpiLeftRange:
       \_constant: , line:46
         |vpiConstType:7
         |vpiDecompile:62
         |vpiSize:32
         |INT:62
       |vpiRightRange:
       \_constant: , line:46
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:47
     |vpiRhs:
     \_operation: , line:47
       |vpiOpType:33
       |vpiOperand:
       \_part_select: , line:47, parent:rs1_data_or_rs2_data
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (rs1_data_or_rs2_data)
         |vpiLeftRange:
         \_constant: , line:47
           |vpiConstType:7
           |vpiDecompile:62
           |vpiSize:32
           |INT:62
         |vpiRightRange:
         \_constant: , line:47
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_ref_obj: (cin), line:47
         |vpiName:cin
     |vpiLhs:
     \_part_select: , line:47, parent:shift_or
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (shift_or)
       |vpiLeftRange:
       \_constant: , line:47
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:47
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:49
     |vpiRhs:
     \_operation: , line:49
       |vpiOpType:30
       |vpiOperand:
       \_part_select: , line:49, parent:rs1_data_xor_rs2_data
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (rs1_data_xor_rs2_data)
         |vpiLeftRange:
         \_constant: , line:49
           |vpiConstType:7
           |vpiDecompile:63
           |vpiSize:32
           |INT:63
         |vpiRightRange:
         \_constant: , line:49
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_part_select: , line:49, parent:shift_or
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (shift_or)
         |vpiLeftRange:
         \_constant: , line:49
           |vpiConstType:7
           |vpiDecompile:63
           |vpiSize:32
           |INT:63
         |vpiRightRange:
         \_constant: , line:49
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiLhs:
     \_part_select: , line:49, parent:spr_out
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (spr_out)
       |vpiLeftRange:
       \_constant: , line:49
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:49
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (rs1_data_xor_rs2_data), line:41
     |vpiName:rs1_data_xor_rs2_data
     |vpiFullName:work@sparc_exu_aluspr.rs1_data_xor_rs2_data
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (rs1_data_or_rs2_data), line:42
     |vpiName:rs1_data_or_rs2_data
     |vpiFullName:work@sparc_exu_aluspr.rs1_data_or_rs2_data
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (shift_or), line:43
     |vpiName:shift_or
     |vpiFullName:work@sparc_exu_aluspr.shift_or
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spr_out), line:31
   |vpiNet:
   \_logic_net: (rs1_data), line:33
   |vpiNet:
   \_logic_net: (rs2_data), line:33
   |vpiNet:
   \_logic_net: (cin), line:33
 |uhdmtopModules:
 \_module: work@sparc_exu_aluspr (work@sparc_exu_aluspr), file:<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v</a>, line:29
   |vpiDefName:work@sparc_exu_aluspr
   |vpiName:work@sparc_exu_aluspr
   |vpiPort:
   \_port: (spr_out), line:31, parent:work@sparc_exu_aluspr
     |vpiName:spr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spr_out), line:31, parent:work@sparc_exu_aluspr
         |vpiName:spr_out
         |vpiFullName:work@sparc_exu_aluspr.spr_out
         |vpiRange:
         \_range: , line:39
           |vpiLeftRange:
           \_constant: , line:39
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:39
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (rs1_data), line:33, parent:work@sparc_exu_aluspr
     |vpiName:rs1_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rs1_data), line:33, parent:work@sparc_exu_aluspr
         |vpiName:rs1_data
         |vpiFullName:work@sparc_exu_aluspr.rs1_data
         |vpiRange:
         \_range: , line:36
           |vpiLeftRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (rs2_data), line:33, parent:work@sparc_exu_aluspr
     |vpiName:rs2_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rs2_data), line:33, parent:work@sparc_exu_aluspr
         |vpiName:rs2_data
         |vpiFullName:work@sparc_exu_aluspr.rs2_data
         |vpiRange:
         \_range: , line:37
           |vpiLeftRange:
           \_constant: , line:37
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:37
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (cin), line:33, parent:work@sparc_exu_aluspr
     |vpiName:cin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cin), line:33, parent:work@sparc_exu_aluspr
         |vpiName:cin
         |vpiFullName:work@sparc_exu_aluspr.cin
   |vpiNet:
   \_logic_net: (rs1_data_xor_rs2_data), line:41, parent:work@sparc_exu_aluspr
     |vpiName:rs1_data_xor_rs2_data
     |vpiFullName:work@sparc_exu_aluspr.rs1_data_xor_rs2_data
     |vpiNetType:1
     |vpiRange:
     \_range: , line:41
       |vpiLeftRange:
       \_constant: , line:41
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:41
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (rs1_data_or_rs2_data), line:42, parent:work@sparc_exu_aluspr
     |vpiName:rs1_data_or_rs2_data
     |vpiFullName:work@sparc_exu_aluspr.rs1_data_or_rs2_data
     |vpiNetType:1
     |vpiRange:
     \_range: , line:42
       |vpiLeftRange:
       \_constant: , line:42
         |vpiConstType:7
         |vpiDecompile:62
         |vpiSize:32
         |INT:62
       |vpiRightRange:
       \_constant: , line:42
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (shift_or), line:43, parent:work@sparc_exu_aluspr
     |vpiName:shift_or
     |vpiFullName:work@sparc_exu_aluspr.shift_or
     |vpiNetType:1
     |vpiRange:
     \_range: , line:43
       |vpiLeftRange:
       \_constant: , line:43
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:43
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (spr_out), line:31, parent:work@sparc_exu_aluspr
   |vpiNet:
   \_logic_net: (rs1_data), line:33, parent:work@sparc_exu_aluspr
   |vpiNet:
   \_logic_net: (rs2_data), line:33, parent:work@sparc_exu_aluspr
   |vpiNet:
   \_logic_net: (cin), line:33, parent:work@sparc_exu_aluspr
Object: \work_sparc_exu_aluspr of type 3000
Object: \work_sparc_exu_aluspr of type 32
Object: \spr_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rs1_data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rs2_data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \cin of type 44
Object: \rs1_data_xor_rs2_data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rs1_data_or_rs2_data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \shift_or of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spr_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rs1_data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rs2_data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \cin of type 36
Object: \work_sparc_exu_aluspr of type 32
Object: \spr_out of type 44
Object: \rs1_data of type 44
Object: \rs2_data of type 44
Object: \cin of type 44
Object:  of type 8
Object:  of type 42
Object: \rs1_data_xor_rs2_data of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \rs1_data of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \rs2_data of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object:  of type 42
Object: \rs1_data_or_rs2_data of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \rs1_data of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \rs2_data of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object:  of type 42
Object: \shift_or of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \rs1_data_or_rs2_data of type 608
Object:  of type 7
Object:  of type 7
Object: \cin of type 608
Object:  of type 8
Object:  of type 42
Object: \spr_out of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \rs1_data_xor_rs2_data of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \shift_or of type 608
Object:  of type 7
Object:  of type 7
Object: \rs1_data_xor_rs2_data of type 36
Object: \rs1_data_or_rs2_data of type 36
Object: \shift_or of type 36
Object: \spr_out of type 36
Object: \rs1_data of type 36
Object: \rs2_data of type 36
Object: \cin of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sparc_exu_aluspr&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fcc6f0] str=&#39;\work_sparc_exu_aluspr&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:31</a>.0-31.0&gt; [0x2fcc960] str=&#39;\spr_out&#39; output reg port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:39</a>.0-39.0&gt; [0x2fccc30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:39</a>.0-39.0&gt; [0x2fcd150] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:39</a>.0-39.0&gt; [0x2fcd3a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:33</a>.0-33.0&gt; [0x2fcd550] str=&#39;\rs1_data&#39; input port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:36</a>.0-36.0&gt; [0x2fcd670]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:36</a>.0-36.0&gt; [0x2fcd8d0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:36</a>.0-36.0&gt; [0x2fcda80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:33</a>.0-33.0&gt; [0x2fcd790] str=&#39;\rs2_data&#39; input port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:37</a>.0-37.0&gt; [0x2fcdc30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:37</a>.0-37.0&gt; [0x2fcdf50] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:37</a>.0-37.0&gt; [0x2fce100] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:33</a>.0-33.0&gt; [0x2fcddc0] str=&#39;\cin&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:41</a>.0-41.0&gt; [0x2fce340] str=&#39;\rs1_data_xor_rs2_data&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:41</a>.0-41.0&gt; [0x2fce480]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:41</a>.0-41.0&gt; [0x2fce7c0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:41</a>.0-41.0&gt; [0x2fce970] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:42</a>.0-42.0&gt; [0x2fce630] str=&#39;\rs1_data_or_rs2_data&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:42</a>.0-42.0&gt; [0x2fceb70]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:42</a>.0-42.0&gt; [0x2fcee50] bits=&#39;00000000000000000000000000111110&#39;(32) range=[31:0] int=62
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:42</a>.0-42.0&gt; [0x2fcf000] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:43</a>.0-43.0&gt; [0x2fcece0] str=&#39;\shift_or&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:43</a>.0-43.0&gt; [0x2fcf1b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:43</a>.0-43.0&gt; [0x2fcf490] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:43</a>.0-43.0&gt; [0x2fcf640] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fcfc80]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fcf320] str=&#39;\rs1_data_xor_rs2_data&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fcf960]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fcffd0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fd00f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_BIT_XOR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fcfeb0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fd02c0] str=&#39;\rs1_data&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fd0470]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fd0770] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fd0920] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fd0600] str=&#39;\rs2_data&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fd0ad0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fd0dd0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fd0f80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd0c60]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd1130] str=&#39;\rs1_data_or_rs2_data&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd12a0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd1580] bits=&#39;00000000000000000000000000111110&#39;(32) range=[31:0] int=62
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd16f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd1410]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd18a0] str=&#39;\rs1_data&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd1a50]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd1d50] bits=&#39;00000000000000000000000000111110&#39;(32) range=[31:0] int=62
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd1f00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd1be0] str=&#39;\rs2_data&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd20b0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd23b0] bits=&#39;00000000000000000000000000111110&#39;(32) range=[31:0] int=62
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd2560] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd2710]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd2830] str=&#39;\shift_or&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd2950]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd2be0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd2d50] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd2a70]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd3200] str=&#39;\cin&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd2ec0] str=&#39;\rs1_data_or_rs2_data&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd3070]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd3370] bits=&#39;00000000000000000000000000111110&#39;(32) range=[31:0] int=62
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd3520] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd3720]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd3840] str=&#39;\spr_out&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd39b0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd3c90] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd3e00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_BIT_XOR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd3b20]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd3fd0] str=&#39;\rs1_data_xor_rs2_data&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd4180]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd4480] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd4630] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd4310] str=&#39;\shift_or&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd47e0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd4ae0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd4c90] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Warning: reg &#39;\spr_out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fcc6f0] str=&#39;\work_sparc_exu_aluspr&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:31</a>.0-31.0&gt; [0x2fcc960] str=&#39;\spr_out&#39; output reg basic_prep port=1 range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:39</a>.0-39.0&gt; [0x2fccc30] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:39</a>.0-39.0&gt; [0x2fcd150] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:39</a>.0-39.0&gt; [0x2fcd3a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:33</a>.0-33.0&gt; [0x2fcd550] str=&#39;\rs1_data&#39; input basic_prep port=2 range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:36</a>.0-36.0&gt; [0x2fcd670] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:36</a>.0-36.0&gt; [0x2fcd8d0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:36</a>.0-36.0&gt; [0x2fcda80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:33</a>.0-33.0&gt; [0x2fcd790] str=&#39;\rs2_data&#39; input basic_prep port=3 range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:37</a>.0-37.0&gt; [0x2fcdc30] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:37</a>.0-37.0&gt; [0x2fcdf50] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:37</a>.0-37.0&gt; [0x2fce100] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:33</a>.0-33.0&gt; [0x2fcddc0] str=&#39;\cin&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:41</a>.0-41.0&gt; [0x2fce340] str=&#39;\rs1_data_xor_rs2_data&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:41</a>.0-41.0&gt; [0x2fce480] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:41</a>.0-41.0&gt; [0x2fce7c0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:41</a>.0-41.0&gt; [0x2fce970] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:42</a>.0-42.0&gt; [0x2fce630] str=&#39;\rs1_data_or_rs2_data&#39; basic_prep range=[62:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:42</a>.0-42.0&gt; [0x2fceb70] basic_prep range=[62:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:42</a>.0-42.0&gt; [0x2fcee50] bits=&#39;00000000000000000000000000111110&#39;(32) basic_prep range=[31:0] int=62
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:42</a>.0-42.0&gt; [0x2fcf000] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:43</a>.0-43.0&gt; [0x2fcece0] str=&#39;\shift_or&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:43</a>.0-43.0&gt; [0x2fcf1b0] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:43</a>.0-43.0&gt; [0x2fcf490] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:43</a>.0-43.0&gt; [0x2fcf640] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fcfc80] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fcf320 -&gt; 0x2fce340] str=&#39;\rs1_data_xor_rs2_data&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fcf960] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fcffd0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fd00f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_BIT_XOR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fcfeb0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fd02c0 -&gt; 0x2fcd550] str=&#39;\rs1_data&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fd0470] basic_prep range=[63:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fd0770] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fd0920] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fd0600 -&gt; 0x2fcd790] str=&#39;\rs2_data&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fd0ad0] basic_prep range=[63:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fd0dd0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&gt; [0x2fd0f80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd0c60] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd1130 -&gt; 0x2fce630] str=&#39;\rs1_data_or_rs2_data&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd12a0] basic_prep range=[62:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd1580] bits=&#39;00000000000000000000000000111110&#39;(32) basic_prep range=[31:0] int=62
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd16f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd1410] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd18a0 -&gt; 0x2fcd550] str=&#39;\rs1_data&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd1a50] basic_prep range=[62:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd1d50] bits=&#39;00000000000000000000000000111110&#39;(32) basic_prep range=[31:0] int=62
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd1f00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd1be0 -&gt; 0x2fcd790] str=&#39;\rs2_data&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd20b0] basic_prep range=[62:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd23b0] bits=&#39;00000000000000000000000000111110&#39;(32) basic_prep range=[31:0] int=62
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&gt; [0x2fd2560] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd2710] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd2830 -&gt; 0x2fcece0] str=&#39;\shift_or&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd2950] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd2be0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd2d50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd2a70] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd3200 -&gt; 0x2fcddc0] str=&#39;\cin&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd2ec0 -&gt; 0x2fce630] str=&#39;\rs1_data_or_rs2_data&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd3070] basic_prep range=[62:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd3370] bits=&#39;00000000000000000000000000111110&#39;(32) basic_prep range=[31:0] int=62
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:47</a>.0-47.0&gt; [0x2fd3520] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd3720] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd3840 -&gt; 0x2fcc960] str=&#39;\spr_out&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd39b0] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd3c90] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd3e00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_BIT_XOR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd3b20] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd3fd0 -&gt; 0x2fce340] str=&#39;\rs1_data_xor_rs2_data&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd4180] basic_prep range=[63:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd4480] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd4630] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd4310 -&gt; 0x2fcece0] str=&#39;\shift_or&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd47e0] basic_prep range=[63:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd4ae0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&gt; [0x2fd4c90] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_sparc_exu_aluspr

2.2. Analyzing design hierarchy..
Top module:  \work_sparc_exu_aluspr
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_sparc_exu_aluspr..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_sparc_exu_aluspr ===

   Number of wires:                 10
   Number of wire bits:            575
   Number of public wires:           7
   Number of public wire bits:     384
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $or                             1
     $xor                            2

8. Executing CHECK pass (checking for obvious problems).
checking module work_sparc_exu_aluspr..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_sparc_exu_aluspr&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;spr_out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        &#34;rs1_data&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
        },
        &#34;rs2_data&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193 ]
        },
        &#34;cin&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 194 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$or$<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000111111&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000111111&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000111111&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ],
            &#34;B&#34;: [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192 ],
            &#34;Y&#34;: [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257 ]
          }
        },
        &#34;$xor$<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$xor&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000001000000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000001000000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000001000000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
            &#34;B&#34;: [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193 ],
            &#34;Y&#34;: [ 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321 ]
          }
        },
        &#34;$xor$<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$xor&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000001000000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000001000000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000001000000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321 ],
            &#34;B&#34;: [ 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257 ],
            &#34;Y&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$or$<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&#34;
          }
        },
        &#34;$xor$<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$xor$<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&#34;
          }
        },
        &#34;cin&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 194 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:33</a>.0-33.0&#34;
          }
        },
        &#34;rs1_data&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:33</a>.0-33.0&#34;
          }
        },
        &#34;rs1_data_or_rs2_data&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:42</a>.0-42.0&#34;
          }
        },
        &#34;rs1_data_xor_rs2_data&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:41</a>.0-41.0&#34;
          }
        },
        &#34;rs2_data&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:33</a>.0-33.0&#34;
          }
        },
        &#34;shift_or&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:43</a>.0-43.0&#34;
          }
        },
        &#34;spr_out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:31</a>.0-31.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_sparc_exu_aluspr&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_sparc_exu_aluspr(spr_out, rs1_data, rs2_data, cin);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&#34; *)
  wire [62:0] _0_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&#34; *)
  wire [63:0] _1_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&#34; *)
  wire [63:0] _2_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:33</a>.0-33.0&#34; *)
  input cin;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:33</a>.0-33.0&#34; *)
  input [63:0] rs1_data;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:42</a>.0-42.0&#34; *)
  wire [62:0] rs1_data_or_rs2_data;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:41</a>.0-41.0&#34; *)
  wire [63:0] rs1_data_xor_rs2_data;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:33</a>.0-33.0&#34; *)
  input [63:0] rs2_data;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:43</a>.0-43.0&#34; *)
  wire [63:0] shift_or;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:31</a>.0-31.0&#34; *)
  output [63:0] spr_out;
  assign _0_ = rs1_data[62:0] | (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:46</a>.0-46.0&#34; *) rs2_data[62:0];
  assign _1_ = rs1_data ^ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:45</a>.0-45.0&#34; *) rs2_data;
  assign _2_ = rs1_data_xor_rs2_data ^ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluspr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluspr.v:49</a>.0-49.0&#34; *) shift_or;
  assign rs1_data_xor_rs2_data = _1_;
  assign rs1_data_or_rs2_data = _0_;
  assign shift_or = { rs1_data_or_rs2_data, cin };
  assign spr_out = _2_;
endmodule

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 82b6e83f44, CPU: user 0.01s system 0.01s, MEM: 14.99 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 39% 2x check (0 sec), 19% 2x write_json (0 sec), ...

</pre>
</body>