// Seed: 1126944738
module module_0 (
    input uwire id_0,
    input tri0  id_1
    , id_3
);
  wire id_4;
  assign module_1.id_4 = 0;
  wire [-1 : 1 'h0] id_5;
  assign {id_4} = id_1;
  logic id_6 = ~-1;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    output logic id_2,
    input supply1 id_3,
    input uwire id_4
);
  logic id_6 = (id_6) - id_0;
  always id_6 <= id_3;
  parameter id_7 = 1;
  assign id_2 = id_6;
  parameter id_8 = -1;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  always id_2 <= 1 || -1;
endmodule
