#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Dec 22 12:35:04 2023
# Process ID: 17312
# Current directory: C:/Users/chusl/Desktop/TOP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8088 C:\Users\chusl\Desktop\TOP\TOP.xpr
# Log file: C:/Users/chusl/Desktop/TOP/vivado.log
# Journal file: C:/Users/chusl/Desktop/TOP\vivado.jou
# Running On: LAPTOP-5T2MNOHM, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16951 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/chusl/Desktop/TOP/TOP.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/andri/OneDrive/Escritorio/SED/Trabajo mio/TOP' since last save.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/chusl/Desktop/TOP/TOP.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 1504.988 ; gain = 319.059
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'DESKTOP-NQ3Q5F2' and cannot be killed from host 'LAPTOP-5T2MNOHM'

launch_runs synth_1 -jobs 4
[Fri Dec 22 12:36:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/chusl/Desktop/TOP/TOP.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 22 12:37:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/chusl/Desktop/TOP/TOP.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2311.527 ; gain = 400.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top.vhd:23]
	Parameter password bound to: 4'b0100 
INFO: [Synth 8-3491] module 'comparador' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/src/comparador.vhd:7' bound to instance 'dut1' of component 'comparador' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top.vhd:134]
INFO: [Synth 8-638] synthesizing module 'comparador' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/src/comparador.vhd:17]
	Parameter password bound to: 4'b0100 
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/src/comparador.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'comparador' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/src/comparador.vhd:17]
	Parameter width bound to: 4 - type: integer 
	Parameter secuencia bound to: 1231 - type: integer 
INFO: [Synth 8-3491] module 'top_lb' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top_lb.vhd:5' bound to instance 'dut2' of component 'top_lb' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top.vhd:144]
INFO: [Synth 8-638] synthesizing module 'top_lb' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top_lb.vhd:24]
	Parameter width bound to: 4 - type: integer 
	Parameter secuencia bound to: 1231 - type: integer 
	Parameter secuencia bound to: 1231 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'secuencia_led' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_led.vhd:5' bound to instance 'dut11' of component 'secuencia_led' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top_lb.vhd:56]
INFO: [Synth 8-638] synthesizing module 'secuencia_led' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_led.vhd:18]
	Parameter secuencia bound to: 1231 - type: integer 
	Parameter width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_led.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'secuencia_led' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_led.vhd:18]
	Parameter width bound to: 4 - type: integer 
	Parameter secuencia bound to: 1231 - type: integer 
INFO: [Synth 8-3491] module 'secuencia_botones' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_botones.vhd:6' bound to instance 'dut0' of component 'secuencia_botones' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top_lb.vhd:67]
INFO: [Synth 8-638] synthesizing module 'secuencia_botones' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_botones.vhd:24]
	Parameter width bound to: 4 - type: integer 
	Parameter secuencia bound to: 1231 - type: integer 
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_botones.vhd:29]
WARNING: [Synth 8-614] signal 'end_game_s' is read in the process but is not in the sensitivity list [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_botones.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'secuencia_botones' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_botones.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top_lb' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top_lb.vhd:24]
	Parameter password bound to: 4'b0110 
INFO: [Synth 8-3491] module 'comparador' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/src/comparador.vhd:7' bound to instance 'dut3' of component 'comparador' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top.vhd:161]
INFO: [Synth 8-638] synthesizing module 'comparador__parameterized1' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/src/comparador.vhd:17]
	Parameter password bound to: 4'b0110 
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/src/comparador.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'comparador__parameterized1' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/src/comparador.vhd:17]
	Parameter width bound to: 7 - type: integer 
	Parameter secuencia bound to: 1231231 - type: integer 
INFO: [Synth 8-3491] module 'top_lb' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top_lb.vhd:5' bound to instance 'dut4' of component 'top_lb' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top.vhd:171]
INFO: [Synth 8-638] synthesizing module 'top_lb__parameterized1' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top_lb.vhd:24]
	Parameter width bound to: 7 - type: integer 
	Parameter secuencia bound to: 1231231 - type: integer 
	Parameter secuencia bound to: 1231231 - type: integer 
	Parameter width bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'secuencia_led' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_led.vhd:5' bound to instance 'dut11' of component 'secuencia_led' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top_lb.vhd:56]
INFO: [Synth 8-638] synthesizing module 'secuencia_led__parameterized1' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_led.vhd:18]
	Parameter secuencia bound to: 1231231 - type: integer 
	Parameter width bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_led.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'secuencia_led__parameterized1' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_led.vhd:18]
	Parameter width bound to: 7 - type: integer 
	Parameter secuencia bound to: 1231231 - type: integer 
INFO: [Synth 8-3491] module 'secuencia_botones' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_botones.vhd:6' bound to instance 'dut0' of component 'secuencia_botones' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top_lb.vhd:67]
INFO: [Synth 8-638] synthesizing module 'secuencia_botones__parameterized1' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_botones.vhd:24]
	Parameter width bound to: 7 - type: integer 
	Parameter secuencia bound to: 1231231 - type: integer 
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_botones.vhd:29]
WARNING: [Synth 8-614] signal 'end_game_s' is read in the process but is not in the sensitivity list [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_botones.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'secuencia_botones__parameterized1' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_botones.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top_lb__parameterized1' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top_lb.vhd:24]
	Parameter password bound to: 4'b0111 
INFO: [Synth 8-3491] module 'comparador' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/src/comparador.vhd:7' bound to instance 'dut5' of component 'comparador' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top.vhd:188]
INFO: [Synth 8-638] synthesizing module 'comparador__parameterized3' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/src/comparador.vhd:17]
	Parameter password bound to: 4'b0111 
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/src/comparador.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'comparador__parameterized3' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/src/comparador.vhd:17]
	Parameter width bound to: 9 - type: integer 
	Parameter secuencia bound to: 123123123 - type: integer 
INFO: [Synth 8-3491] module 'top_lb' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top_lb.vhd:5' bound to instance 'dut6' of component 'top_lb' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top.vhd:198]
INFO: [Synth 8-638] synthesizing module 'top_lb__parameterized3' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top_lb.vhd:24]
	Parameter width bound to: 9 - type: integer 
	Parameter secuencia bound to: 123123123 - type: integer 
	Parameter secuencia bound to: 123123123 - type: integer 
	Parameter width bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'secuencia_led' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_led.vhd:5' bound to instance 'dut11' of component 'secuencia_led' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top_lb.vhd:56]
INFO: [Synth 8-638] synthesizing module 'secuencia_led__parameterized3' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_led.vhd:18]
	Parameter secuencia bound to: 123123123 - type: integer 
	Parameter width bound to: 9 - type: integer 
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_led.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'secuencia_led__parameterized3' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_led.vhd:18]
	Parameter width bound to: 9 - type: integer 
	Parameter secuencia bound to: 123123123 - type: integer 
INFO: [Synth 8-3491] module 'secuencia_botones' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_botones.vhd:6' bound to instance 'dut0' of component 'secuencia_botones' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top_lb.vhd:67]
INFO: [Synth 8-638] synthesizing module 'secuencia_botones__parameterized3' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_botones.vhd:24]
	Parameter width bound to: 9 - type: integer 
	Parameter secuencia bound to: 123123123 - type: integer 
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_botones.vhd:29]
WARNING: [Synth 8-614] signal 'end_game_s' is read in the process but is not in the sensitivity list [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_botones.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'secuencia_botones__parameterized3' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/secuencia_botones.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top_lb__parameterized3' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top_lb.vhd:24]
INFO: [Synth 8-3491] module 'fsm' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/maquina_estados.vhd:4' bound to instance 'dut7' of component 'fsm' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top.vhd:214]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/maquina_estados.vhd:20]
INFO: [Synth 8-226] default block is never used [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/maquina_estados.vhd:47]
WARNING: [Synth 8-614] signal 'levelUP_s' is read in the process but is not in the sensitivity list [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/maquina_estados.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'fsm' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/maquina_estados.vhd:20]
	Parameter itime bound to: 666 - type: integer 
INFO: [Synth 8-3491] module 'Top_cuenta_decoder' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_cuenta_decoder.vhd:4' bound to instance 'dut8' of component 'Top_cuenta_decoder' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top.vhd:229]
INFO: [Synth 8-638] synthesizing module 'Top_cuenta_decoder' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_cuenta_decoder.vhd:22]
	Parameter itime bound to: 666 - type: integer 
INFO: [Synth 8-3491] module 'final_light' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/final_light.vhd:4' bound to instance 'final_lights' of component 'final_light' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_cuenta_decoder.vhd:84]
INFO: [Synth 8-638] synthesizing module 'final_light' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/final_light.vhd:12]
WARNING: [Synth 8-614] signal 'rgb_led_v' is read in the process but is not in the sensitivity list [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/final_light.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'final_light' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/final_light.vhd:12]
INFO: [Synth 8-3491] module 'level_counter' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/level_counter.vhd:5' bound to instance 'level_count' of component 'level_counter' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_cuenta_decoder.vhd:91]
INFO: [Synth 8-638] synthesizing module 'level_counter' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/level_counter.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'level_counter' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/level_counter.vhd:11]
	Parameter clk_o bound to: 200000000 - type: integer 
	Parameter clk_f bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Prescaler' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/prescaler.vhd:4' bound to instance 'final_lights_clk' of component 'Prescaler' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_cuenta_decoder.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Prescaler' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/prescaler.vhd:16]
	Parameter clk_o bound to: 200000000 - type: integer 
	Parameter clk_f bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Prescaler' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/prescaler.vhd:16]
	Parameter clk_o bound to: 200000000 - type: integer 
	Parameter clk_f bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Prescaler' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/prescaler.vhd:4' bound to instance 'to_user_clk' of component 'Prescaler' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_cuenta_decoder.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Prescaler__parameterized1' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/prescaler.vhd:16]
	Parameter clk_o bound to: 200000000 - type: integer 
	Parameter clk_f bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Prescaler__parameterized1' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/prescaler.vhd:16]
	Parameter clk_o bound to: 100000000 - type: integer 
	Parameter clk_f bound to: 180 - type: integer 
INFO: [Synth 8-3491] module 'Prescaler' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/prescaler.vhd:4' bound to instance 'to_refresh_clk' of component 'Prescaler' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_cuenta_decoder.vhd:119]
INFO: [Synth 8-638] synthesizing module 'Prescaler__parameterized3' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/prescaler.vhd:16]
	Parameter clk_o bound to: 100000000 - type: integer 
	Parameter clk_f bound to: 180 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Prescaler__parameterized3' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/prescaler.vhd:16]
	Parameter itime bound to: 666 - type: integer 
INFO: [Synth 8-3491] module 'cuenta' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/cuenta.vhd:7' bound to instance 'dut2' of component 'cuenta' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_cuenta_decoder.vhd:130]
INFO: [Synth 8-638] synthesizing module 'cuenta' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/cuenta.vhd:20]
	Parameter itime bound to: 666 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cuenta' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/cuenta.vhd:20]
INFO: [Synth 8-3491] module 'Top_decoder' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_decoder.vhd:13' bound to instance 'dut3' of component 'Top_decoder' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_cuenta_decoder.vhd:144]
INFO: [Synth 8-638] synthesizing module 'Top_decoder' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_decoder.vhd:23]
WARNING: [Synth 8-614] signal 'level' is read in the process but is not in the sensitivity list [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_decoder.vhd:68]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/decoder.vhd:5' bound to instance 'd' of component 'decoder' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_decoder.vhd:87]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/decoder.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'decoder' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/decoder.vhd:11]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/decoder.vhd:5' bound to instance 'd' of component 'decoder' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_decoder.vhd:87]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/decoder.vhd:5' bound to instance 'd' of component 'decoder' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_decoder.vhd:87]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/decoder.vhd:5' bound to instance 'd' of component 'decoder' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_decoder.vhd:87]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/decoder.vhd:5' bound to instance 'd' of component 'decoder' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_decoder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'Top_decoder' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_decoder.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Top_cuenta_decoder' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/Top_cuenta_decoder.vhd:22]
	Parameter clk_o bound to: 200000000 - type: integer 
	Parameter clk_f bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Prescaler' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/TOP_CUENTA_DECODER_FINAL/prescaler.vhd:4' bound to instance 'dut14' of component 'Prescaler' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top.vhd:245]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/SYNCHRNZR.vhd:3' bound to instance 'dut15' of component 'SYNCHRNZR' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top.vhd:255]
INFO: [Synth 8-638] synthesizing module 'SYNCHRNZR' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/SYNCHRNZR.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'SYNCHRNZR' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/SYNCHRNZR.vhd:10]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/EDGEDTCTR.vhd:3' bound to instance 'dut16' of component 'EDGEDTCTR' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top.vhd:260]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/EDGEDTCTR.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/EDGEDTCTR.vhd:9]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/SYNCHRNZR.vhd:3' bound to instance 'dut17' of component 'SYNCHRNZR' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top.vhd:268]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/EDGEDTCTR.vhd:3' bound to instance 'dut18' of component 'EDGEDTCTR' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top.vhd:274]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/SYNCHRNZR.vhd:3' bound to instance 'dut19' of component 'SYNCHRNZR' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top.vhd:281]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/EDGEDTCTR.vhd:3' bound to instance 'dut20' of component 'EDGEDTCTR' [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/Users/chusl/Desktop/TOP/TOP.srcs/sources_1/imports/Trabajo mio/SED/FPGA/src/top.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2413.996 ; gain = 503.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2413.996 ; gain = 503.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2413.996 ; gain = 503.055
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2413.996 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chusl/Desktop/TOP/TOP.srcs/constrs_1/imports/Lab_mio/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'ligth_j2[2]'. [C:/Users/chusl/Desktop/TOP/TOP.srcs/constrs_1/imports/Lab_mio/Nexys-4-DDR-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chusl/Desktop/TOP/TOP.srcs/constrs_1/imports/Lab_mio/Nexys-4-DDR-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ligth_j2[1]'. [C:/Users/chusl/Desktop/TOP/TOP.srcs/constrs_1/imports/Lab_mio/Nexys-4-DDR-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chusl/Desktop/TOP/TOP.srcs/constrs_1/imports/Lab_mio/Nexys-4-DDR-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ligth_j2[0]'. [C:/Users/chusl/Desktop/TOP/TOP.srcs/constrs_1/imports/Lab_mio/Nexys-4-DDR-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chusl/Desktop/TOP/TOP.srcs/constrs_1/imports/Lab_mio/Nexys-4-DDR-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/chusl/Desktop/TOP/TOP.srcs/constrs_1/imports/Lab_mio/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2505.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2559.242 ; gain = 648.301
87 Infos, 18 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.242 ; gain = 1015.617
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/chusl/Desktop/TOP/TOP.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/chusl/Desktop/TOP/TOP.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 4
[Fri Dec 22 12:50:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/chusl/Desktop/TOP/TOP.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 22 12:52:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/chusl/Desktop/TOP/TOP.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/chusl/Desktop/TOP/TOP.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/chusl/Desktop/TOP/TOP.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 4
[Fri Dec 22 13:07:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/chusl/Desktop/TOP/TOP.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 22 13:08:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/chusl/Desktop/TOP/TOP.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/chusl/Desktop/TOP/TOP.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/chusl/Desktop/TOP/TOP.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 22 13:10:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/chusl/Desktop/TOP/TOP.runs/synth_1/runme.log
[Fri Dec 22 13:10:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/chusl/Desktop/TOP/TOP.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/chusl/Desktop/TOP/TOP.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/chusl/Desktop/TOP/TOP.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 22 13:14:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/chusl/Desktop/TOP/TOP.runs/synth_1/runme.log
[Fri Dec 22 13:14:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/chusl/Desktop/TOP/TOP.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2598.984 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.639 . Memory (MB): peak = 2965.137 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.639 . Memory (MB): peak = 2965.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2965.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3064.113 ; gain = 465.129
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
startgroup
set_property BITSTREAM.GENERAL.COMPRESS TRUE [get_designs impl_1]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [get_designs impl_1]
set_property config_mode SPIx4 [current_design]
endgroup
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est desactivado.
ECHO est desactivado.

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est desactivado.
ECHO est desactivado.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-17:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3252.746 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE3A68A
set_property PROGRAM.FILE {C:/Users/chusl/Desktop/TOP/TOP.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/chusl/Desktop/TOP/TOP.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
