// Generated automatically via PyRTL
// As one initial test of synthesis, map to FPGA with:
//   yosys -p "synth_xilinx -top toplevel" thisfile.v

module toplevel(clk, rst, float_a, float_b, out4026);
    input clk;
    input rst;
    input[7:0] float_a;
    input[7:0] float_b;
    output[7:0] out4026;

    wire[6:0] const_760_73;
    wire const_761_0;
    wire const_762_0;
    wire const_763_0;
    wire[6:0] const_764_127;
    wire[6:0] const_765_127;
    wire[6:0] const_766_0;
    wire tmp4022;
    wire tmp4023;
    wire[6:0] tmp4024;
    wire[6:0] tmp4025;
    wire[7:0] tmp4026;
    wire tmp4027;
    wire[6:0] tmp4028;
    wire[6:0] tmp4029;
    wire[6:0] tmp4030;
    wire[6:0] tmp4031;
    wire[6:0] tmp4032;
    wire[6:0] tmp4033;
    wire[6:0] tmp4034;
    wire[5:0] tmp4035;
    wire tmp4036;
    wire[6:0] tmp4037;
    wire[6:0] tmp4038;
    wire tmp4039;
    wire tmp4040;
    wire tmp4041;
    wire tmp4042;
    wire tmp4043;
    wire tmp4044;
    wire tmp4045;
    wire[6:0] tmp4046;
    wire tmp4047;
    wire tmp4048;
    wire tmp4049;
    wire tmp4050;
    wire tmp4051;
    wire tmp4052;
    wire tmp4053;
    wire tmp4054;
    wire tmp4055;
    wire tmp4056;
    wire tmp4057;
    wire tmp4058;
    wire tmp4059;
    wire tmp4060;
    wire tmp4061;
    wire tmp4062;
    wire tmp4063;
    wire tmp4064;
    wire tmp4065;
    wire tmp4066;
    wire tmp4067;
    wire tmp4068;
    wire tmp4069;
    wire tmp4070;
    wire tmp4071;
    wire tmp4072;
    wire tmp4073;
    wire tmp4074;
    wire tmp4075;
    wire tmp4076;
    wire tmp4077;
    wire tmp4078;
    wire tmp4079;
    wire tmp4080;
    wire tmp4081;
    wire tmp4082;
    wire tmp4083;
    wire tmp4084;
    wire tmp4085;
    wire tmp4086;
    wire tmp4087;
    wire tmp4088;
    wire tmp4089;
    wire[7:0] tmp4090;
    wire tmp4091;
    wire[7:0] tmp4092;
    wire[7:0] tmp4093;
    wire tmp4094;
    wire[8:0] tmp4095;
    wire[1:0] tmp4096;
    wire[6:0] tmp4097;
    wire tmp4098;
    wire tmp4099;
    wire[6:0] tmp4100;
    wire tmp4101;
    wire[6:0] tmp4102;
    wire[6:0] tmp4103;
    wire[7:0] tmp4104;

    // Combinational
    assign const_760_73 = 73;
    assign const_761_0 = 0;
    assign const_762_0 = 0;
    assign const_763_0 = 0;
    assign const_764_127 = 127;
    assign const_765_127 = 127;
    assign const_766_0 = 0;
    assign out4026 = tmp4026;
    assign tmp4022 = {float_a[7]};
    assign tmp4023 = {float_b[7]};
    assign tmp4024 = {float_a[6], float_a[5], float_a[4], float_a[3], float_a[2], float_a[1], float_a[0]};
    assign tmp4025 = {float_b[6], float_b[5], float_b[4], float_b[3], float_b[2], float_b[1], float_b[0]};
    assign tmp4026 = tmp4104;
    assign tmp4027 = tmp4022 ^ tmp4023;
    assign tmp4028 = tmp4024 ^ tmp4025;
    assign tmp4029 = tmp4028 ^ const_760_73;
    assign tmp4030 = tmp4024 | tmp4025;
    assign tmp4031 = tmp4024 | const_760_73;
    assign tmp4032 = tmp4030 & tmp4031;
    assign tmp4033 = tmp4025 | const_760_73;
    assign tmp4034 = tmp4032 & tmp4033;
    assign tmp4035 = {tmp4029[6], tmp4029[5], tmp4029[4], tmp4029[3], tmp4029[2], tmp4029[1]};
    assign tmp4036 = {const_761_0};
    assign tmp4037 = {tmp4036, tmp4035};
    assign tmp4038 = tmp4037 ^ tmp4034;
    assign tmp4039 = {tmp4038[0]};
    assign tmp4040 = {tmp4038[1]};
    assign tmp4041 = {tmp4038[2]};
    assign tmp4042 = {tmp4038[3]};
    assign tmp4043 = {tmp4038[4]};
    assign tmp4044 = {tmp4038[5]};
    assign tmp4045 = {tmp4038[6]};
    assign tmp4046 = tmp4037 & tmp4034;
    assign tmp4047 = {tmp4046[0]};
    assign tmp4048 = {tmp4046[1]};
    assign tmp4049 = {tmp4046[2]};
    assign tmp4050 = {tmp4046[3]};
    assign tmp4051 = {tmp4046[4]};
    assign tmp4052 = {tmp4046[5]};
    assign tmp4053 = {tmp4046[6]};
    assign tmp4054 = tmp4045 & tmp4052;
    assign tmp4055 = tmp4053 | tmp4054;
    assign tmp4056 = tmp4045 & tmp4044;
    assign tmp4057 = tmp4044 & tmp4051;
    assign tmp4058 = tmp4052 | tmp4057;
    assign tmp4059 = tmp4044 & tmp4043;
    assign tmp4060 = tmp4043 & tmp4050;
    assign tmp4061 = tmp4051 | tmp4060;
    assign tmp4062 = tmp4043 & tmp4042;
    assign tmp4063 = tmp4042 & tmp4049;
    assign tmp4064 = tmp4050 | tmp4063;
    assign tmp4065 = tmp4042 & tmp4041;
    assign tmp4066 = tmp4041 & tmp4048;
    assign tmp4067 = tmp4049 | tmp4066;
    assign tmp4068 = tmp4041 & tmp4040;
    assign tmp4069 = tmp4040 & tmp4047;
    assign tmp4070 = tmp4048 | tmp4069;
    assign tmp4071 = tmp4056 & tmp4061;
    assign tmp4072 = tmp4055 | tmp4071;
    assign tmp4073 = tmp4056 & tmp4062;
    assign tmp4074 = tmp4059 & tmp4064;
    assign tmp4075 = tmp4058 | tmp4074;
    assign tmp4076 = tmp4059 & tmp4065;
    assign tmp4077 = tmp4062 & tmp4067;
    assign tmp4078 = tmp4061 | tmp4077;
    assign tmp4079 = tmp4062 & tmp4068;
    assign tmp4080 = tmp4065 & tmp4070;
    assign tmp4081 = tmp4064 | tmp4080;
    assign tmp4082 = tmp4068 & tmp4047;
    assign tmp4083 = tmp4067 | tmp4082;
    assign tmp4084 = tmp4073 & tmp4083;
    assign tmp4085 = tmp4072 | tmp4084;
    assign tmp4086 = tmp4076 & tmp4070;
    assign tmp4087 = tmp4075 | tmp4086;
    assign tmp4088 = tmp4079 & tmp4047;
    assign tmp4089 = tmp4078 | tmp4088;
    assign tmp4090 = {tmp4085, tmp4087, tmp4089, tmp4081, tmp4083, tmp4070, tmp4047, const_762_0};
    assign tmp4091 = {const_763_0};
    assign tmp4092 = {tmp4091, tmp4038};
    assign tmp4093 = tmp4090 ^ tmp4092;
    assign tmp4094 = {tmp4029[0]};
    assign tmp4095 = {tmp4093, tmp4094};
    assign tmp4096 = {tmp4095[8], tmp4095[7]};
    assign tmp4097 = {tmp4095[6], tmp4095[5], tmp4095[4], tmp4095[3], tmp4095[2], tmp4095[1], tmp4095[0]};
    assign tmp4098 = {tmp4096[1]};
    assign tmp4099 = {tmp4096[0]};
    assign tmp4100 = tmp4099 ? tmp4097 : const_766_0;
    assign tmp4101 = {tmp4096[0]};
    assign tmp4102 = tmp4101 ? const_765_127 : const_765_127;
    assign tmp4103 = tmp4098 ? tmp4102 : tmp4100;
    assign tmp4104 = {tmp4027, tmp4103};

endmodule

