{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1523340795709 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1523340795746 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523340795799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523340795799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523340795799 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1523340796406 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1523340796416 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523340796506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523340796506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523340796506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523340796506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523340796506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523340796506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523340796506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523340796506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523340796506 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1523340796506 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 14506 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523340796511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 14508 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523340796511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 14510 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523340796511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 14512 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523340796511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 14514 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523340796511 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1523340796511 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1523340796514 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1523340796535 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 217 " "No exact pin location assignment(s) for 2 pins of 217 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1523340797370 ""}
{ "Info" "ISTA_SDC_FOUND" "cam_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'cam_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1523340798044 ""}
{ "Info" "ISTA_SDC_FOUND" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc " "Reading SDC File: 'cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1523340798056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cam_soc_nios2_qsys_0_cpu.sdc 46 *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_break:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at cam_soc_nios2_qsys_0_cpu.sdc(46): *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_break:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523340798058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cam_soc_nios2_qsys_0_cpu.sdc 46 *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_tck:the_cam_soc_nios2_qsys_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at cam_soc_nios2_qsys_0_cpu.sdc(46): *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_tck:the_cam_soc_nios2_qsys_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523340798059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cam_soc_nios2_qsys_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at cam_soc_nios2_qsys_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_jtag_sr*\]" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1523340798059 ""}  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523340798059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cam_soc_nios2_qsys_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at cam_soc_nios2_qsys_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523340798060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cam_soc_nios2_qsys_0_cpu.sdc 47 *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at cam_soc_nios2_qsys_0_cpu.sdc(47): *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523340798060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cam_soc_nios2_qsys_0_cpu.sdc 47 *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_tck:the_cam_soc_nios2_qsys_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at cam_soc_nios2_qsys_0_cpu.sdc(47): *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_tck:the_cam_soc_nios2_qsys_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523340798061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cam_soc_nios2_qsys_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at cam_soc_nios2_qsys_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1523340798061 ""}  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523340798061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cam_soc_nios2_qsys_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at cam_soc_nios2_qsys_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523340798061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cam_soc_nios2_qsys_0_cpu.sdc 48 *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at cam_soc_nios2_qsys_0_cpu.sdc(48): *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523340798062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cam_soc_nios2_qsys_0_cpu.sdc 48 *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_tck:the_cam_soc_nios2_qsys_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at cam_soc_nios2_qsys_0_cpu.sdc(48): *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_tck:the_cam_soc_nios2_qsys_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523340798062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cam_soc_nios2_qsys_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at cam_soc_nios2_qsys_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1523340798063 ""}  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523340798063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cam_soc_nios2_qsys_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at cam_soc_nios2_qsys_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523340798063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cam_soc_nios2_qsys_0_cpu.sdc 49 *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at cam_soc_nios2_qsys_0_cpu.sdc(49): *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523340798063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cam_soc_nios2_qsys_0_cpu.sdc 49 *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_tck:the_cam_soc_nios2_qsys_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at cam_soc_nios2_qsys_0_cpu.sdc(49): *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_tck:the_cam_soc_nios2_qsys_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523340798064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cam_soc_nios2_qsys_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at cam_soc_nios2_qsys_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1523340798064 ""}  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523340798064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cam_soc_nios2_qsys_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at cam_soc_nios2_qsys_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523340798064 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cam_soc_nios2_qsys_0_cpu.sdc 50 *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at cam_soc_nios2_qsys_0_cpu.sdc(50): *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523340798065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cam_soc_nios2_qsys_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at cam_soc_nios2_qsys_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$cam_soc_nios2_qsys_0_cpu_jtag_sr*\]" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1523340798065 ""}  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523340798065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cam_soc_nios2_qsys_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at cam_soc_nios2_qsys_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523340798065 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cam_soc_nios2_qsys_0_cpu.sdc 51 *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_tck:the_cam_soc_nios2_qsys_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at cam_soc_nios2_qsys_0_cpu.sdc(51): *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_tck:the_cam_soc_nios2_qsys_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523340798066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cam_soc_nios2_qsys_0_cpu.sdc 51 *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at cam_soc_nios2_qsys_0_cpu.sdc(51): *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523340798067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cam_soc_nios2_qsys_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at cam_soc_nios2_qsys_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$cam_soc_nios2_qsys_0_cpu_jtag_sr*    -to *\$cam_soc_nios2_qsys_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$cam_soc_nios2_qsys_0_cpu_jtag_sr*    -to *\$cam_soc_nios2_qsys_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1523340798067 ""}  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523340798067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cam_soc_nios2_qsys_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at cam_soc_nios2_qsys_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523340798067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cam_soc_nios2_qsys_0_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at cam_soc_nios2_qsys_0_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523340798068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cam_soc_nios2_qsys_0_cpu.sdc 52 *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at cam_soc_nios2_qsys_0_cpu.sdc(52): *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523340798069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cam_soc_nios2_qsys_0_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at cam_soc_nios2_qsys_0_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$cam_soc_nios2_qsys_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$cam_soc_nios2_qsys_0_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1523340798069 ""}  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523340798069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cam_soc_nios2_qsys_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at cam_soc_nios2_qsys_0_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523340798069 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cam_soc_nios2_qsys_0_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at cam_soc_nios2_qsys_0_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523340798070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cam_soc_nios2_qsys_0_cpu.sdc 53 *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at cam_soc_nios2_qsys_0_cpu.sdc(53): *cam_soc_nios2_qsys_0_cpu:*\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523340798071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cam_soc_nios2_qsys_0_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at cam_soc_nios2_qsys_0_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$cam_soc_nios2_qsys_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$cam_soc_nios2_qsys_0_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1523340798071 ""}  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523340798071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cam_soc_nios2_qsys_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at cam_soc_nios2_qsys_0_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523340798071 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1523340798072 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1523340798100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1523340798101 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1523340798103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523340798225 ""}  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 17 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 14489 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523340798225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Image_Input:Inoutmodule\|VGA_Clk  " "Automatically promoted node Image_Input:Inoutmodule\|VGA_Clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523340798225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Image_Input:Inoutmodule\|encryptor:encryption_module1\|always0~0 " "Destination node Image_Input:Inoutmodule\|encryptor:encryption_module1\|always0~0" {  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Image_Input:Inoutmodule|encryptor:encryption_module1|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 1608 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523340798225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Image_Input:Inoutmodule\|VGA_Clk~0 " "Destination node Image_Input:Inoutmodule\|VGA_Clk~0" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/Image_mod.sv" 33 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Image_Input:Inoutmodule|VGA_Clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 2707 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523340798225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cam_xclk~output " "Destination node Cam_xclk~output" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 32 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cam_xclk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 14289 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523340798225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 41 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_CLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 14314 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523340798225 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1523340798225 ""}  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/Image_mod.sv" 33 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Image_Input:Inoutmodule|VGA_Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 991 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523340798225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Image_Input:Inoutmodule\|encryptor:encryption_module1\|always0~0  " "Automatically promoted node Image_Input:Inoutmodule\|encryptor:encryption_module1\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523340798225 ""}  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Image_Input:Inoutmodule|encryptor:encryption_module1|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 1608 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523340798225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SCCB_clk  " "Automatically promoted node SCCB_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523340798225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCCB_clk~0 " "Destination node SCCB_clk~0" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 175 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SCCB_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 2141 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523340798225 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1523340798225 ""}  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 175 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SCCB_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 1027 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523340798225 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1523340799073 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523340799075 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523340799075 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523340799079 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523340799081 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1523340799086 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1523340799086 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1523340799087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1523340799232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1523340799235 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1523340799235 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1523340799303 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1523340799303 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1523340799303 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 15 41 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523340799305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 62 1 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 62 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523340799305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 27 46 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523340799305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 46 25 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 46 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523340799305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 22 43 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523340799305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523340799305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 10 62 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523340799305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 29 42 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523340799305 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1523340799305 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1523340799305 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523340799508 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1523340799514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1523340805204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523340805893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1523340805965 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1523340830470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523340830470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1523340831327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 11 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1523340843976 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1523340843976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:30 " "Fitter routing operations ending: elapsed time is 00:00:30" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523340864494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1523340864495 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1523340864495 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.56 " "Total time spent on timing analysis during the Fitter is 3.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1523340864624 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523340864745 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523340865698 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523340865750 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523340866644 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523340868083 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "48 " "Following 48 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[0\] a permanently disabled " "Pin sdram_wire_dq\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[0\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 201 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[1\] a permanently disabled " "Pin sdram_wire_dq\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[1\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 202 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[2\] a permanently disabled " "Pin sdram_wire_dq\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[2\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 203 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[3\] a permanently disabled " "Pin sdram_wire_dq\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[3\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 204 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[4\] a permanently disabled " "Pin sdram_wire_dq\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[4\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 205 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[5\] a permanently disabled " "Pin sdram_wire_dq\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[5\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 206 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[6\] a permanently disabled " "Pin sdram_wire_dq\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[6\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 207 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[7\] a permanently disabled " "Pin sdram_wire_dq\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[7\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 208 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[8\] a permanently disabled " "Pin sdram_wire_dq\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[8\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 209 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[9\] a permanently disabled " "Pin sdram_wire_dq\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[9\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 210 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[10\] a permanently disabled " "Pin sdram_wire_dq\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[10\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 211 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[11\] a permanently disabled " "Pin sdram_wire_dq\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[11\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 212 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[12\] a permanently disabled " "Pin sdram_wire_dq\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[12\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 213 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[13\] a permanently disabled " "Pin sdram_wire_dq\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[13\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 214 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[14\] a permanently disabled " "Pin sdram_wire_dq\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[14\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 215 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[15\] a permanently disabled " "Pin sdram_wire_dq\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[15\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 216 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[16\] a permanently disabled " "Pin sdram_wire_dq\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[16] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[16\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 217 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[17\] a permanently disabled " "Pin sdram_wire_dq\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[17] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[17\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 218 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[18\] a permanently disabled " "Pin sdram_wire_dq\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[18] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[18\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 219 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[19\] a permanently disabled " "Pin sdram_wire_dq\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[19] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[19\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 220 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[20\] a permanently disabled " "Pin sdram_wire_dq\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[20] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[20\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 221 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[21\] a permanently disabled " "Pin sdram_wire_dq\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[21] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[21\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 222 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[22\] a permanently disabled " "Pin sdram_wire_dq\[22\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[22] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[22\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 223 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[23\] a permanently disabled " "Pin sdram_wire_dq\[23\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[23] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[23\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 224 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[24\] a permanently disabled " "Pin sdram_wire_dq\[24\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[24] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[24\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 225 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[25\] a permanently disabled " "Pin sdram_wire_dq\[25\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[25] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[25\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 226 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[26\] a permanently disabled " "Pin sdram_wire_dq\[26\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[26] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[26\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 227 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[27\] a permanently disabled " "Pin sdram_wire_dq\[27\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[27] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[27\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 228 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[28\] a permanently disabled " "Pin sdram_wire_dq\[28\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[28] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[28\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 229 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[29\] a permanently disabled " "Pin sdram_wire_dq\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[29] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[29\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 230 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[30\] a permanently disabled " "Pin sdram_wire_dq\[30\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[30] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[30\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 231 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[31\] a permanently disabled " "Pin sdram_wire_dq\[31\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[31] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[31\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 62 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 232 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 114 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 115 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 116 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 117 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 118 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 119 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 120 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 121 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 122 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 123 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 124 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 125 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 126 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 127 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 128 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 129 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1523340868605 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1523340868605 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/output_files/test.fit.smsg " "Generated suppressed messages file C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1523340868781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "983 " "Peak virtual memory: 983 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523340869679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 01:14:29 2018 " "Processing ended: Tue Apr 10 01:14:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523340869679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523340869679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523340869679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523340869679 ""}
