<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/umc_v8_10.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - umc_v8_10.c<span style="font-size: 80%;"> (source / <a href="umc_v8_10.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">115</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-12-09 01:23:36</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">9</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2022 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &quot;umc_v8_10.h&quot;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &quot;amdgpu_ras.h&quot;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &quot;amdgpu_umc.h&quot;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;umc/umc_8_10_0_offset.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;umc/umc_8_10_0_sh_mask.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span>            : #define UMC_8_NODE_DIST   0x800000</a>
<a name="31"><span class="lineNum">      31 </span>            : #define UMC_8_INST_DIST   0x4000</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            : struct channelnum_map_colbit {</a>
<a name="34"><span class="lineNum">      34 </span>            :         uint32_t channel_num;</a>
<a name="35"><span class="lineNum">      35 </span>            :         uint32_t col_bit;</a>
<a name="36"><span class="lineNum">      36 </span>            : };</a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            : const struct channelnum_map_colbit umc_v8_10_channelnum_map_colbit_table[] = {</a>
<a name="39"><span class="lineNum">      39 </span>            :         {24, 13},</a>
<a name="40"><span class="lineNum">      40 </span>            :         {20, 13},</a>
<a name="41"><span class="lineNum">      41 </span>            :         {16, 12},</a>
<a name="42"><span class="lineNum">      42 </span>            :         {14, 12},</a>
<a name="43"><span class="lineNum">      43 </span>            :         {12, 12},</a>
<a name="44"><span class="lineNum">      44 </span>            :         {10, 12},</a>
<a name="45"><span class="lineNum">      45 </span>            :         {6,  11},</a>
<a name="46"><span class="lineNum">      46 </span>            : };</a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span>            : const uint32_t</a>
<a name="49"><span class="lineNum">      49 </span>            :         umc_v8_10_channel_idx_tbl[]</a>
<a name="50"><span class="lineNum">      50 </span>            :                                 [UMC_V8_10_UMC_INSTANCE_NUM]</a>
<a name="51"><span class="lineNum">      51 </span>            :                                 [UMC_V8_10_CHANNEL_INSTANCE_NUM] = {</a>
<a name="52"><span class="lineNum">      52 </span>            :            {{16, 18}, {17, 19}},</a>
<a name="53"><span class="lineNum">      53 </span>            :            {{15, 11}, {3,   7}},</a>
<a name="54"><span class="lineNum">      54 </span>            :            {{1,   5}, {13,  9}},</a>
<a name="55"><span class="lineNum">      55 </span>            :            {{23, 21}, {22, 20}},</a>
<a name="56"><span class="lineNum">      56 </span>            :            {{0,   4}, {12,  8}},</a>
<a name="57"><span class="lineNum">      57 </span>            :            {{14, 10}, {2,   6}}</a>
<a name="58"><span class="lineNum">      58 </span>            :         };</a>
<a name="59"><span class="lineNum">      59 </span>            : </a>
<a name="60"><span class="lineNum">      60 </span>            : static inline uint32_t get_umc_v8_10_reg_offset(struct amdgpu_device *adev,</a>
<a name="61"><span class="lineNum">      61 </span>            :                                             uint32_t node_inst,</a>
<a name="62"><span class="lineNum">      62 </span>            :                                             uint32_t umc_inst,</a>
<a name="63"><span class="lineNum">      63 </span>            :                                             uint32_t ch_inst)</a>
<a name="64"><span class="lineNum">      64 </span>            : {</a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :         return adev-&gt;umc.channel_offs * ch_inst + UMC_8_INST_DIST * umc_inst +</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :                 UMC_8_NODE_DIST * node_inst;</span></a>
<a name="67"><span class="lineNum">      67 </span>            : }</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span>            : static void umc_v8_10_clear_error_count_per_channel(struct amdgpu_device *adev,</a>
<a name="70"><span class="lineNum">      70 </span>            :                                         uint32_t umc_reg_offset)</a>
<a name="71"><span class="lineNum">      71 </span>            : {</a>
<a name="72"><span class="lineNum">      72 </span>            :         uint32_t ecc_err_cnt_addr;</a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 :         ecc_err_cnt_addr =</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(UMC, 0, regUMCCH0_0_GeccErrCnt);</span></a>
<a name="76"><span class="lineNum">      76 </span>            : </a>
<a name="77"><span class="lineNum">      77 </span>            :         /* clear error count */</a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :         WREG32_PCIE((ecc_err_cnt_addr + umc_reg_offset) * 4,</span></a>
<a name="79"><span class="lineNum">      79 </span>            :                         UMC_V8_10_CE_CNT_INIT);</a>
<a name="80"><span class="lineNum">      80 </span>            : }</a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 : static void umc_v8_10_clear_error_count(struct amdgpu_device *adev)</span></a>
<a name="83"><span class="lineNum">      83 </span>            : {</a>
<a name="84"><span class="lineNum">      84 </span><span class="lineNoCov">          0 :         uint32_t node_inst       = 0;</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineNoCov">          0 :         uint32_t umc_inst        = 0;</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :         uint32_t ch_inst         = 0;</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineNoCov">          0 :         uint32_t umc_reg_offset  = 0;</span></a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :         LOOP_UMC_EACH_NODE_INST_AND_CH(node_inst, umc_inst, ch_inst) {</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 :                 umc_reg_offset = get_umc_v8_10_reg_offset(adev,</span></a>
<a name="91"><span class="lineNum">      91 </span>            :                                                 node_inst,</a>
<a name="92"><span class="lineNum">      92 </span>            :                                                 umc_inst,</a>
<a name="93"><span class="lineNum">      93 </span>            :                                                 ch_inst);</a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span><span class="lineNoCov">          0 :                 umc_v8_10_clear_error_count_per_channel(adev,</span></a>
<a name="96"><span class="lineNum">      96 </span>            :                                                 umc_reg_offset);</a>
<a name="97"><span class="lineNum">      97 </span>            :         }</a>
<a name="98"><span class="lineNum">      98 </span><span class="lineNoCov">          0 : }</span></a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span><span class="lineNoCov">          0 : static void umc_v8_10_query_correctable_error_count(struct amdgpu_device *adev,</span></a>
<a name="101"><span class="lineNum">     101 </span>            :                                                    uint32_t umc_reg_offset,</a>
<a name="102"><span class="lineNum">     102 </span>            :                                                    unsigned long *error_count)</a>
<a name="103"><span class="lineNum">     103 </span>            : {</a>
<a name="104"><span class="lineNum">     104 </span>            :         uint64_t mc_umc_status;</a>
<a name="105"><span class="lineNum">     105 </span>            :         uint32_t mc_umc_status_addr;</a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span>            :         /* UMC 8_10 registers */</a>
<a name="108"><span class="lineNum">     108 </span><span class="lineNoCov">          0 :         mc_umc_status_addr =</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(UMC, 0, regMCA_UMC_UMC0_MCUMC_STATUST0);</span></a>
<a name="110"><span class="lineNum">     110 </span>            : </a>
<a name="111"><span class="lineNum">     111 </span>            :         /* Rely on MCUMC_STATUS for correctable error counter</a>
<a name="112"><span class="lineNum">     112 </span>            :          * MCUMC_STATUS is a 64 bit register</a>
<a name="113"><span class="lineNum">     113 </span>            :          */</a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 :         mc_umc_status = RREG64_PCIE((mc_umc_status_addr + umc_reg_offset) * 4);</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :         if (REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, Val) == 1 &amp;&amp;</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :             REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, CECC) == 1)</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineNoCov">          0 :                 *error_count += 1;</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 : }</span></a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 : static void umc_v8_10_query_uncorrectable_error_count(struct amdgpu_device *adev,</span></a>
<a name="121"><span class="lineNum">     121 </span>            :                                                       uint32_t umc_reg_offset,</a>
<a name="122"><span class="lineNum">     122 </span>            :                                                       unsigned long *error_count)</a>
<a name="123"><span class="lineNum">     123 </span>            : {</a>
<a name="124"><span class="lineNum">     124 </span>            :         uint64_t mc_umc_status;</a>
<a name="125"><span class="lineNum">     125 </span>            :         uint32_t mc_umc_status_addr;</a>
<a name="126"><span class="lineNum">     126 </span>            : </a>
<a name="127"><span class="lineNum">     127 </span><span class="lineNoCov">          0 :         mc_umc_status_addr = SOC15_REG_OFFSET(UMC, 0, regMCA_UMC_UMC0_MCUMC_STATUST0);</span></a>
<a name="128"><span class="lineNum">     128 </span>            : </a>
<a name="129"><span class="lineNum">     129 </span>            :         /* Check the MCUMC_STATUS. */</a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :         mc_umc_status = RREG64_PCIE((mc_umc_status_addr + umc_reg_offset) * 4);</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :         if ((REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, Val) == 1) &amp;&amp;</span></a>
<a name="132"><span class="lineNum">     132 </span>            :             (REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, Deferred) == 1 ||</a>
<a name="133"><span class="lineNum">     133 </span>            :             REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, UECC) == 1 ||</a>
<a name="134"><span class="lineNum">     134 </span>            :             REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, PCC) == 1 ||</a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :             REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, UC) == 1 ||</span></a>
<a name="136"><span class="lineNum">     136 </span>            :             REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, TCC) == 1))</a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 :                 *error_count += 1;</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 : }</span></a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 : static void umc_v8_10_query_ras_error_count(struct amdgpu_device *adev,</span></a>
<a name="141"><span class="lineNum">     141 </span>            :                                            void *ras_error_status)</a>
<a name="142"><span class="lineNum">     142 </span>            : {</a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :         struct ras_err_data *err_data = (struct ras_err_data *)ras_error_status;</span></a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :         uint32_t node_inst       = 0;</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineNoCov">          0 :         uint32_t umc_inst        = 0;</span></a>
<a name="147"><span class="lineNum">     147 </span><span class="lineNoCov">          0 :         uint32_t ch_inst         = 0;</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 :         uint32_t umc_reg_offset  = 0;</span></a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 :         LOOP_UMC_EACH_NODE_INST_AND_CH(node_inst, umc_inst, ch_inst) {</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineNoCov">          0 :                 umc_reg_offset = get_umc_v8_10_reg_offset(adev,</span></a>
<a name="152"><span class="lineNum">     152 </span>            :                                                 node_inst,</a>
<a name="153"><span class="lineNum">     153 </span>            :                                                 umc_inst,</a>
<a name="154"><span class="lineNum">     154 </span>            :                                                 ch_inst);</a>
<a name="155"><span class="lineNum">     155 </span>            : </a>
<a name="156"><span class="lineNum">     156 </span><span class="lineNoCov">          0 :                 umc_v8_10_query_correctable_error_count(adev,</span></a>
<a name="157"><span class="lineNum">     157 </span>            :                                                 umc_reg_offset,</a>
<a name="158"><span class="lineNum">     158 </span>            :                                                 &amp;(err_data-&gt;ce_count));</a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :                 umc_v8_10_query_uncorrectable_error_count(adev,</span></a>
<a name="160"><span class="lineNum">     160 </span>            :                                                 umc_reg_offset,</a>
<a name="161"><span class="lineNum">     161 </span>            :                                                 &amp;(err_data-&gt;ue_count));</a>
<a name="162"><span class="lineNum">     162 </span>            :         }</a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :         umc_v8_10_clear_error_count(adev);</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 : }</span></a>
<a name="166"><span class="lineNum">     166 </span>            : </a>
<a name="167"><span class="lineNum">     167 </span>            : static uint32_t umc_v8_10_get_col_bit(uint32_t channel_num)</a>
<a name="168"><span class="lineNum">     168 </span>            : {</a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :         uint32_t t = 0;</span></a>
<a name="170"><span class="lineNum">     170 </span>            : </a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :         for (t = 0; t &lt; ARRAY_SIZE(umc_v8_10_channelnum_map_colbit_table); t++)</span></a>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 :                 if (channel_num == umc_v8_10_channelnum_map_colbit_table[t].channel_num)</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 :                         return umc_v8_10_channelnum_map_colbit_table[t].col_bit;</span></a>
<a name="174"><span class="lineNum">     174 </span>            : </a>
<a name="175"><span class="lineNum">     175 </span>            :         /* Failed to get col_bit. */</a>
<a name="176"><span class="lineNum">     176 </span>            :         return U32_MAX;</a>
<a name="177"><span class="lineNum">     177 </span>            : }</a>
<a name="178"><span class="lineNum">     178 </span>            : </a>
<a name="179"><span class="lineNum">     179 </span>            : /*</a>
<a name="180"><span class="lineNum">     180 </span>            :  * Mapping normal address to soc physical address in swizzle mode.</a>
<a name="181"><span class="lineNum">     181 </span>            :  */</a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 : static int umc_v8_10_swizzle_mode_na_to_pa(struct amdgpu_device *adev,</span></a>
<a name="183"><span class="lineNum">     183 </span>            :                                         uint32_t channel_idx,</a>
<a name="184"><span class="lineNum">     184 </span>            :                                         uint64_t na, uint64_t *soc_pa)</a>
<a name="185"><span class="lineNum">     185 </span>            : {</a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 :         uint32_t channel_num = UMC_V8_10_TOTAL_CHANNEL_NUM(adev);</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :         uint32_t col_bit = umc_v8_10_get_col_bit(channel_num);</span></a>
<a name="188"><span class="lineNum">     188 </span>            :         uint64_t tmp_addr;</a>
<a name="189"><span class="lineNum">     189 </span>            : </a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 :         if (col_bit == U32_MAX)</span></a>
<a name="191"><span class="lineNum">     191 </span>            :                 return -1;</a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span><span class="lineNoCov">          0 :         tmp_addr = SWIZZLE_MODE_TMP_ADDR(na, channel_num, channel_idx);</span></a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 :         *soc_pa = SWIZZLE_MODE_ADDR_HI(tmp_addr, col_bit) |</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 :                 SWIZZLE_MODE_ADDR_MID(na, col_bit) |</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 :                 SWIZZLE_MODE_ADDR_LOW(tmp_addr, col_bit) |</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :                 SWIZZLE_MODE_ADDR_LSB(na);</span></a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span>            :         return 0;</a>
<a name="200"><span class="lineNum">     200 </span>            : }</a>
<a name="201"><span class="lineNum">     201 </span>            : </a>
<a name="202"><span class="lineNum">     202 </span><span class="lineNoCov">          0 : static void umc_v8_10_query_error_address(struct amdgpu_device *adev,</span></a>
<a name="203"><span class="lineNum">     203 </span>            :                                          struct ras_err_data *err_data,</a>
<a name="204"><span class="lineNum">     204 </span>            :                                          uint32_t umc_reg_offset,</a>
<a name="205"><span class="lineNum">     205 </span>            :                                          uint32_t node_inst,</a>
<a name="206"><span class="lineNum">     206 </span>            :                                          uint32_t ch_inst,</a>
<a name="207"><span class="lineNum">     207 </span>            :                                          uint32_t umc_inst)</a>
<a name="208"><span class="lineNum">     208 </span>            : {</a>
<a name="209"><span class="lineNum">     209 </span>            :         uint64_t mc_umc_status_addr;</a>
<a name="210"><span class="lineNum">     210 </span>            :         uint64_t mc_umc_status, err_addr;</a>
<a name="211"><span class="lineNum">     211 </span>            :         uint32_t channel_index;</a>
<a name="212"><span class="lineNum">     212 </span>            : </a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :         mc_umc_status_addr =</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(UMC, 0, regMCA_UMC_UMC0_MCUMC_STATUST0);</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :         mc_umc_status = RREG64_PCIE((mc_umc_status_addr + umc_reg_offset) * 4);</span></a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :         if (mc_umc_status == 0)</span></a>
<a name="218"><span class="lineNum">     218 </span>            :                 return;</a>
<a name="219"><span class="lineNum">     219 </span>            : </a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :         if (!err_data-&gt;err_addr) {</span></a>
<a name="221"><span class="lineNum">     221 </span>            :                 /* clear umc status */</a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :                 WREG64_PCIE((mc_umc_status_addr + umc_reg_offset) * 4, 0x0ULL);</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="224"><span class="lineNum">     224 </span>            :         }</a>
<a name="225"><span class="lineNum">     225 </span>            : </a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :         channel_index =</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :                 adev-&gt;umc.channel_idx_tbl[node_inst * adev-&gt;umc.umc_inst_num *</span></a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 :                                         adev-&gt;umc.channel_inst_num +</span></a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :                                         umc_inst * adev-&gt;umc.channel_inst_num +</span></a>
<a name="230"><span class="lineNum">     230 </span>            :                                         ch_inst];</a>
<a name="231"><span class="lineNum">     231 </span>            : </a>
<a name="232"><span class="lineNum">     232 </span>            :         /* calculate error address if ue/ce error is detected */</a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :         if (REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, Val) == 1 &amp;&amp;</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :             REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, AddrV) == 1 &amp;&amp;</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :             (REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, UECC) == 1 ||</span></a>
<a name="236"><span class="lineNum">     236 </span>            :              REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, CECC) == 1)) {</a>
<a name="237"><span class="lineNum">     237 </span>            :                 uint32_t addr_lsb;</a>
<a name="238"><span class="lineNum">     238 </span>            :                 uint64_t mc_umc_addrt0;</a>
<a name="239"><span class="lineNum">     239 </span>            : </a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :                 mc_umc_addrt0 = SOC15_REG_OFFSET(UMC, 0, regMCA_UMC_UMC0_MCUMC_ADDRT0);</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :                 err_addr = RREG64_PCIE((mc_umc_addrt0 + umc_reg_offset) * 4);</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :                 err_addr = REG_GET_FIELD(err_addr, MCA_UMC_UMC0_MCUMC_ADDRT0, ErrorAddr);</span></a>
<a name="243"><span class="lineNum">     243 </span>            : </a>
<a name="244"><span class="lineNum">     244 </span>            :                 /* the lowest lsb bits should be ignored */</a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 :                 addr_lsb = REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, AddrLsb);</span></a>
<a name="246"><span class="lineNum">     246 </span>            : </a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :                 err_addr &amp;= ~((0x1ULL &lt;&lt; addr_lsb) - 1);</span></a>
<a name="248"><span class="lineNum">     248 </span>            : </a>
<a name="249"><span class="lineNum">     249 </span>            :                 /* we only save ue error information currently, ce is skipped */</a>
<a name="250"><span class="lineNum">     250 </span><span class="lineNoCov">          0 :                 if (REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, UECC) == 1) {</span></a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :                         uint64_t na_err_addr_base = err_addr &amp; ~(0x3ULL &lt;&lt; UMC_V8_10_NA_C5_BIT);</span></a>
<a name="252"><span class="lineNum">     252 </span>            :                         uint64_t na_err_addr, retired_page_addr;</a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :                         uint32_t col = 0;</span></a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 :                         int ret = 0;</span></a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span>            :                         /* loop for all possibilities of [C6 C5] in normal address. */</a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 :                         for (col = 0; col &lt; UMC_V8_10_NA_COL_2BITS_POWER_OF_2_NUM; col++) {</span></a>
<a name="258"><span class="lineNum">     258 </span><span class="lineNoCov">          0 :                                 na_err_addr = na_err_addr_base | (col &lt;&lt; UMC_V8_10_NA_C5_BIT);</span></a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span>            :                                 /* Mapping normal error address to retired soc physical address. */</a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 :                                 ret = umc_v8_10_swizzle_mode_na_to_pa(adev, channel_index,</span></a>
<a name="262"><span class="lineNum">     262 </span>            :                                                                 na_err_addr, &amp;retired_page_addr);</a>
<a name="263"><span class="lineNum">     263 </span><span class="lineNoCov">          0 :                                 if (ret) {</span></a>
<a name="264"><span class="lineNum">     264 </span><span class="lineNoCov">          0 :                                         dev_err(adev-&gt;dev, &quot;Failed to map pa from umc na.\n&quot;);</span></a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :                                         break;</span></a>
<a name="266"><span class="lineNum">     266 </span>            :                                 }</a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :                                 dev_info(adev-&gt;dev, &quot;Error Address(PA): 0x%llx\n&quot;,</span></a>
<a name="268"><span class="lineNum">     268 </span>            :                                         retired_page_addr);</a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :                                 amdgpu_umc_fill_error_record(err_data, na_err_addr,</span></a>
<a name="270"><span class="lineNum">     270 </span>            :                                                 retired_page_addr, channel_index, umc_inst);</a>
<a name="271"><span class="lineNum">     271 </span>            :                         }</a>
<a name="272"><span class="lineNum">     272 </span>            :                 }</a>
<a name="273"><span class="lineNum">     273 </span>            :         }</a>
<a name="274"><span class="lineNum">     274 </span>            : </a>
<a name="275"><span class="lineNum">     275 </span>            :         /* clear umc status */</a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :         WREG64_PCIE((mc_umc_status_addr + umc_reg_offset) * 4, 0x0ULL);</span></a>
<a name="277"><span class="lineNum">     277 </span>            : }</a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 : static void umc_v8_10_query_ras_error_address(struct amdgpu_device *adev,</span></a>
<a name="280"><span class="lineNum">     280 </span>            :                                              void *ras_error_status)</a>
<a name="281"><span class="lineNum">     281 </span>            : {</a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :         struct ras_err_data *err_data = (struct ras_err_data *)ras_error_status;</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :         uint32_t node_inst       = 0;</span></a>
<a name="284"><span class="lineNum">     284 </span><span class="lineNoCov">          0 :         uint32_t umc_inst        = 0;</span></a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :         uint32_t ch_inst         = 0;</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :         uint32_t umc_reg_offset  = 0;</span></a>
<a name="287"><span class="lineNum">     287 </span>            : </a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :         LOOP_UMC_EACH_NODE_INST_AND_CH(node_inst, umc_inst, ch_inst) {</span></a>
<a name="289"><span class="lineNum">     289 </span><span class="lineNoCov">          0 :                 umc_reg_offset = get_umc_v8_10_reg_offset(adev,</span></a>
<a name="290"><span class="lineNum">     290 </span>            :                                                 node_inst,</a>
<a name="291"><span class="lineNum">     291 </span>            :                                                 umc_inst,</a>
<a name="292"><span class="lineNum">     292 </span>            :                                                 ch_inst);</a>
<a name="293"><span class="lineNum">     293 </span>            : </a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :                 umc_v8_10_query_error_address(adev,</span></a>
<a name="295"><span class="lineNum">     295 </span>            :                                         err_data,</a>
<a name="296"><span class="lineNum">     296 </span>            :                                         umc_reg_offset,</a>
<a name="297"><span class="lineNum">     297 </span>            :                                         node_inst,</a>
<a name="298"><span class="lineNum">     298 </span>            :                                         ch_inst,</a>
<a name="299"><span class="lineNum">     299 </span>            :                                         umc_inst);</a>
<a name="300"><span class="lineNum">     300 </span>            :         }</a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 : }</span></a>
<a name="302"><span class="lineNum">     302 </span>            : </a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 : static void umc_v8_10_err_cnt_init_per_channel(struct amdgpu_device *adev,</span></a>
<a name="304"><span class="lineNum">     304 </span>            :                                               uint32_t umc_reg_offset)</a>
<a name="305"><span class="lineNum">     305 </span>            : {</a>
<a name="306"><span class="lineNum">     306 </span>            :         uint32_t ecc_err_cnt_sel, ecc_err_cnt_sel_addr;</a>
<a name="307"><span class="lineNum">     307 </span>            :         uint32_t ecc_err_cnt_addr;</a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :         ecc_err_cnt_sel_addr =</span></a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(UMC, 0, regUMCCH0_0_GeccErrCntSel);</span></a>
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 :         ecc_err_cnt_addr =</span></a>
<a name="312"><span class="lineNum">     312 </span>            :                 SOC15_REG_OFFSET(UMC, 0, regUMCCH0_0_GeccErrCnt);</a>
<a name="313"><span class="lineNum">     313 </span>            : </a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :         ecc_err_cnt_sel = RREG32_PCIE((ecc_err_cnt_sel_addr + umc_reg_offset) * 4);</span></a>
<a name="315"><span class="lineNum">     315 </span>            : </a>
<a name="316"><span class="lineNum">     316 </span>            :         /* set ce error interrupt type to APIC based interrupt */</a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :         ecc_err_cnt_sel = REG_SET_FIELD(ecc_err_cnt_sel, UMCCH0_0_GeccErrCntSel,</span></a>
<a name="318"><span class="lineNum">     318 </span>            :                                         GeccErrInt, 0x1);</a>
<a name="319"><span class="lineNum">     319 </span><span class="lineNoCov">          0 :         WREG32_PCIE((ecc_err_cnt_sel_addr + umc_reg_offset) * 4, ecc_err_cnt_sel);</span></a>
<a name="320"><span class="lineNum">     320 </span>            :         /* set error count to initial value */</a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 :         WREG32_PCIE((ecc_err_cnt_addr + umc_reg_offset) * 4, UMC_V8_10_CE_CNT_INIT);</span></a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 : }</span></a>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 : static void umc_v8_10_err_cnt_init(struct amdgpu_device *adev)</span></a>
<a name="325"><span class="lineNum">     325 </span>            : {</a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 :         uint32_t node_inst       = 0;</span></a>
<a name="327"><span class="lineNum">     327 </span><span class="lineNoCov">          0 :         uint32_t umc_inst        = 0;</span></a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :         uint32_t ch_inst         = 0;</span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineNoCov">          0 :         uint32_t umc_reg_offset  = 0;</span></a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span><span class="lineNoCov">          0 :         LOOP_UMC_EACH_NODE_INST_AND_CH(node_inst, umc_inst, ch_inst) {</span></a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 :                 umc_reg_offset = get_umc_v8_10_reg_offset(adev,</span></a>
<a name="333"><span class="lineNum">     333 </span>            :                                                 node_inst,</a>
<a name="334"><span class="lineNum">     334 </span>            :                                                 umc_inst,</a>
<a name="335"><span class="lineNum">     335 </span>            :                                                 ch_inst);</a>
<a name="336"><span class="lineNum">     336 </span>            : </a>
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 :                 umc_v8_10_err_cnt_init_per_channel(adev, umc_reg_offset);</span></a>
<a name="338"><span class="lineNum">     338 </span>            :         }</a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 : }</span></a>
<a name="340"><span class="lineNum">     340 </span>            : </a>
<a name="341"><span class="lineNum">     341 </span>            : const struct amdgpu_ras_block_hw_ops umc_v8_10_ras_hw_ops = {</a>
<a name="342"><span class="lineNum">     342 </span>            :         .query_ras_error_count = umc_v8_10_query_ras_error_count,</a>
<a name="343"><span class="lineNum">     343 </span>            :         .query_ras_error_address = umc_v8_10_query_ras_error_address,</a>
<a name="344"><span class="lineNum">     344 </span>            : };</a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span>            : struct amdgpu_umc_ras umc_v8_10_ras = {</a>
<a name="347"><span class="lineNum">     347 </span>            :         .ras_block = {</a>
<a name="348"><span class="lineNum">     348 </span>            :                 .hw_ops = &amp;umc_v8_10_ras_hw_ops,</a>
<a name="349"><span class="lineNum">     349 </span>            :         },</a>
<a name="350"><span class="lineNum">     350 </span>            :         .err_cnt_init = umc_v8_10_err_cnt_init,</a>
<a name="351"><span class="lineNum">     351 </span>            : };</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
