# Loading project Delay flip flop
# Compile of dff.v was successful.
# Compile of dff_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of dff.v was successful.
# Compile of dff_tb.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of dff.v was successful.
# Compile of dff_tb.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of dff.v was successful.
# Compile of dff_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.dff_tb
# vsim work.dff_tb 
# Start time: 10:32:20 on Jul 07,2021
# Loading work.dff_tb
# Loading work.d_ff
add wave -r sim:/dff_tb/*
run -all
# D Input = x, Q output = x, Not Q Output = x, Reset = 1
# D Input = x, Q output = x, Not Q Output = x, Reset = 0
# D Input = 0, Q output = x, Not Q Output = x, Reset = 0
# D Input = 0, Q output = 0, Not Q Output = 1, Reset = 0
# D Input = 1, Q output = 0, Not Q Output = 1, Reset = 0
# D Input = 1, Q output = 1, Not Q Output = 0, Reset = 0
# D Input = 0, Q output = 1, Not Q Output = 0, Reset = 0
# D Input = 0, Q output = 0, Not Q Output = 1, Reset = 0
# D Input = 1, Q output = 0, Not Q Output = 1, Reset = 0
# D Input = 1, Q output = 1, Not Q Output = 0, Reset = 0
# D Input = 1, Q output = 1, Not Q Output = 0, Reset = 1
# D Input = 1, Q output = 0, Not Q Output = 1, Reset = 1
# D Input = 0, Q output = 0, Not Q Output = 1, Reset = 0
# D Input = 1, Q output = 0, Not Q Output = 1, Reset = 0
# D Input = 1, Q output = 1, Not Q Output = 0, Reset = 0
# ** Note: $finish    : /home/infinite/Documents/Verilog Maven Silicon/Verilog Step by Step/lab4/tb/dff_tb.v(51)
#    Time: 85 ps  Iteration: 0  Instance: /dff_tb
# 1
# Break in Module dff_tb at /home/infinite/Documents/Verilog Maven Silicon/Verilog Step by Step/lab4/tb/dff_tb.v line 51
quit -sim
# End time: 10:49:14 on Jul 07,2021, Elapsed time: 0:16:54
# Errors: 0, Warnings: 9
# reading /home/infinite/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project Single Port RAM
# reading /home/infinite/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project Single Port RAM
# Compile of ram.v failed with 1 errors.
# Compile of ram_tb.v failed with 1 errors.
# 2 compiles, 2 failed with 2 errors.
# Error opening /home/infinite/Documents/Verilog Maven Silicon/Verilog Step by Step/lab5/sim/(vlog-13069) /home/infinite/Documents/Verilog Maven Silicon/Verilog Step by Step/lab5/tb/ram_tb.v
# Path name '/home/infinite/Documents/Verilog Maven Silicon/Verilog Step by Step/lab5/sim/(vlog-13069) /home/infinite/Documents/Verilog Maven Silicon/Verilog Step by Step/lab5/tb/ram_tb.v' doesn't exist.
# Compile of ram.v was successful.
# Compile of ram_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of ram.v was successful.
# Compile of ram_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of ram.v was successful.
# Compile of ram_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.ram_tb
# vsim work.ram_tb 
# Start time: 10:58:42 on Jul 07,2021
# Loading work.ram_tb
# Loading work.ram
add wave -r sim:/ram_tb/*
run -all
# ** Note: $finish    : /home/infinite/Documents/Verilog Maven Silicon/Verilog Step by Step/lab5/tb/ram_tb.v(72)
#    Time: 350 ps  Iteration: 0  Instance: /ram_tb
# 1
# Break in Module ram_tb at /home/infinite/Documents/Verilog Maven Silicon/Verilog Step by Step/lab5/tb/ram_tb.v line 72
# WARNING: No extended dataflow license exists
# UndoStart or Redo start was not called Delete {.main_pane.dataflow.interior.cs.body.pw.wf.top.tree.tree1 undo delete 0}
#  Trace back: 
#    <7:eval:1: ::Wave::UndoRedoCaptureTransform Delete {.main_pane.dataflow.interior.cs.body.pw.wf.top.tree.tree1 undo delete 0}
#    >6:eval:1: ::.main_pane.dataflow.interior.cs.body.pw.wf.top.tree insert end sim:/ram_tb/data
#    <5:proc:4: ::vsimwidgets::dfAddDataflowFromWave .main_pane.wave.interior.cs.body.pw.wf.tree {96 ps} sim:/ram_tb/data 1
#    <4:/mtitcl/vsim/dataflow.tc_:-1: ::Wave::_showDFReadersDrivers drivers .main_pane.wave.interior.cs.body.pw.wf 1
#    <3:/mtitcl/vsim/wave.tc_:3477: ::Wave::ShowDFDrivers .main_pane.wave.interior.cs.body.pw.wf 1
#    <2:eval:1: ::Wave::1Up .main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data 319 15
#    <1:/mtitcl/vsim/wave.tc_:3432: ::Wave::SelectUp .main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data 319 15 987 217
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
quit -sim
# End time: 11:03:34 on Jul 07,2021, Elapsed time: 0:04:52
# Errors: 0, Warnings: 11
# reading /home/infinite/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project Sequence detector
# Compile of seq_det.v was successful.
# Compile of seq_det_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Error opening /home/infinite/Documents/Verilog Maven Silicon/Verilog Step by Step/lab6/sim/(vlog-13069) /home/infinite/Documents/Verilog Maven Silicon/Verilog Step by Step/lab6/tb/seq_det_tb.v
# Path name '/home/infinite/Documents/Verilog Maven Silicon/Verilog Step by Step/lab6/sim/(vlog-13069) /home/infinite/Documents/Verilog Maven Silicon/Verilog Step by Step/lab6/tb/seq_det_tb.v' doesn't exist.
# Compile of seq_det_tb.v was successful.
vsim work.seq_det_tb
# vsim work.seq_det_tb 
# Start time: 11:06:24 on Jul 07,2021
# Loading work.seq_det_tb
# Loading work.seq_det
add wave -position insertpoint sim:/seq_det_tb/*
add wave -r sim:/seq_det_tb/*
run -all
# Reset=1, state=xx, Din=0, Output Dout=x
# Reset=0, state=00, Din=0, Output Dout=0
# Reset=0, state=00, Din=1, Output Dout=0
# Reset=0, state=01, Din=1, Output Dout=0
# Reset=0, state=01, Din=0, Output Dout=0
# Reset=0, state=10, Din=0, Output Dout=0
# Reset=0, state=10, Din=1, Output Dout=0
# Correct output at state 11
# Reset=0, state=11, Din=1, Output Dout=1
# Reset=0, state=11, Din=0, Output Dout=1
# Reset=0, state=10, Din=0, Output Dout=0
# Reset=0, state=10, Din=1, Output Dout=0
# Correct output at state 11
# Reset=0, state=11, Din=1, Output Dout=1
# Reset=1, state=11, Din=1, Output Dout=1
# Reset=1, state=00, Din=1, Output Dout=0
# Reset=0, state=00, Din=1, Output Dout=0
# Reset=0, state=01, Din=1, Output Dout=0
# Reset=0, state=01, Din=0, Output Dout=0
# Reset=0, state=10, Din=0, Output Dout=0
# Reset=0, state=10, Din=1, Output Dout=0
# Correct output at state 11
# Reset=0, state=11, Din=1, Output Dout=1
# Reset=0, state=01, Din=1, Output Dout=0
# ** Note: $finish    : /home/infinite/Documents/Verilog Maven Silicon/Verilog Step by Step/lab6/tb/seq_det_tb.v(93)
#    Time: 125 ps  Iteration: 0  Instance: /seq_det_tb
# End time: 11:07:13 on Jul 07,2021, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
