
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109554                       # Number of seconds simulated
sim_ticks                                109553817162                       # Number of ticks simulated
final_tick                               636655880070                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157805                       # Simulator instruction rate (inst/s)
host_op_rate                                   203252                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2014957                       # Simulator tick rate (ticks/s)
host_mem_usage                               67384992                       # Number of bytes of host memory used
host_seconds                                 54370.31                       # Real time elapsed on the host
sim_insts                                  8579888146                       # Number of instructions simulated
sim_ops                                   11050868515                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1801600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3625984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1881216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1881088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1799552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       826880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1880832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       826880                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14560896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4660992                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4660992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14075                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        28328                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14697                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14696                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        14059                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         6460                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        14694                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         6460                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                113757                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           36414                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                36414                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        42062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16444886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33097742                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        39725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17171615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        40893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17170447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        45567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16426192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        39725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7547706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        38556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17168110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        39725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      7547706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               132910896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        42062                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50240                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        39725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        40893                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        45567                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        39725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        38556                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        39725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             336492                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42545227                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42545227                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42545227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        42062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16444886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33097742                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        39725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17171615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        40893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17170447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        45567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16426192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        39725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7547706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        38556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17168110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        39725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      7547706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              175456123                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20698269                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16974308                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2024718                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8550413                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8090164                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2122937                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90564                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197438684                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117639407                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20698269                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10213101                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25876922                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5751322                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      10570724                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12163552                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2010617                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    237580382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.605453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       211703460     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2803152      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3240592      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1782703      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2066668      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1128175      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          767721      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2005733      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12082178      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    237580382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078785                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.447777                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195850464                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     12189429                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25670051                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       195263                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3675169                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3359552                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18884                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143612767                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        93527                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3675169                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196155229                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4419894                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6906514                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25571926                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       851644                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143524525                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          232                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        227187                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       391963                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199442678                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668281886                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668281886                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291692                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29150946                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37398                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20773                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2276205                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13702737                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7465143                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       197788                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1658418                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143302923                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37474                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135400019                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189958                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17935782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41545570                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4024                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    237580382                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.569912                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.260553                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    180525155     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22952667      9.66%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12322323      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8537603      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7463979      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3823418      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       915266      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       594473      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       445498      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    237580382                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35429     12.16%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        124995     42.89%     55.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       130981     44.95%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113333891     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2117957      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12520932      9.25%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7410655      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135400019                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.515380                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             291405                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002152                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508861779                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161277436                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133160342                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135691424                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       342140                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2419054                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          829                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1263                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       164471                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8291                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         1314                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3675169                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3914385                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       150363                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143340525                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62003                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13702737                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7465143                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20764                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        104661                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1263                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172168                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1137855                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2310023                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133413021                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11758903                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1986994                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  128                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19167653                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18667660                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7408750                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.507816                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133162285                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133160342                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79149005                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207320520                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.506855                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381771                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687896                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20653824                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33450                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2036285                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    233905213                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524520                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.342795                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    183785497     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23242727      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9739030      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5854533      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4051855      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2616372      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1357565      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1092232      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2165402      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    233905213                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687896                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584355                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283683                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558823                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607967                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496073                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2165402                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           375080855                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290358708                       # The number of ROB writes
system.switch_cpus0.timesIdled                3024308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25138605                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687896                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.627190                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.627190                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380635                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380635                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601809429                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184813026                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134022835                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33420                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles               262718874                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19470590                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17570129                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1021864                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7259403                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         6960268                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1075700                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        45105                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    206446186                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122441454                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19470590                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      8035968                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24213705                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        3213942                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      13929829                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11848596                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1026550                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    246756325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.582164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.899729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       222542620     90.19%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          863438      0.35%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1766296      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          745829      0.30%     91.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4023427      1.63%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3584571      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          691666      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1455157      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11083321      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    246756325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074112                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.466055                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       205049035                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     15339720                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24124756                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        76715                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       2166094                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1708267                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          511                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143584868                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2822                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       2166094                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       205275460                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       13523658                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1080457                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23994312                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       716337                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143508705                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          231                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        326153                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       252440                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         5159                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    168484497                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    675925426                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    675925426                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    149445848                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        19038543                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16648                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8401                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1744845                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     33865141                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     17126225                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       156471                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       833523                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143233133                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16700                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137699030                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        76025                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     11066416                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     26546333                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           82                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    246756325                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.558036                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.353299                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    197642271     80.10%     80.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14808422      6.00%     86.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12090891      4.90%     91.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5235798      2.12%     93.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6589625      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      6332471      2.57%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3595067      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       284065      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       177715      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    246756325                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         348151     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2690943     86.33%     97.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        77942      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     86384799     62.73%     62.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1202930      0.87%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8244      0.01%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     33015954     23.98%     87.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     17087103     12.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137699030                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.524131                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            3117036                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022637                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    525347446                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    154319819                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136519097                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140816066                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       247145                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1311344                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          528                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3578                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       104855                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        12164                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       2166094                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       13066458                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       207520                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143249910                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1296                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     33865141                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     17126225                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8404                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        137779                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           94                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3578                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       594500                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       604894                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1199394                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136729481                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     32905201                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       969549                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   77                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            49990692                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17916296                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          17085491                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520440                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136522795                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136519097                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73747932                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        145440808                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519639                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507065                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110926990                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130357255                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     12908372                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16618                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1044234                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    244590231                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.532962                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.355135                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    197257484     80.65%     80.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     17322220      7.08%     87.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8107600      3.31%     91.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      7999517      3.27%     94.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2190030      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      9247618      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       697890      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       507242      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1260630      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    244590231                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110926990                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130357255                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              49575156                       # Number of memory references committed
system.switch_cpus1.commit.loads             32553789                       # Number of loads committed
system.switch_cpus1.commit.membars               8296                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17214312                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115918931                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1262633                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1260630                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           386594890                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          288697628                       # The number of ROB writes
system.switch_cpus1.timesIdled                4491293                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15962549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110926990                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130357255                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110926990                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.368395                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.368395                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.422227                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.422227                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       675940926                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      158538630                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      170965912                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16592                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus2.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19346002                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17265613                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1543330                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12901215                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12619922                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1164042                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        46964                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    204406032                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             109834582                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19346002                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13783964                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24488058                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5049099                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4736884                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12367433                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1514880                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    237128117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.519078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.759263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       212640059     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3733072      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1881598      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3687185      1.55%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1186705      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3419455      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          539256      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          875758      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         9165029      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    237128117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073638                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.418069                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       202416488                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6773630                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24439380                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        19636                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3478982                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1835939                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        18123                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     122892205                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        34278                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3478982                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       202643907                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4228954                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1836934                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24220748                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       718586                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     122719490                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         95081                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       551077                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    160852756                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    556182041                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    556182041                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    130558305                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        30294417                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16495                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8343                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1646522                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     22103165                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3598892                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        23565                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       816881                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         122082035                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16552                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        114355174                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        74061                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21938764                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     44913977                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    237128117                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.482251                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.095151                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    186991190     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15776044      6.65%     85.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     16798827      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9725434      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      5024199      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1258229      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1490879      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        34561      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        28754      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    237128117                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         192053     57.41%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         77781     23.25%     80.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        64694     19.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     89698216     78.44%     78.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       897999      0.79%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8154      0.01%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20182395     17.65%     96.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3568410      3.12%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     114355174                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.435276                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             334528                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002925                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    466247053                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    144037650                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    111457711                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     114689702                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        89143                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4481020                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        81945                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3478982                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3391279                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        88125                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    122098671                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6468                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     22103165                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3598892                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8338                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         40869                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         1904                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1042720                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       592565                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1635285                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    112901595                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19891712                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1453578                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   84                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23459940                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17164330                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3568228                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.429743                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             111482840                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            111457711                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         67442845                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        146989864                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.424247                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.458827                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     88811795                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    100005310                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22097744                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1533638                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    233649135                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.428015                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.297710                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    196403098     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     14642337      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9398868      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2958109      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4908702      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       958998      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       607147      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       556778      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3215098      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    233649135                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     88811795                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     100005310                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21139092                       # Number of memory references committed
system.switch_cpus2.commit.loads             17622145                       # Number of loads committed
system.switch_cpus2.commit.membars               8206                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15342315                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         87400896                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1251921                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3215098                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           352536766                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          247687819                       # The number of ROB writes
system.switch_cpus2.timesIdled                4552456                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               25590870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           88811795                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            100005310                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     88811795                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.958154                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.958154                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.338049                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.338049                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       524742353                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      145251178                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      130479154                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16428                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus3.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19310520                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17238598                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1539614                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12907303                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12599668                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1161724                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        46820                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    204040676                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             109647897                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19310520                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     13761392                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24452355                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5036071                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4820997                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12345008                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1511320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    236801826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.518925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.758899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       212349471     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3725076      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1884146      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3685091      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1185482      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3413606      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          538886      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          870177      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         9149891      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    236801826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073503                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.417358                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       202050579                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6858193                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24403469                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19886                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3469698                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1827961                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18100                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     122686879                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        34237                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3469698                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       202277658                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4283255                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1866430                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24185369                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       719410                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     122513344                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          154                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         95156                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       551766                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    160606423                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    555283518                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    555283518                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    130381147                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30225256                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16465                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8319                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1648477                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     22065006                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3594911                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23799                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       816525                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         121880646                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16521                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        114172540                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        73853                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21876944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     44813192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           97                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    236801826                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.482144                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.095081                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    186744600     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15752219      6.65%     85.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     16772704      7.08%     92.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9709127      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5013486      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1256505      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1489900      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        34617      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        28668      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    236801826                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         191640     57.37%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         77738     23.27%     80.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        64687     19.36%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     89553932     78.44%     78.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       896933      0.79%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8146      0.01%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20148764     17.65%     96.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3564765      3.12%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     114172540                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.434580                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             334065                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002926                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    465554822                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    143774415                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    111281590                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     114506605                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        89988                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4472364                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          312                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        81436                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3469698                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3445832                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        88041                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    121897244                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        13564                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     22065006                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3594911                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8318                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         40833                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1827                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          312                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1040758                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       590589                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1631347                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    112723427                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     19858776                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1449111                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   77                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            23423351                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17135505                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3564575                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.429065                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             111306548                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            111281590                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         67341314                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        146783175                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.423577                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.458781                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     88683392                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     99865863                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22035837                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16424                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1529927                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    233332128                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.427999                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.297669                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    196136604     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     14623499      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9385655      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2954716      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4901060      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       957591      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       606578      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       556157      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3210268      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    233332128                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     88683392                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      99865863                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21106112                       # Number of memory references committed
system.switch_cpus3.commit.loads             17592637                       # Number of loads committed
system.switch_cpus3.commit.membars               8196                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15320480                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         87280580                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1250684                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3210268                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           352023235                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          247275797                       # The number of ROB writes
system.switch_cpus3.timesIdled                4543444                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               25917161                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           88683392                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             99865863                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     88683392                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.962437                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.962437                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.337560                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.337560                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       523920708                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      145030158                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      130259476                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16406                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus4.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20668772                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16945914                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2025006                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8584190                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8096623                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2123785                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        91267                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    197465287                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             117375489                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20668772                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10220408                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             25842568                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5723081                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      10721948                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12163854                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2010818                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    237695279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.603994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.949393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       211852711     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2802787      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3237165      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1783017      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2068110      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1139560      0.48%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          763662      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1998083      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12050184      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    237695279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078673                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.446772                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       195882862                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     12334719                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         25637633                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       193474                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3646585                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3358325                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18891                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     143336386                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        93662                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3646585                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       196184832                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4300019                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      7179905                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         25540568                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       843364                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     143249364                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          197                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        223525                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       388935                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    199059555                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    666965724                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    666965724                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    170254951                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        28804604                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        37529                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        20922                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2253832                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13690807                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7460891                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       197177                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1658462                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         143032884                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        37621                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        135317985                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       189333                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17694671                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     40579274                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4180                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    237695279                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.569292                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.259894                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    180659048     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     22946955      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12340517      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8524443      3.59%     94.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7445704      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3823733      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       914255      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       595336      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       445288      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    237695279                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          35440     12.15%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        125169     42.92%     55.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       131039     44.93%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    113269873     83.71%     83.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2110749      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16580      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12512068      9.25%     94.52% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7408715      5.48%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     135317985                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.515067                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             291648                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    508812230                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    160766445                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    133071624                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     135609633                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       343353                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2409568                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          886                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1272                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       161800                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8287                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked         1229                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3646585                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3803458                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       148572                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    143070631                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        61354                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13690807                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7460891                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        20916                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        103689                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1272                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1173617                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1136889                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2310506                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    133321280                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11752962                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1996705                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  126                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19160075                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18661382                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7407113                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.507467                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             133073565                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            133071624                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         79093651                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        207155522                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.506517                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381808                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     99978404                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    122661407                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20410466                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        33441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2036688                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    234048694                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.524085                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.342338                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    183941184     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     23235792      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9737647      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5852163      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4052040      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2615959      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1356909      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1091577      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2165423      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    234048694                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     99978404                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     122661407                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18580330                       # Number of memory references committed
system.switch_cpus4.commit.loads             11281239                       # Number of loads committed
system.switch_cpus4.commit.membars              16684                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17555023                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        110584086                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2495535                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2165423                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           374954468                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          289790410                       # The number of ROB writes
system.switch_cpus4.timesIdled                3024810                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               25023708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           99978404                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            122661407                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     99978404                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.627757                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.627757                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.380553                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.380553                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       601412737                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      184681335                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      133754913                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         33410                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus5.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        23561688                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     19617603                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2139679                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      9023805                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8627989                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2535683                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        99518                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    205064797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             129251762                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           23561688                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     11163672                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             26944313                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5950165                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       9986720                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles         1420                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines         12730896                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2045276                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    245788393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.646204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.017981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       218844080     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1652799      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2090267      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3316296      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1386357      0.56%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1788262      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         2084540      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          952998      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        13672794      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    245788393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089684                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491977                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       203860784                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     11308270                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         26816079                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        12778                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3790480                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3586179                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          621                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     157974065                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3080                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3790480                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       204067710                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         657677                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles     10073802                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         26622127                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       576590                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     156999952                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          145                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         83221                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       402088                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    219298090                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    730120157                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    730120157                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    183643948                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        35654135                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        38083                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19872                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2025694                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     14684903                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7690473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        86072                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1738199                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         153303055                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        38223                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        147131135                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       145032                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     18500884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     37567717                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1488                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    245788393                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.598609                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.320441                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    183441180     74.63%     74.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     28437662     11.57%     86.20% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11628574      4.73%     90.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      6515865      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8825124      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2715715      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2673248      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1438029      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       112996      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    245788393                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu        1013251     79.11%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        136397     10.65%     89.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       131136     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    123952371     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2011788      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        18211      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     13481415      9.16%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7667350      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     147131135                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.560032                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1280784                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008705                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    541476479                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    171842857                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    143309668                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     148411919                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       108743                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2748970                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          698                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       105858                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3790480                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         500103                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        63319                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    153341287                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       120712                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     14684903                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7690473                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19872                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         55366                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           65                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          698                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1268523                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1200480                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2469003                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    144573664                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     13263983                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2557471                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            20930591                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        20448061                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7666608                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.550298                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             143310155                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            143309668                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         85864220                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        230632492                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.545487                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372299                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    106840061                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    131651876                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     21690041                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        36735                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2157938                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    241997913                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.544021                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.364065                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    186278240     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     28237515     11.67%     88.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     10249383      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5111404      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4672681      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1964160      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1940728      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       924925      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2618877      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    241997913                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    106840061                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     131651876                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              19520543                       # Number of memory references committed
system.switch_cpus5.commit.loads             11935930                       # Number of loads committed
system.switch_cpus5.commit.membars              18326                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          19082874                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        118529302                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2718587                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2618877                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           392720212                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          310474346                       # The number of ROB writes
system.switch_cpus5.timesIdled                3105587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               16930594                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          106840061                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            131651876                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    106840061                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.458993                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.458993                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.406670                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.406670                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       650538946                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      200253026                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      146128181                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         36704                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus6.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19303534                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17233582                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1538352                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups     12902454                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits        12594997                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1161106                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        46706                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    203963004                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             109608353                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19303534                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     13756103                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24443439                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5032414                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4822399                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12339955                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1510121                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    236714254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.518925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.758897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       212270815     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         3723033      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1883562      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3685336      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1185103      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3411426      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          538837      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          868905      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         9147237      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    236714254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.073476                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.417208                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       201970967                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6861504                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24394606                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        19856                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3467320                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1826244                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18092                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     122641556                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        34176                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3467320                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       202198700                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4287443                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1864547                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24175724                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       720514                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     122467490                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          151                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         95588                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       552308                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    160548850                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    555068353                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    555068353                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    130334280                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        30214570                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        16483                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8342                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1652179                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     22058274                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      3593135                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        24097                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       815134                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         121834162                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        16543                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        114126554                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        74138                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     21865239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     44803527                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          120                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    236714254                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.482128                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.095049                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    186674963     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     15748186      6.65%     85.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     16766582      7.08%     92.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9705848      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      5011225      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      1254094      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1489879      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        34800      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        28677      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    236714254                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         191657     57.39%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         77677     23.26%     80.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        64610     19.35%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     89516100     78.44%     78.44% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       896622      0.79%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8143      0.01%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     20142638     17.65%     96.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      3563051      3.12%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     114126554                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.434405                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             333944                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002926                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    465375444                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    143716247                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    111237323                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     114460498                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        89728                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      4470260                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        81291                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3467320                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3449517                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        87932                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    121850783                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        14508                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     22058274                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      3593135                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8339                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         40604                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents         1844                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          310                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1039839                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       590738                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1630577                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    112679407                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     19853608                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1447147                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   78                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            23416480                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17128840                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           3562872                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.428897                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             111262106                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            111237323                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         67314480                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        146706948                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.423408                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.458836                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     88653985                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     99831101                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     22024056                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16423                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1528673                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    233246934                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.428006                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.297700                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    196064919     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     14617636      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9382800      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      2954327      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4898739      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       956517      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       606455      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       555715      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3209826      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    233246934                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     88653985                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      99831101                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              21099858                       # Number of memory references committed
system.switch_cpus6.commit.loads             17588014                       # Number of loads committed
system.switch_cpus6.commit.membars               8194                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          15315268                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         87249739                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1250095                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3209826                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           351891940                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          247180337                       # The number of ROB writes
system.switch_cpus6.timesIdled                4541067                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               26004733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           88653985                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             99831101                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     88653985                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.963420                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.963420                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.337448                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.337448                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       523719624                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      144973837                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      130213436                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16408                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus7.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        23565820                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19621106                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2140099                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9014281                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8628296                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2535719                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        99483                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    205081882                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             129268157                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           23565820                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     11164015                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             26947851                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5950899                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       9961096                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles         1427                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines         12732419                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2045793                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    245783713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.646292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.018131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       218835862     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1653341      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2091903      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3317358      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1385724      0.56%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1786571      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         2084153      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          952184      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13676617      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    245783713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089700                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.492040                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       203876902                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     11283380                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         26819907                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        12730                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3790792                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3586679                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          624                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     157993623                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         3092                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3790792                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       204083009                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         658291                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles     10048609                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         26626679                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       576326                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     157022532                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         82932                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       402193                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    219335065                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    730217439                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    730217439                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    183681780                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        35653266                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        38101                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19886                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2024624                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     14687160                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7691137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        86487                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1740859                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         153330622                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        38241                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        147160641                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       145318                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     18501791                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     37554847                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1498                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    245783713                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.598740                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.320555                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    183422354     74.63%     74.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     28445592     11.57%     86.20% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11632284      4.73%     90.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      6516065      2.65%     93.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8824562      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2716989      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2675036      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1437771      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       113060      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    245783713                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu        1013815     79.11%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        136451     10.65%     89.76% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       131180     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    123979233     84.25%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2012124      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        18215      0.01%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     13483081      9.16%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7667988      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     147160641                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.560145                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            1281446                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008708                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    541531758                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    171871349                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    143337485                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     148442087                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       109198                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2748768                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          698                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       104965                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3790792                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         500793                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        63480                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    153368872                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts       119534                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     14687160                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7691137                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19886                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         55472                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          698                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1268222                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1201897                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2470119                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    144601264                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13265708                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2559376                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            20932946                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        20453095                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7667238                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.550403                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             143337979                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            143337485                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         85883696                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        230679367                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.545592                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372308                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    106862099                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    131679018                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     21690546                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        36743                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2158358                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    241992921                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.544144                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.364180                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    186260344     76.97%     76.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     28244179     11.67%     88.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     10252771      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5113088      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4672376      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1964119      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1941645      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       925128      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2619271      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    241992921                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    106862099                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     131679018                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              19524564                       # Number of memory references committed
system.switch_cpus7.commit.loads             11938392                       # Number of loads committed
system.switch_cpus7.commit.membars              18330                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19086811                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        118553742                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2719149                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2619271                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           392742473                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          310529954                       # The number of ROB writes
system.switch_cpus7.timesIdled                3106705                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               16935274                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          106862099                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            131679018                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    106862099                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.458486                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.458486                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.406754                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.406754                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       650657544                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      200298203                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      146146583                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         36712                       # number of misc regfile writes
system.l20.replacements                         14113                       # number of replacements
system.l20.tagsinuse                      4095.462847                       # Cycle average of tags in use
system.l20.total_refs                          406246                       # Total number of references to valid blocks.
system.l20.sampled_refs                         18209                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.310176                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           83.540372                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.725170                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2797.445479                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1206.751827                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.020396                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001886                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.682970                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.294617                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        41954                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  41955                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           23763                       # number of Writeback hits
system.l20.Writeback_hits::total                23763                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  156                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        42110                       # number of demand (read+write) hits
system.l20.demand_hits::total                   42111                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        42110                       # number of overall hits
system.l20.overall_hits::total                  42111                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14069                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14105                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            6                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14075                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14111                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14075                       # number of overall misses
system.l20.overall_misses::total                14111                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     29407690                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7106743627                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7136151317                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      3682725                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      3682725                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     29407690                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7110426352                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7139834042                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     29407690                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7110426352                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7139834042                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        56023                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              56060                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        23763                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            23763                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          162                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              162                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        56185                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               56222                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        56185                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              56222                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.251129                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.251605                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.037037                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.037037                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.250512                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.250987                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.250512                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.250987                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 816880.277778                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 505134.951098                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 505930.614463                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 613787.500000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 613787.500000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 816880.277778                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 505181.268348                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 505976.475232                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 816880.277778                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 505181.268348                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 505976.475232                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                8515                       # number of writebacks
system.l20.writebacks::total                     8515                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14069                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14105                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            6                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14075                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14111                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14075                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14111                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     26821855                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6096065430                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6122887285                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      3251925                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      3251925                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     26821855                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6099317355                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6126139210                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     26821855                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6099317355                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6126139210                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.251129                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.251605                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.250512                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.250987                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.250512                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.250987                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 745051.527778                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 433297.706305                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 434093.391351                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 541987.500000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 541987.500000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 745051.527778                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 433344.039432                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 434139.267947                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 745051.527778                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 433344.039432                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 434139.267947                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         28371                       # number of replacements
system.l21.tagsinuse                      4095.909015                       # Cycle average of tags in use
system.l21.total_refs                          391551                       # Total number of references to valid blocks.
system.l21.sampled_refs                         32467                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.059969                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           10.098039                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.503937                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3348.827372                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           732.479667                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002465                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001100                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.817585                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.178828                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        51913                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  51914                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21197                       # number of Writeback hits
system.l21.Writeback_hits::total                21197                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           79                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   79                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        51992                       # number of demand (read+write) hits
system.l21.demand_hits::total                   51993                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        51992                       # number of overall hits
system.l21.overall_hits::total                  51993                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        28328                       # number of ReadReq misses
system.l21.ReadReq_misses::total                28371                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        28328                       # number of demand (read+write) misses
system.l21.demand_misses::total                 28371                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        28328                       # number of overall misses
system.l21.overall_misses::total                28371                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     36942667                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  15197835009                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    15234777676                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     36942667                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  15197835009                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     15234777676                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     36942667                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  15197835009                       # number of overall miss cycles
system.l21.overall_miss_latency::total    15234777676                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        80241                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              80285                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21197                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21197                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           79                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               79                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        80320                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               80364                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        80320                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              80364                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.353036                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.353379                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.352689                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.353031                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.352689                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.353031                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 859131.790698                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 536495.164113                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 536984.162560                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 859131.790698                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 536495.164113                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 536984.162560                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 859131.790698                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 536495.164113                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 536984.162560                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5187                       # number of writebacks
system.l21.writebacks::total                     5187                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        28328                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           28371                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        28328                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            28371                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        28328                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           28371                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     33840890                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  13161576467                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  13195417357                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     33840890                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  13161576467                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  13195417357                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     33840890                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  13161576467                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  13195417357                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.353036                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.353379                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.352689                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.353031                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.352689                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.353031                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 786997.441860                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 464613.684941                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 465102.300130                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 786997.441860                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 464613.684941                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 465102.300130                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 786997.441860                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 464613.684941                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 465102.300130                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14731                       # number of replacements
system.l22.tagsinuse                      4095.808859                       # Cycle average of tags in use
system.l22.total_refs                          223236                       # Total number of references to valid blocks.
system.l22.sampled_refs                         18827                       # Sample count of references to valid blocks.
system.l22.avg_refs                         11.857226                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           53.082193                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.813538                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2938.046609                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1096.866519                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012960                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001908                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.717297                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.267790                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999953                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        40520                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  40521                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            7094                       # number of Writeback hits
system.l22.Writeback_hits::total                 7094                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           72                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   72                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        40592                       # number of demand (read+write) hits
system.l22.demand_hits::total                   40593                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        40592                       # number of overall hits
system.l22.overall_hits::total                  40593                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14697                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14731                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14697                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14731                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14697                       # number of overall misses
system.l22.overall_misses::total                14731                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     23466657                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   6376297511                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     6399764168                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     23466657                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   6376297511                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      6399764168                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     23466657                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   6376297511                       # number of overall miss cycles
system.l22.overall_miss_latency::total     6399764168                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        55217                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              55252                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         7094                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             7094                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           72                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               72                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        55289                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               55324                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        55289                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              55324                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266168                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.266615                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.265821                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.266268                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.265821                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.266268                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 690195.794118                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 433850.276315                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 434441.936596                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 690195.794118                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 433850.276315                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 434441.936596                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 690195.794118                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 433850.276315                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 434441.936596                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2207                       # number of writebacks
system.l22.writebacks::total                     2207                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14697                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14731                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14697                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14731                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14697                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14731                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     21025457                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5320638835                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5341664292                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     21025457                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5320638835                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5341664292                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     21025457                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5320638835                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5341664292                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266168                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.266615                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.265821                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.266268                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.265821                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.266268                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 618395.794118                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 362022.102130                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 362613.827439                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 618395.794118                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 362022.102130                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 362613.827439                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 618395.794118                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 362022.102130                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 362613.827439                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         14731                       # number of replacements
system.l23.tagsinuse                      4095.800572                       # Cycle average of tags in use
system.l23.total_refs                          223156                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18827                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.852977                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           53.076225                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.246646                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2936.725260                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1098.752441                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.012958                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001769                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.716974                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.268250                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999951                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        40454                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40455                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            7080                       # number of Writeback hits
system.l23.Writeback_hits::total                 7080                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           75                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   75                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        40529                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40530                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        40529                       # number of overall hits
system.l23.overall_hits::total                  40530                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        14696                       # number of ReadReq misses
system.l23.ReadReq_misses::total                14731                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        14696                       # number of demand (read+write) misses
system.l23.demand_misses::total                 14731                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        14696                       # number of overall misses
system.l23.overall_misses::total                14731                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     21202340                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6580521967                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6601724307                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     21202340                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6580521967                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6601724307                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     21202340                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6580521967                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6601724307                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        55150                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              55186                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         7080                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             7080                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           75                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               75                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        55225                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               55261                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        55225                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              55261                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.266473                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.266934                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.266111                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.266571                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.266111                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.266571                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 605781.142857                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 447776.399496                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 448151.809585                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 605781.142857                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 447776.399496                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 448151.809585                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 605781.142857                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 447776.399496                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 448151.809585                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2206                       # number of writebacks
system.l23.writebacks::total                     2206                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        14696                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           14731                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        14696                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            14731                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        14696                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           14731                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     18686011                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   5524576503                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5543262514                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     18686011                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   5524576503                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5543262514                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     18686011                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   5524576503                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5543262514                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.266473                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.266934                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.266111                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.266571                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.266111                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.266571                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 533886.028571                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 375923.823013                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 376299.132034                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 533886.028571                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 375923.823013                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 376299.132034                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 533886.028571                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 375923.823013                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 376299.132034                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         14101                       # number of replacements
system.l24.tagsinuse                      4095.476804                       # Cycle average of tags in use
system.l24.total_refs                          406213                       # Total number of references to valid blocks.
system.l24.sampled_refs                         18197                       # Sample count of references to valid blocks.
system.l24.avg_refs                         22.323075                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           83.114300                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     8.401381                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2803.924313                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1200.036810                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.020292                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002051                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.684552                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.292978                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999872                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        41955                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  41956                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           23729                       # number of Writeback hits
system.l24.Writeback_hits::total                23729                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          156                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  156                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        42111                       # number of demand (read+write) hits
system.l24.demand_hits::total                   42112                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        42111                       # number of overall hits
system.l24.overall_hits::total                  42112                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        14054                       # number of ReadReq misses
system.l24.ReadReq_misses::total                14093                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            5                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        14059                       # number of demand (read+write) misses
system.l24.demand_misses::total                 14098                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        14059                       # number of overall misses
system.l24.overall_misses::total                14098                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     27885897                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   7114673556                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     7142559453                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      2558900                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      2558900                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     27885897                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   7117232456                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      7145118353                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     27885897                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   7117232456                       # number of overall miss cycles
system.l24.overall_miss_latency::total     7145118353                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        56009                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              56049                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        23729                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            23729                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          161                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              161                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        56170                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               56210                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        56170                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              56210                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.250924                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.251441                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.031056                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.031056                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.250294                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.250809                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.250294                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.250809                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst       715023                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 506238.334709                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 506816.111048                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       511780                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       511780                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst       715023                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 506240.305569                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 506817.871542                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst       715023                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 506240.305569                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 506817.871542                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                8484                       # number of writebacks
system.l24.writebacks::total                     8484                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        14054                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           14093                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            5                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        14059                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            14098                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        14059                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           14098                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     25085326                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   6105075719                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   6130161045                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      2199390                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      2199390                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     25085326                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   6107275109                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   6132360435                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     25085326                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   6107275109                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   6132360435                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.250924                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.251441                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.031056                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.031056                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.250294                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.250809                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.250294                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.250809                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 643213.487179                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 434401.289241                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 434979.141773                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       439878                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       439878                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 643213.487179                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 434403.237001                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 434980.879203                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 643213.487179                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 434403.237001                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 434980.879203                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          6494                       # number of replacements
system.l25.tagsinuse                      4095.185294                       # Cycle average of tags in use
system.l25.total_refs                          290283                       # Total number of references to valid blocks.
system.l25.sampled_refs                         10590                       # Sample count of references to valid blocks.
system.l25.avg_refs                         27.411048                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          121.089387                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    15.298035                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2268.323225                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1690.474648                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.029563                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003735                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.553790                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.412714                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999801                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        30946                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  30948                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            9840                       # number of Writeback hits
system.l25.Writeback_hits::total                 9840                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          217                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  217                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        31163                       # number of demand (read+write) hits
system.l25.demand_hits::total                   31165                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        31163                       # number of overall hits
system.l25.overall_hits::total                  31165                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         6460                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 6494                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         6460                       # number of demand (read+write) misses
system.l25.demand_misses::total                  6494                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         6460                       # number of overall misses
system.l25.overall_misses::total                 6494                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     49623201                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   2889640027                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     2939263228                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     49623201                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   2889640027                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      2939263228                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     49623201                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   2889640027                       # number of overall miss cycles
system.l25.overall_miss_latency::total     2939263228                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        37406                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              37442                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         9840                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             9840                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          217                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              217                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        37623                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               37659                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        37623                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              37659                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.944444                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.172700                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.173442                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.944444                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.171703                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.172442                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.944444                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.171703                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.172442                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1459505.911765                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 447312.697678                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 452612.138589                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1459505.911765                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 447312.697678                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 452612.138589                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1459505.911765                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 447312.697678                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 452612.138589                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                3804                       # number of writebacks
system.l25.writebacks::total                     3804                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         6460                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            6494                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         6460                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             6494                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         6460                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            6494                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     47180827                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   2425620363                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   2472801190                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     47180827                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   2425620363                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   2472801190                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     47180827                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   2425620363                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   2472801190                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.172700                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.173442                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.944444                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.171703                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.172442                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.944444                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.171703                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.172442                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1387671.382353                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 375483.028328                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 380782.443794                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1387671.382353                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 375483.028328                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 380782.443794                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1387671.382353                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 375483.028328                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 380782.443794                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         14727                       # number of replacements
system.l26.tagsinuse                      4095.817571                       # Cycle average of tags in use
system.l26.total_refs                          223158                       # Total number of references to valid blocks.
system.l26.sampled_refs                         18823                       # Sample count of references to valid blocks.
system.l26.avg_refs                         11.855602                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           53.073639                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     7.418524                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2937.542484                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1097.782923                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.012957                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001811                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.717173                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.268013                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999955                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        40451                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  40452                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            7085                       # number of Writeback hits
system.l26.Writeback_hits::total                 7085                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           69                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   69                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        40520                       # number of demand (read+write) hits
system.l26.demand_hits::total                   40521                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        40520                       # number of overall hits
system.l26.overall_hits::total                  40521                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           33                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        14694                       # number of ReadReq misses
system.l26.ReadReq_misses::total                14727                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        14694                       # number of demand (read+write) misses
system.l26.demand_misses::total                 14727                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        14694                       # number of overall misses
system.l26.overall_misses::total                14727                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     20531726                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   6619759842                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     6640291568                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     20531726                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   6619759842                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      6640291568                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     20531726                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   6619759842                       # number of overall miss cycles
system.l26.overall_miss_latency::total     6640291568                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           34                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        55145                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              55179                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         7085                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             7085                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           69                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               69                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           34                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        55214                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               55248                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           34                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        55214                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              55248                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.266461                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.266895                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.266128                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.266562                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.266128                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.266562                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 622173.515152                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 450507.679461                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 450892.345216                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 622173.515152                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 450507.679461                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 450892.345216                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 622173.515152                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 450507.679461                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 450892.345216                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                2207                       # number of writebacks
system.l26.writebacks::total                     2207                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           33                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        14694                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           14727                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           33                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        14694                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            14727                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           33                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        14694                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           14727                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     18160684                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   5563931753                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   5582092437                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     18160684                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   5563931753                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   5582092437                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     18160684                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   5563931753                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   5582092437                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.266461                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.266895                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.266128                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.266562                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.266128                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.266562                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 550323.757576                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 378653.311079                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 379037.987166                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 550323.757576                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 378653.311079                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 379037.987166                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 550323.757576                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 378653.311079                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 379037.987166                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          6494                       # number of replacements
system.l27.tagsinuse                      4095.182863                       # Cycle average of tags in use
system.l27.total_refs                          290278                       # Total number of references to valid blocks.
system.l27.sampled_refs                         10590                       # Sample count of references to valid blocks.
system.l27.avg_refs                         27.410576                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          121.087123                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    15.294685                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2268.485805                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1690.315251                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003734                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.553830                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.412675                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999801                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        30944                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  30946                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            9837                       # number of Writeback hits
system.l27.Writeback_hits::total                 9837                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          218                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  218                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        31162                       # number of demand (read+write) hits
system.l27.demand_hits::total                   31164                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        31162                       # number of overall hits
system.l27.overall_hits::total                  31164                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         6460                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 6494                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         6460                       # number of demand (read+write) misses
system.l27.demand_misses::total                  6494                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         6460                       # number of overall misses
system.l27.overall_misses::total                 6494                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     49854776                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   2888262934                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     2938117710                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     49854776                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   2888262934                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      2938117710                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     49854776                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   2888262934                       # number of overall miss cycles
system.l27.overall_miss_latency::total     2938117710                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        37404                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              37440                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         9837                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             9837                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          218                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              218                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        37622                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               37658                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        37622                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              37658                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.944444                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.172709                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.173451                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.944444                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.171708                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.172447                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.944444                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.171708                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.172447                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1466316.941176                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 447099.525387                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 452435.742224                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1466316.941176                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 447099.525387                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 452435.742224                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1466316.941176                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 447099.525387                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 452435.742224                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                3804                       # number of writebacks
system.l27.writebacks::total                     3804                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         6460                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            6494                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         6460                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             6494                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         6460                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            6494                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     47412150                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   2424315190                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   2471727340                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     47412150                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   2424315190                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   2471727340                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     47412150                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   2424315190                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   2471727340                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.172709                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.173451                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.944444                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.171708                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.172447                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.944444                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.171708                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.172447                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst      1394475                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 375280.989164                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 380617.083462                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst      1394475                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 375280.989164                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 380617.083462                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst      1394475                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 375280.989164                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 380617.083462                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               518.322487                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012171596                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1950234.289017                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.322487                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.058209                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.830645                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12163504                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12163504                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12163504                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12163504                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12163504                       # number of overall hits
system.cpu0.icache.overall_hits::total       12163504                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     35715358                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     35715358                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     35715358                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     35715358                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     35715358                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     35715358                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12163552                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12163552                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12163552                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12163552                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12163552                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12163552                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 744069.958333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 744069.958333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 744069.958333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 744069.958333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 744069.958333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 744069.958333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     29809511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29809511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     29809511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29809511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     29809511                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29809511                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 805662.459459                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 805662.459459                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 805662.459459                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 805662.459459                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 805662.459459                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 805662.459459                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 56185                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172660616                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56441                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3059.134601                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.815946                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.184054                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913344                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086656                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8582657                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8582657                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7259232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7259232                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17757                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17757                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16710                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15841889                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15841889                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15841889                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15841889                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191523                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191523                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         5646                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5646                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       197169                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        197169                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       197169                       # number of overall misses
system.cpu0.dcache.overall_misses::total       197169                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45007959761                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45007959761                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   2205419836                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2205419836                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  47213379597                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47213379597                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  47213379597                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47213379597                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8774180                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8774180                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16039058                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16039058                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16039058                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16039058                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021828                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021828                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000777                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000777                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012293                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012293                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012293                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012293                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 235000.285924                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 235000.285924                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 390616.336521                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 390616.336521                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 239456.403375                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 239456.403375                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 239456.403375                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 239456.403375                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     14976787                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             84                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 178295.083333                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23763                       # number of writebacks
system.cpu0.dcache.writebacks::total            23763                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135500                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135500                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         5484                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5484                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       140984                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       140984                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       140984                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       140984                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        56023                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        56023                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          162                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        56185                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56185                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        56185                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56185                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9978931740                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9978931740                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     13877944                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     13877944                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9992809684                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9992809684                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9992809684                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9992809684                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003503                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003503                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003503                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003503                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 178122.052371                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 178122.052371                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 85666.320988                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85666.320988                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 177855.471816                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 177855.471816                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 177855.471816                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 177855.471816                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               582.116039                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1041431311                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1774158.962521                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.022496                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   540.093543                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067344                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865535                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.932878                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11848530                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11848530                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11848530                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11848530                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11848530                       # number of overall hits
system.cpu1.icache.overall_hits::total       11848530                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           66                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           66                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           66                       # number of overall misses
system.cpu1.icache.overall_misses::total           66                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     52196989                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     52196989                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     52196989                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     52196989                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     52196989                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     52196989                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11848596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11848596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11848596                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11848596                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11848596                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11848596                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000006                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000006                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 790863.469697                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 790863.469697                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 790863.469697                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 790863.469697                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 790863.469697                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 790863.469697                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     37448893                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     37448893                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     37448893                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     37448893                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     37448893                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     37448893                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 851111.204545                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 851111.204545                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 851111.204545                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 851111.204545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 851111.204545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 851111.204545                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 80319                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               449613303                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 80575                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5580.059609                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.908368                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.091632                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.437142                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.562858                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     31048210                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       31048210                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     17004242                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17004242                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8311                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8296                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8296                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     48052452                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        48052452                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     48052452                       # number of overall hits
system.cpu1.dcache.overall_hits::total       48052452                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       289180                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       289180                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          290                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          290                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       289470                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        289470                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       289470                       # number of overall misses
system.cpu1.dcache.overall_misses::total       289470                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  73820240805                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  73820240805                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     26951708                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     26951708                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  73847192513                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  73847192513                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  73847192513                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  73847192513                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     31337390                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     31337390                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     17004532                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     17004532                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8296                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8296                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     48341922                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48341922                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     48341922                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48341922                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009228                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009228                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005988                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005988                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005988                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005988                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 255274.364773                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 255274.364773                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 92936.924138                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92936.924138                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 255111.730103                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 255111.730103                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 255111.730103                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 255111.730103                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21197                       # number of writebacks
system.cpu1.dcache.writebacks::total            21197                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       208939                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       208939                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          211                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          211                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       209150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       209150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       209150                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       209150                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        80241                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        80241                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           79                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        80320                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80320                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        80320                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80320                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  18987282479                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18987282479                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5397502                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5397502                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  18992679981                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18992679981                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  18992679981                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18992679981                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002561                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002561                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001661                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001661                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001661                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001661                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 236628.188569                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 236628.188569                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 68322.810127                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68322.810127                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 236462.649166                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 236462.649166                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 236462.649166                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 236462.649166                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               558.101093                       # Cycle average of tags in use
system.cpu2.icache.total_refs               931064567                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1656698.517794                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    32.911541                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.189552                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.052743                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841650                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.894393                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12367384                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12367384                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12367384                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12367384                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12367384                       # number of overall hits
system.cpu2.icache.overall_hits::total       12367384                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     30574808                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     30574808                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     30574808                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     30574808                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     30574808                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     30574808                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12367433                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12367433                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12367433                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12367433                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12367433                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12367433                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 623975.673469                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 623975.673469                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 623975.673469                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 623975.673469                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 623975.673469                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 623975.673469                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     23847315                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     23847315                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     23847315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     23847315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     23847315                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     23847315                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 681351.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 681351.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 681351.857143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 681351.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 681351.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 681351.857143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 55289                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               224752744                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 55545                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4046.318192                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   203.167821                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    52.832179                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.793624                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.206376                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18166715                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18166715                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3499993                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3499993                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8268                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8268                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8214                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8214                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     21666708                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21666708                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     21666708                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21666708                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       189966                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       189966                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          349                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          349                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       190315                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        190315                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       190315                       # number of overall misses
system.cpu2.dcache.overall_misses::total       190315                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  43227008954                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  43227008954                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     30149286                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     30149286                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  43257158240                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  43257158240                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  43257158240                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  43257158240                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18356681                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18356681                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3500342                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3500342                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8214                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8214                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21857023                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21857023                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21857023                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21857023                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010349                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010349                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000100                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008707                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008707                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008707                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008707                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 227551.293147                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 227551.293147                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86387.638968                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86387.638968                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 227292.426976                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 227292.426976                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 227292.426976                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 227292.426976                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7094                       # number of writebacks
system.cpu2.dcache.writebacks::total             7094                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       134749                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       134749                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          277                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          277                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       135026                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       135026                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       135026                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       135026                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        55217                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        55217                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           72                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        55289                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        55289                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        55289                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        55289                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9152233878                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9152233878                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4715742                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4715742                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9156949620                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9156949620                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9156949620                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9156949620                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003008                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003008                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002530                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002530                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002530                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002530                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 165750.292084                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 165750.292084                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65496.416667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65496.416667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 165619.736656                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 165619.736656                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 165619.736656                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 165619.736656                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     3                       # number of replacements
system.cpu3.icache.tagsinuse               558.185651                       # Cycle average of tags in use
system.cpu3.icache.total_refs               931042139                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1653716.055062                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    33.924612                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   524.261039                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.054366                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.840162                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.894528                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12344956                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12344956                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12344956                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12344956                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12344956                       # number of overall hits
system.cpu3.icache.overall_hits::total       12344956                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     27009014                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     27009014                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     27009014                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     27009014                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     27009014                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     27009014                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12345008                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12345008                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12345008                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12345008                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12345008                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12345008                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 519404.115385                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 519404.115385                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 519404.115385                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 519404.115385                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 519404.115385                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 519404.115385                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     21600627                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     21600627                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     21600627                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     21600627                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     21600627                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     21600627                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 600017.416667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 600017.416667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 600017.416667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 600017.416667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 600017.416667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 600017.416667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 55225                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               224717289                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 55481                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4050.346767                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   202.838634                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    53.161366                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.792338                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.207662                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     18134760                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       18134760                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3496518                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3496518                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8254                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8254                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8203                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8203                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     21631278                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21631278                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     21631278                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21631278                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       189925                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       189925                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          371                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          371                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       190296                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        190296                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       190296                       # number of overall misses
system.cpu3.dcache.overall_misses::total       190296                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  44402981692                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  44402981692                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     32108245                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     32108245                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  44435089937                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  44435089937                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  44435089937                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  44435089937                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     18324685                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18324685                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3496889                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3496889                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8203                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8203                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     21821574                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21821574                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     21821574                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21821574                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010364                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010364                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000106                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008721                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008721                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008721                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008721                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 233792.190033                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 233792.190033                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86545.134771                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86545.134771                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 233505.118011                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 233505.118011                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 233505.118011                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 233505.118011                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7080                       # number of writebacks
system.cpu3.dcache.writebacks::total             7080                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       134775                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       134775                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          296                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          296                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       135071                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       135071                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       135071                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       135071                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        55150                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        55150                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           75                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        55225                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        55225                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        55225                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        55225                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   9352239443                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9352239443                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4907579                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4907579                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9357147022                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9357147022                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9357147022                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9357147022                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002531                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002531                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002531                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002531                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 169578.231061                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 169578.231061                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65434.386667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65434.386667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 169436.795328                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 169436.795328                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 169436.795328                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 169436.795328                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               520.405595                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1012171891                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1939026.611111                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.405595                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.061547                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.833983                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12163799                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12163799                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12163799                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12163799                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12163799                       # number of overall hits
system.cpu4.icache.overall_hits::total       12163799                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           55                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           55                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           55                       # number of overall misses
system.cpu4.icache.overall_misses::total           55                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     36730334                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     36730334                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     36730334                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     36730334                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     36730334                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     36730334                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12163854                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12163854                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12163854                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12163854                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12163854                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12163854                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 667824.254545                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 667824.254545                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 667824.254545                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 667824.254545                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 667824.254545                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 667824.254545                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           15                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           15                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     28290272                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     28290272                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     28290272                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     28290272                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     28290272                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     28290272                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 707256.800000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 707256.800000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 707256.800000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 707256.800000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 707256.800000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 707256.800000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 56170                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               172652533                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 56426                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3059.804576                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.817533                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.182467                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.913350                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.086650                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8576026                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8576026                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7257775                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7257775                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17767                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17767                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16705                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16705                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15833801                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15833801                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15833801                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15833801                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       191654                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       191654                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         5533                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         5533                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       197187                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        197187                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       197187                       # number of overall misses
system.cpu4.dcache.overall_misses::total       197187                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  45152560076                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  45152560076                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data   2164022265                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   2164022265                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  47316582341                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  47316582341                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  47316582341                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  47316582341                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8767680                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8767680                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7263308                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7263308                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16705                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16705                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16030988                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16030988                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16030988                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16030988                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021859                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021859                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000762                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000762                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012300                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012300                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012300                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012300                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 235594.144010                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 235594.144010                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 391111.922104                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 391111.922104                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 239957.919848                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 239957.919848                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 239957.919848                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 239957.919848                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets     14142057                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets             82                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 172464.109756                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        23729                       # number of writebacks
system.cpu4.dcache.writebacks::total            23729                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       135645                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       135645                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         5372                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         5372                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       141017                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       141017                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       141017                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       141017                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        56009                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        56009                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          161                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          161                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        56170                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        56170                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        56170                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        56170                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   9986974398                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9986974398                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     12711162                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     12711162                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   9999685560                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9999685560                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   9999685560                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9999685560                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006388                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006388                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003504                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003504                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003504                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003504                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 178310.171544                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 178310.171544                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 78951.316770                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 78951.316770                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 178025.379384                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 178025.379384                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 178025.379384                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 178025.379384                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               489.666522                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1014519805                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2066231.782077                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.666522                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.055555                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.784722                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12730847                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12730847                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12730847                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12730847                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12730847                       # number of overall hits
system.cpu5.icache.overall_hits::total       12730847                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           47                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           47                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           47                       # number of overall misses
system.cpu5.icache.overall_misses::total           47                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     75918686                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     75918686                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     75918686                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     75918686                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     75918686                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     75918686                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12730894                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12730894                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12730894                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12730894                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12730894                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12730894                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1615291.191489                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1615291.191489                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1615291.191489                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1615291.191489                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1615291.191489                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1615291.191489                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       651486                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       325743                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     50048656                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     50048656                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     50048656                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     50048656                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     50048656                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     50048656                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1390240.444444                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1390240.444444                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1390240.444444                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1390240.444444                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1390240.444444                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1390240.444444                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 37623                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               164776776                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 37879                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4350.082526                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.504544                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.495456                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.912127                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.087873                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     10156538                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       10156538                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7545349                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7545349                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19579                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19579                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        18352                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        18352                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     17701887                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17701887                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     17701887                       # number of overall hits
system.cpu5.dcache.overall_hits::total       17701887                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        96887                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        96887                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         2188                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2188                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        99075                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         99075                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        99075                       # number of overall misses
system.cpu5.dcache.overall_misses::total        99075                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  13090405117                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  13090405117                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    141272878                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    141272878                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  13231677995                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  13231677995                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  13231677995                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  13231677995                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     10253425                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     10253425                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7547537                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7547537                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        18352                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        18352                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     17800962                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     17800962                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     17800962                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     17800962                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009449                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009449                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000290                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000290                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005566                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005566                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005566                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005566                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 135110.026288                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 135110.026288                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 64567.128885                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 64567.128885                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 133552.137219                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 133552.137219                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 133552.137219                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 133552.137219                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    15.666667                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9840                       # number of writebacks
system.cpu5.dcache.writebacks::total             9840                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        59481                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        59481                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         1971                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1971                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        61452                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        61452                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        61452                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        61452                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        37406                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        37406                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          217                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          217                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        37623                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        37623                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        37623                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        37623                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   4957056156                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   4957056156                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     15834852                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     15834852                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   4972891008                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   4972891008                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   4972891008                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   4972891008                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003648                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003648                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002114                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002114                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002114                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002114                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 132520.348500                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 132520.348500                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 72971.668203                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 72971.668203                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 132176.886692                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 132176.886692                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 132176.886692                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 132176.886692                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               557.339002                       # Cycle average of tags in use
system.cpu6.icache.total_refs               931037087                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1659602.650624                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    32.149262                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.189741                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.051521                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841650                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.893171                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12339904                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12339904                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12339904                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12339904                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12339904                       # number of overall hits
system.cpu6.icache.overall_hits::total       12339904                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           51                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           51                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           51                       # number of overall misses
system.cpu6.icache.overall_misses::total           51                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     27399648                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     27399648                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     27399648                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     27399648                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     27399648                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     27399648                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12339955                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12339955                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12339955                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12339955                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12339955                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12339955                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst       537248                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total       537248                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst       537248                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total       537248                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst       537248                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total       537248                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           17                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           17                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     20935170                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     20935170                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     20935170                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     20935170                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     20935170                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     20935170                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 615740.294118                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 615740.294118                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 615740.294118                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 615740.294118                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 615740.294118                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 615740.294118                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 55214                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               224711418                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 55470                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4051.044132                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   202.353047                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    53.646953                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.790442                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.209558                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     18130454                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       18130454                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      3494938                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       3494938                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8268                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8268                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8204                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8204                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     21625392                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        21625392                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     21625392                       # number of overall hits
system.cpu6.dcache.overall_hits::total       21625392                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       190114                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       190114                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          323                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          323                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       190437                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        190437                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       190437                       # number of overall misses
system.cpu6.dcache.overall_misses::total       190437                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  44645459254                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  44645459254                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     28040604                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     28040604                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  44673499858                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  44673499858                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  44673499858                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  44673499858                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     18320568                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     18320568                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      3495261                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      3495261                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8204                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8204                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     21815829                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     21815829                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     21815829                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     21815829                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010377                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010377                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000092                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000092                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008729                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008729                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008729                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008729                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 234835.200217                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 234835.200217                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 86813.015480                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 86813.015480                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 234584.139941                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 234584.139941                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 234584.139941                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 234584.139941                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         7085                       # number of writebacks
system.cpu6.dcache.writebacks::total             7085                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       134969                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       134969                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          254                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          254                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       135223                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       135223                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       135223                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       135223                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        55145                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        55145                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           69                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        55214                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        55214                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        55214                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        55214                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   9391055559                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   9391055559                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      4511759                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      4511759                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   9395567318                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   9395567318                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   9395567318                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   9395567318                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002531                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002531                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002531                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002531                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 170297.498576                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 170297.498576                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65387.811594                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65387.811594                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 170166.394719                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 170166.394719                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 170166.394719                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 170166.394719                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               489.666757                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1014521328                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2066234.883910                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    34.666757                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.055556                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.784722                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12732370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12732370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12732370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12732370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12732370                       # number of overall hits
system.cpu7.icache.overall_hits::total       12732370                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           47                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.cpu7.icache.overall_misses::total           47                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     76190877                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     76190877                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     76190877                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     76190877                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     76190877                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     76190877                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12732417                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12732417                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12732417                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12732417                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12732417                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12732417                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1621082.489362                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1621082.489362                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1621082.489362                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1621082.489362                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1621082.489362                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1621082.489362                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       654202                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       327101                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     50281283                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     50281283                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     50281283                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     50281283                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     50281283                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     50281283                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1396702.305556                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1396702.305556                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1396702.305556                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1396702.305556                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1396702.305556                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1396702.305556                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 37622                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               164778985                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 37878                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4350.255689                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.504791                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.495209                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912128                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087872                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     10157196                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       10157196                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7546882                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7546882                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19593                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19593                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        18356                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        18356                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17704078                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17704078                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17704078                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17704078                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        96895                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        96895                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         2206                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2206                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        99101                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         99101                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        99101                       # number of overall misses
system.cpu7.dcache.overall_misses::total        99101                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  13068672781                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  13068672781                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    142104781                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    142104781                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  13210777562                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  13210777562                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  13210777562                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  13210777562                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     10254091                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     10254091                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7549088                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7549088                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        18356                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        18356                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     17803179                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     17803179                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     17803179                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     17803179                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009449                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009449                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000292                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000292                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005566                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005566                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005566                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005566                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 134874.583632                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 134874.583632                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 64417.398459                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 64417.398459                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 133306.198343                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 133306.198343                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 133306.198343                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 133306.198343                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         9837                       # number of writebacks
system.cpu7.dcache.writebacks::total             9837                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        59491                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        59491                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         1988                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         1988                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        61479                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        61479                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        61479                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        61479                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        37404                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        37404                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          218                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          218                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        37622                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        37622                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        37622                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        37622                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   4955535275                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   4955535275                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     15919479                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     15919479                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   4971454754                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   4971454754                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   4971454754                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   4971454754                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003648                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003648                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002113                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002113                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 132486.773473                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 132486.773473                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 73025.133028                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 73025.133028                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 132142.224071                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 132142.224071                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 132142.224071                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 132142.224071                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
