
---------- Begin Simulation Statistics ----------
final_tick                                88930209500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 130293                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707744                       # Number of bytes of host memory used
host_op_rate                                   220699                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   914.04                       # Real time elapsed on the host
host_tick_rate                               97293954                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   119092257                       # Number of instructions simulated
sim_ops                                     201726550                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088930                       # Number of seconds simulated
sim_ticks                                 88930209500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 153935291                       # number of cc regfile reads
system.cpu.cc_regfile_writes                133031053                       # number of cc regfile writes
system.cpu.committedInsts                   119092257                       # Number of Instructions Simulated
system.cpu.committedOps                     201726550                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.493468                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.493468                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     39582                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22767                       # number of floating regfile writes
system.cpu.idleCycles                         1011027                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              4063178                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 46803400                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.133098                       # Inst execution rate
system.cpu.iew.exec_refs                     64823255                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   11378942                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                28257103                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              67329982                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                407                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             15052323                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           462633174                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              53444313                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          10504689                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             379393783                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    965                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7368                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                4060451                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 10444                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            241                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        13295                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        4049883                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 395378893                       # num instructions consuming a value
system.cpu.iew.wb_count                     372467362                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.735643                       # average fanout of values written-back
system.cpu.iew.wb_producers                 290857659                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.094155                       # insts written-back per cycle
system.cpu.iew.wb_sent                      375203970                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                438874237                       # number of integer regfile reads
system.cpu.int_regfile_writes               316989918                       # number of integer regfile writes
system.cpu.ipc                               0.669583                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.669583                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             17253      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             317984592     81.56%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   80      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3085      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2500      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 848      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1505      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4892      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4277      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2624      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                784      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              14      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              7      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             60370181     15.48%     97.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11489340      2.95%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10094      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6390      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              389898472                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   46308                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               82628                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        31209                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              80784                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    86260092                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.221237                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                86065761     99.77%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     17      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     824      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2153      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   766      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     15      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1006      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    310      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    56      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   19      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 2      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                1      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 164157      0.19%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 18156      0.02%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2515      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4334      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              476095003                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1065511273                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    372436153                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         723459241                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  462632649                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 389898472                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 525                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       260906617                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued          22687472                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             69                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    216063702                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     176849393                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.204692                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.792665                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            63470776     35.89%     35.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6591250      3.73%     39.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1712155      0.97%     40.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            48521037     27.44%     68.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            48457703     27.40%     95.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8090006      4.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                6316      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 137      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  13      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       176849393                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.192160                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              5249                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2027                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             67329982                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15052323                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               605778703                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    324                       # number of misc regfile writes
system.cpu.numCycles                        177860420                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           15080                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        91574                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        184676                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                93618439                       # Number of BP lookups
system.cpu.branchPred.condPredicted          50066943                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           5684112                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             57504920                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                50429814                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             87.696521                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    7729                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        16991529                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           16981155                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10374                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted      4047257                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       243463482                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             456                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           4059961                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    144673274                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.394359                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.140319                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        82595343     57.09%     57.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         9663355      6.68%     63.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        14787081     10.22%     73.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        26793454     18.52%     92.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           14974      0.01%     92.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1489531      1.03%     93.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           14588      0.01%     93.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            5992      0.00%     93.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9308956      6.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    144673274                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            119092257                       # Number of instructions committed
system.cpu.commit.opsCommitted              201726550                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    32438693                       # Number of memory references committed
system.cpu.commit.loads                      28300564                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                   28277833                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21756                       # Number of committed floating point instructions.
system.cpu.commit.integer                   201709963                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  4257                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         7591      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    169266349     83.91%     83.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           42      0.00%     83.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2882      0.00%     83.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          956      0.00%     83.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     83.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          576      0.00%     83.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     83.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     83.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1278      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2416      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2804      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2296      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          661      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     28295595     14.03%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4132911      2.05%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4969      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5218      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201726550                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9308956                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     57043895                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57043895                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57043895                       # number of overall hits
system.cpu.dcache.overall_hits::total        57043895                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       325825                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         325825                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       325825                       # number of overall misses
system.cpu.dcache.overall_misses::total        325825                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12198983951                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12198983951                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12198983951                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12198983951                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     57369720                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57369720                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     57369720                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57369720                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005679                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005679                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005679                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005679                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37440.294486                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37440.294486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37440.294486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37440.294486                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1807909                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           33568                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    53.858109                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        53552                       # number of writebacks
system.cpu.dcache.writebacks::total             53552                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       271243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       271243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       271243                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       271243                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        54582                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        54582                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        54582                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        54582                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2307702451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2307702451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2307702451                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2307702451                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000951                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000951                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000951                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000951                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42279.550969                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42279.550969                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42279.550969                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42279.550969                       # average overall mshr miss latency
system.cpu.dcache.replacements                  53552                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     52907521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        52907521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       324065                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        324065                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12087013500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12087013500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     53231586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     53231586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37298.114576                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37298.114576                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       271234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       271234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        52831                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52831                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2197915500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2197915500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41602.761636                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41602.761636                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4136374                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4136374                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1760                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1760                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    111970451                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    111970451                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4138134                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4138134                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000425                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000425                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63619.574432                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63619.574432                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1751                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1751                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    109786951                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    109786951                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62699.572244                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62699.572244                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  88930209500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.274566                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57098491                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             54576                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1046.219785                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.274566                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999292                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999292                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          699                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         114794016                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        114794016                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88930209500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19964402                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              34415773                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 107815242                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              10593525                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                4060451                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             45208086                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred               1663860                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              512754083                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              50830753                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    53240639                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    11378947                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1615                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           419                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88930209500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  88930209500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88930209500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            5888101                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      374235575                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    93618439                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           67418698                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     165268795                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                11370388                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  712                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6309                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          249                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 159083020                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 30771                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          176849393                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.514566                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.173012                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 24971781     14.12%     14.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  9850228      5.57%     19.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 18563385     10.50%     30.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 31479062     17.80%     47.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 42772695     24.19%     72.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  7818407      4.42%     76.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 20546070     11.62%     88.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 20106668     11.37%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   741097      0.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            176849393                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.526359                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.104097                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    159042745                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        159042745                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    159042745                       # number of overall hits
system.cpu.icache.overall_hits::total       159042745                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        40273                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          40273                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        40273                       # number of overall misses
system.cpu.icache.overall_misses::total         40273                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1680322999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1680322999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1680322999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1680322999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    159083018                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    159083018                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    159083018                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    159083018                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000253                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000253                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41723.313361                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41723.313361                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41723.313361                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41723.313361                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          510                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    56.666667                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        38014                       # number of writebacks
system.cpu.icache.writebacks::total             38014                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1745                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1745                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1745                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1745                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        38528                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        38528                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        38528                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        38528                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1597808999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1597808999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1597808999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1597808999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000242                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000242                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000242                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000242                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41471.371444                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41471.371444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41471.371444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41471.371444                       # average overall mshr miss latency
system.cpu.icache.replacements                  38014                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    159042745                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       159042745                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        40273                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         40273                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1680322999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1680322999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    159083018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    159083018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41723.313361                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41723.313361                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1745                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1745                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        38528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        38528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1597808999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1597808999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41471.371444                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41471.371444                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  88930209500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.786123                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           159081273                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             38528                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4128.978224                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.786123                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999582                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999582                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          168                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         318204564                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        318204564                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88930209500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   159083807                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1137                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88930209500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  88930209500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88930209500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        7394                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                39029418                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   33                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 241                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               10914194                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  33394                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  88930209500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                4060451                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 37181210                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                29968726                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8191                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 101180647                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4450168                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              480274362                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts              16685924                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                168777                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1652696                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                 116919                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             776                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           561113780                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1005607880                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                585227347                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     77854                       # Number of floating rename lookups
system.cpu.rename.committedMaps             249607737                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                311506034                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     384                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 348                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  14661321                       # count of insts added to the skid buffer
system.cpu.rob.reads                        580550866                       # The number of ROB reads
system.cpu.rob.writes                       922559654                       # The number of ROB writes
system.cpu.thread_0.numInsts                119092257                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201726550                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples     71349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     28122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000522116500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4084                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4084                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              202723                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              67331                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       93096                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      91559                       # Number of write requests accepted
system.mem_ctrls.readBursts                     93096                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    91559                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  46749                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 20210                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 93096                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                91559                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   40214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      11.345495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     10.041313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.984945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           4064     99.51%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            14      0.34%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             4      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4084                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.463026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.426718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.124550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1327     32.49%     32.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              106      2.60%     35.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2227     54.53%     89.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              310      7.59%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               91      2.23%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.47%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4084                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 2991936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 5958144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5859776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     67.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     65.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   88930204000                       # Total gap between requests
system.mem_ctrls.avgGap                     481601.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      1166400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1799808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4564416                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 13115902.982326833531                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 20238432.025733619928                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 51325820.839317828417                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        38520                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        54576                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        91559                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    601422250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    850984750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2155128171500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     15613.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     15592.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  23538135.75                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2465280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3492864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       5958144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2465280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2465280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1127424                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1127424                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        38520                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        54576                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          93096                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        17616                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         17616                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     27721513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     39276462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         66997976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     27721513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     27721513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     12677627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        12677627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     12677627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     27721513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     39276462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        79675602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46347                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               71319                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          261                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2677                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          698                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6013                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        20068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5013                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          471                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          463                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        17810                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               583400750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             231735000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1452407000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12587.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31337.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               34614                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              58436                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.68                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.94                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        24605                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   305.967080                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   186.496340                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   314.266587                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         8358     33.97%     33.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6319     25.68%     59.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2743     11.15%     70.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1796      7.30%     78.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1061      4.31%     82.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          771      3.13%     85.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          539      2.19%     87.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          854      3.47%     91.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2164      8.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        24605                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2966208                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4564416                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               33.354335                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               51.325821                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.66                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  88930209500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       109948860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        58416435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      230579160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     248670360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7019803440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8601899640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  26905495680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43174813575                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   485.490969                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  69860966500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2969460000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16099783000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        65809380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        34959540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      100338420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     123614820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7019803440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   8929117260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  26629944000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   42903586860                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   482.441086                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  69133499250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2969460000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  16827250250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  88930209500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              91357                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17616                       # Transaction distribution
system.membus.trans_dist::WritebackClean        73950                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1747                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1747                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          38528                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52829                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port       115062                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total       115062                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       162710                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total       162710                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 277772                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port      4898176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total      4898176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      6920192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total      6920192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                11818368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                8                       # Total snoops (count)
system.membus.snoopTraffic                        512                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             93110                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000258                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016053                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   93086     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               93110                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  88930209500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           591483000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          198131249                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          282023999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
