|ov5640
sys_clk => sys_clk.IN1
sys_rst_n => comb.IN1
sys_rst_n => _.IN1
ov5640_pclk => ov5640_pclk.IN3
ov5640_vsync => ov5640_vsync.IN1
ov5640_href => ov5640_href.IN1
ov5640_data[0] => ov5640_data[0].IN1
ov5640_data[1] => ov5640_data[1].IN1
ov5640_data[2] => ov5640_data[2].IN1
ov5640_data[3] => ov5640_data[3].IN1
ov5640_data[4] => ov5640_data[4].IN1
ov5640_data[5] => ov5640_data[5].IN1
ov5640_data[6] => ov5640_data[6].IN1
ov5640_data[7] => ov5640_data[7].IN1
rgb_tft[0] << tft_ctrl:u_tft_ctrl.rgb_tft
rgb_tft[1] << tft_ctrl:u_tft_ctrl.rgb_tft
rgb_tft[2] << tft_ctrl:u_tft_ctrl.rgb_tft
rgb_tft[3] << tft_ctrl:u_tft_ctrl.rgb_tft
rgb_tft[4] << tft_ctrl:u_tft_ctrl.rgb_tft
rgb_tft[5] << tft_ctrl:u_tft_ctrl.rgb_tft
rgb_tft[6] << tft_ctrl:u_tft_ctrl.rgb_tft
rgb_tft[7] << tft_ctrl:u_tft_ctrl.rgb_tft
rgb_tft[8] << tft_ctrl:u_tft_ctrl.rgb_tft
rgb_tft[9] << tft_ctrl:u_tft_ctrl.rgb_tft
rgb_tft[10] << tft_ctrl:u_tft_ctrl.rgb_tft
rgb_tft[11] << tft_ctrl:u_tft_ctrl.rgb_tft
rgb_tft[12] << tft_ctrl:u_tft_ctrl.rgb_tft
rgb_tft[13] << tft_ctrl:u_tft_ctrl.rgb_tft
rgb_tft[14] << tft_ctrl:u_tft_ctrl.rgb_tft
rgb_tft[15] << tft_ctrl:u_tft_ctrl.rgb_tft
hsync << tft_ctrl:u_tft_ctrl.hsync
vsync << tft_ctrl:u_tft_ctrl.vsync
tft_clk << tft_ctrl:u_tft_ctrl.tft_clk
tft_de << tft_ctrl:u_tft_ctrl.tft_de
tft_bl << tft_ctrl:u_tft_ctrl.tft_bl
sdram_clk << sdram_top:sdram_top_inst.sdram_clk
sdram_cs_n << sdram_top:sdram_top_inst.sdram_cs_n
sdram_cas_n << sdram_top:sdram_top_inst.sdram_cas_n
sdram_ras_n << sdram_top:sdram_top_inst.sdram_ras_n
sdram_we_n << sdram_top:sdram_top_inst.sdram_we_n
sdram_ba[0] << sdram_top:sdram_top_inst.sdram_ba
sdram_ba[1] << sdram_top:sdram_top_inst.sdram_ba
sdram_dqm[0] << sdram_top:sdram_top_inst.sdram_dqm
sdram_dqm[1] << sdram_top:sdram_top_inst.sdram_dqm
sdram_addr[0] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[1] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[2] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[3] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[4] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[5] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[6] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[7] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[8] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[9] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[10] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[11] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[12] << sdram_top:sdram_top_inst.sdram_addr
sdram_dq[0] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[1] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[2] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[3] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[4] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[5] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[6] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[7] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[8] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[9] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[10] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[11] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[12] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[13] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[14] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[15] <> sdram_top:sdram_top_inst.sdram_dq
sdram_cke << sdram_top:sdram_top_inst.sdram_cke
ov5640_rst_n << <VCC>
ov5640_pwdn << <GND>
led0 << sys_init_done.DB_MAX_OUTPUT_PORT_TYPE
led1 << ov5640_top:u_ov5640_top.cfg_done
led2 << sdram_top:sdram_top_inst.init_end
sccb_scl << ov5640_top:u_ov5640_top.sccb_scl
sccb_sda <> ov5640_top:u_ov5640_top.sccb_sda


|ov5640|clk_gen:u_clk_gen
areset => areset.IN1
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|ov5640|clk_gen:u_clk_gen|altpll:altpll_component
inclk[0] => clk_gen_altpll:auto_generated.inclk[0]
inclk[1] => clk_gen_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => clk_gen_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= clk_gen_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ov5640|clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|ov5640_top:u_ov5640_top
sys_rst_n => sys_rst_n.IN2
sys_clk => sys_clk.IN1
ov5640_pclk => ov5640_pclk.IN1
ov5640_href => ov5640_href.IN1
ov5640_data[0] => ov5640_data[0].IN1
ov5640_data[1] => ov5640_data[1].IN1
ov5640_data[2] => ov5640_data[2].IN1
ov5640_data[3] => ov5640_data[3].IN1
ov5640_data[4] => ov5640_data[4].IN1
ov5640_data[5] => ov5640_data[5].IN1
ov5640_data[6] => ov5640_data[6].IN1
ov5640_data[7] => ov5640_data[7].IN1
sys_init_done => comb.IN0
ov5640_vsync => ov5640_vsync.IN1
ov5640_wr_en <= ov5640_data:u_ov5640_data.ov5640_wr_en
ov5640_data_out[0] <= ov5640_data:u_ov5640_data.ov5640_data_out
ov5640_data_out[1] <= ov5640_data:u_ov5640_data.ov5640_data_out
ov5640_data_out[2] <= ov5640_data:u_ov5640_data.ov5640_data_out
ov5640_data_out[3] <= ov5640_data:u_ov5640_data.ov5640_data_out
ov5640_data_out[4] <= ov5640_data:u_ov5640_data.ov5640_data_out
ov5640_data_out[5] <= ov5640_data:u_ov5640_data.ov5640_data_out
ov5640_data_out[6] <= ov5640_data:u_ov5640_data.ov5640_data_out
ov5640_data_out[7] <= ov5640_data:u_ov5640_data.ov5640_data_out
ov5640_data_out[8] <= ov5640_data:u_ov5640_data.ov5640_data_out
ov5640_data_out[9] <= ov5640_data:u_ov5640_data.ov5640_data_out
ov5640_data_out[10] <= ov5640_data:u_ov5640_data.ov5640_data_out
ov5640_data_out[11] <= ov5640_data:u_ov5640_data.ov5640_data_out
ov5640_data_out[12] <= ov5640_data:u_ov5640_data.ov5640_data_out
ov5640_data_out[13] <= ov5640_data:u_ov5640_data.ov5640_data_out
ov5640_data_out[14] <= ov5640_data:u_ov5640_data.ov5640_data_out
ov5640_data_out[15] <= ov5640_data:u_ov5640_data.ov5640_data_out
cfg_done <= ov5640_cfg:u_ov5640_cfg.cfg_done
sccb_scl <= i2c_ctrl:u_i2c_ctrl.i2c_scl
sccb_sda <> i2c_ctrl:u_i2c_ctrl.i2c_sda


|ov5640|ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl
sys_clk => i2c_clk~reg0.CLK
sys_clk => cnt_clk[0].CLK
sys_clk => cnt_clk[1].CLK
sys_clk => cnt_clk[2].CLK
sys_clk => cnt_clk[3].CLK
sys_clk => cnt_clk[4].CLK
sys_clk => cnt_clk[5].CLK
sys_clk => cnt_clk[6].CLK
sys_clk => cnt_clk[7].CLK
sys_rst_n => rd_data[0]~reg0.ACLR
sys_rst_n => rd_data[1]~reg0.ACLR
sys_rst_n => rd_data[2]~reg0.ACLR
sys_rst_n => rd_data[3]~reg0.ACLR
sys_rst_n => rd_data[4]~reg0.ACLR
sys_rst_n => rd_data[5]~reg0.ACLR
sys_rst_n => rd_data[6]~reg0.ACLR
sys_rst_n => rd_data[7]~reg0.ACLR
sys_rst_n => i2c_clk~reg0.PRESET
sys_rst_n => i2c_end~reg0.ACLR
sys_rst_n => cnt_clk[0].ACLR
sys_rst_n => cnt_clk[1].ACLR
sys_rst_n => cnt_clk[2].ACLR
sys_rst_n => cnt_clk[3].ACLR
sys_rst_n => cnt_clk[4].ACLR
sys_rst_n => cnt_clk[5].ACLR
sys_rst_n => cnt_clk[6].ACLR
sys_rst_n => cnt_clk[7].ACLR
sys_rst_n => cnt_i2c_clk_en.ACLR
sys_rst_n => cnt_i2c_clk[0].ACLR
sys_rst_n => cnt_i2c_clk[1].ACLR
sys_rst_n => cnt_bit[0].ACLR
sys_rst_n => cnt_bit[1].ACLR
sys_rst_n => cnt_bit[2].ACLR
sys_rst_n => rd_data_reg[0].ACLR
sys_rst_n => rd_data_reg[1].ACLR
sys_rst_n => rd_data_reg[2].ACLR
sys_rst_n => rd_data_reg[3].ACLR
sys_rst_n => rd_data_reg[4].ACLR
sys_rst_n => rd_data_reg[5].ACLR
sys_rst_n => rd_data_reg[6].ACLR
sys_rst_n => rd_data_reg[7].ACLR
sys_rst_n => state~19.DATAIN
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
byte_addr[0] => Mux1.IN3
byte_addr[1] => Mux1.IN4
byte_addr[2] => Mux1.IN5
byte_addr[3] => Mux1.IN6
byte_addr[4] => Mux1.IN7
byte_addr[5] => Mux1.IN8
byte_addr[6] => Mux1.IN9
byte_addr[7] => Mux1.IN10
byte_addr[8] => Mux0.IN4
byte_addr[9] => Mux0.IN5
byte_addr[10] => Mux0.IN6
byte_addr[11] => Mux0.IN7
byte_addr[12] => Mux0.IN8
byte_addr[13] => Mux0.IN9
byte_addr[14] => Mux0.IN10
byte_addr[15] => Mux0.IN11
wr_data[0] => Mux2.IN3
wr_data[1] => Mux2.IN4
wr_data[2] => Mux2.IN5
wr_data[3] => Mux2.IN6
wr_data[4] => Mux2.IN7
wr_data[5] => Mux2.IN8
wr_data[6] => Mux2.IN9
wr_data[7] => Mux2.IN10
addr_num => state.DATAB
addr_num => state.DATAB
rd_en => state.OUTPUTSELECT
rd_en => state.OUTPUTSELECT
rd_en => state.OUTPUTSELECT
rd_en => state.OUTPUTSELECT
rd_en => state.OUTPUTSELECT
rd_en => state.OUTPUTSELECT
rd_en => state.OUTPUTSELECT
rd_en => state.OUTPUTSELECT
rd_en => state.OUTPUTSELECT
rd_en => state.OUTPUTSELECT
rd_en => state.OUTPUTSELECT
rd_en => state.OUTPUTSELECT
rd_en => state.OUTPUTSELECT
rd_en => state.OUTPUTSELECT
rd_en => state.OUTPUTSELECT
rd_en => state.OUTPUTSELECT
i2c_start => cnt_i2c_clk_en.OUTPUTSELECT
i2c_start => Selector1.IN4
i2c_start => Selector0.IN1
i2c_clk <= i2c_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_scl <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
i2c_end <= i2c_end~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_sda <> i2c_sda


|ov5640|ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg
sys_clk => cfg_done~reg0.CLK
sys_clk => cfg_start~reg0.CLK
sys_clk => cnt_reg[0].CLK
sys_clk => cnt_reg[1].CLK
sys_clk => cnt_reg[2].CLK
sys_clk => cnt_reg[3].CLK
sys_clk => cnt_reg[4].CLK
sys_clk => cnt_reg[5].CLK
sys_clk => cnt_reg[6].CLK
sys_clk => cnt_reg[7].CLK
sys_clk => cnt_wait[0].CLK
sys_clk => cnt_wait[1].CLK
sys_clk => cnt_wait[2].CLK
sys_clk => cnt_wait[3].CLK
sys_clk => cnt_wait[4].CLK
sys_clk => cnt_wait[5].CLK
sys_clk => cnt_wait[6].CLK
sys_clk => cnt_wait[7].CLK
sys_clk => cnt_wait[8].CLK
sys_clk => cnt_wait[9].CLK
sys_clk => cnt_wait[10].CLK
sys_clk => cnt_wait[11].CLK
sys_clk => cnt_wait[12].CLK
sys_clk => cnt_wait[13].CLK
sys_clk => cnt_wait[14].CLK
cfg_end => always2.IN1
cfg_end => always3.IN1
sys_rst_n => cnt_wait[0].ACLR
sys_rst_n => cnt_wait[1].ACLR
sys_rst_n => cnt_wait[2].ACLR
sys_rst_n => cnt_wait[3].ACLR
sys_rst_n => cnt_wait[4].ACLR
sys_rst_n => cnt_wait[5].ACLR
sys_rst_n => cnt_wait[6].ACLR
sys_rst_n => cnt_wait[7].ACLR
sys_rst_n => cnt_wait[8].ACLR
sys_rst_n => cnt_wait[9].ACLR
sys_rst_n => cnt_wait[10].ACLR
sys_rst_n => cnt_wait[11].ACLR
sys_rst_n => cnt_wait[12].ACLR
sys_rst_n => cnt_wait[13].ACLR
sys_rst_n => cnt_wait[14].ACLR
sys_rst_n => cfg_done~reg0.ACLR
sys_rst_n => cfg_start~reg0.ACLR
sys_rst_n => cnt_reg[0].ACLR
sys_rst_n => cnt_reg[1].ACLR
sys_rst_n => cnt_reg[2].ACLR
sys_rst_n => cnt_reg[3].ACLR
sys_rst_n => cnt_reg[4].ACLR
sys_rst_n => cnt_reg[5].ACLR
sys_rst_n => cnt_reg[6].ACLR
sys_rst_n => cnt_reg[7].ACLR
cfg_done <= cfg_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_start <= cfg_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[0] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[1] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[2] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[3] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[4] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[5] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[6] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[7] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[8] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[9] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[10] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[11] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[12] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[13] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[14] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[15] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[16] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[17] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[18] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[19] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[20] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[21] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[22] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[23] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data
ov5640_pclk => data_flag_reg.CLK
ov5640_pclk => data_flag.CLK
ov5640_pclk => pic_data_reg[0].CLK
ov5640_pclk => pic_data_reg[1].CLK
ov5640_pclk => pic_data_reg[2].CLK
ov5640_pclk => pic_data_reg[3].CLK
ov5640_pclk => pic_data_reg[4].CLK
ov5640_pclk => pic_data_reg[5].CLK
ov5640_pclk => pic_data_reg[6].CLK
ov5640_pclk => pic_data_reg[7].CLK
ov5640_pclk => data_out_reg[0].CLK
ov5640_pclk => data_out_reg[1].CLK
ov5640_pclk => data_out_reg[2].CLK
ov5640_pclk => data_out_reg[3].CLK
ov5640_pclk => data_out_reg[4].CLK
ov5640_pclk => data_out_reg[5].CLK
ov5640_pclk => data_out_reg[6].CLK
ov5640_pclk => data_out_reg[7].CLK
ov5640_pclk => data_out_reg[8].CLK
ov5640_pclk => data_out_reg[9].CLK
ov5640_pclk => data_out_reg[10].CLK
ov5640_pclk => data_out_reg[11].CLK
ov5640_pclk => data_out_reg[12].CLK
ov5640_pclk => data_out_reg[13].CLK
ov5640_pclk => data_out_reg[14].CLK
ov5640_pclk => data_out_reg[15].CLK
ov5640_pclk => pic_valid.CLK
ov5640_pclk => cnt_pic[0].CLK
ov5640_pclk => cnt_pic[1].CLK
ov5640_pclk => cnt_pic[2].CLK
ov5640_pclk => cnt_pic[3].CLK
ov5640_pclk => cnt_pic[4].CLK
ov5640_pclk => ov5640_vsync_reg.CLK
sys_rst_n => data_flag.ACLR
sys_rst_n => pic_data_reg[0].ACLR
sys_rst_n => pic_data_reg[1].ACLR
sys_rst_n => pic_data_reg[2].ACLR
sys_rst_n => pic_data_reg[3].ACLR
sys_rst_n => pic_data_reg[4].ACLR
sys_rst_n => pic_data_reg[5].ACLR
sys_rst_n => pic_data_reg[6].ACLR
sys_rst_n => pic_data_reg[7].ACLR
sys_rst_n => data_out_reg[0].ACLR
sys_rst_n => data_out_reg[1].ACLR
sys_rst_n => data_out_reg[2].ACLR
sys_rst_n => data_out_reg[3].ACLR
sys_rst_n => data_out_reg[4].ACLR
sys_rst_n => data_out_reg[5].ACLR
sys_rst_n => data_out_reg[6].ACLR
sys_rst_n => data_out_reg[7].ACLR
sys_rst_n => data_out_reg[8].ACLR
sys_rst_n => data_out_reg[9].ACLR
sys_rst_n => data_out_reg[10].ACLR
sys_rst_n => data_out_reg[11].ACLR
sys_rst_n => data_out_reg[12].ACLR
sys_rst_n => data_out_reg[13].ACLR
sys_rst_n => data_out_reg[14].ACLR
sys_rst_n => data_out_reg[15].ACLR
sys_rst_n => cnt_pic[0].ACLR
sys_rst_n => cnt_pic[1].ACLR
sys_rst_n => cnt_pic[2].ACLR
sys_rst_n => cnt_pic[3].ACLR
sys_rst_n => cnt_pic[4].ACLR
sys_rst_n => ov5640_vsync_reg.ACLR
sys_rst_n => pic_valid.ACLR
sys_rst_n => data_flag_reg.ACLR
ov5640_href => data_flag.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => data_out_reg[15].ENA
ov5640_href => data_out_reg[14].ENA
ov5640_href => data_out_reg[13].ENA
ov5640_href => data_out_reg[12].ENA
ov5640_href => data_out_reg[11].ENA
ov5640_href => data_out_reg[10].ENA
ov5640_href => data_out_reg[9].ENA
ov5640_href => data_out_reg[8].ENA
ov5640_href => data_out_reg[7].ENA
ov5640_href => data_out_reg[6].ENA
ov5640_href => data_out_reg[5].ENA
ov5640_href => data_out_reg[4].ENA
ov5640_href => data_out_reg[3].ENA
ov5640_href => data_out_reg[2].ENA
ov5640_href => data_out_reg[1].ENA
ov5640_href => data_out_reg[0].ENA
ov5640_vsync => pic_flag.IN1
ov5640_vsync => ov5640_vsync_reg.DATAIN
ov5640_data[0] => data_out_reg.DATAB
ov5640_data[0] => pic_data_reg.DATAB
ov5640_data[1] => data_out_reg.DATAB
ov5640_data[1] => pic_data_reg.DATAB
ov5640_data[2] => data_out_reg.DATAB
ov5640_data[2] => pic_data_reg.DATAB
ov5640_data[3] => data_out_reg.DATAB
ov5640_data[3] => pic_data_reg.DATAB
ov5640_data[4] => data_out_reg.DATAB
ov5640_data[4] => pic_data_reg.DATAB
ov5640_data[5] => data_out_reg.DATAB
ov5640_data[5] => pic_data_reg.DATAB
ov5640_data[6] => data_out_reg.DATAB
ov5640_data[6] => pic_data_reg.DATAB
ov5640_data[7] => data_out_reg.DATAB
ov5640_data[7] => pic_data_reg.DATAB
ov5640_wr_en <= ov5640_wr_en.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[0] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[1] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[2] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[3] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[4] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[5] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[6] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[7] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[8] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[9] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[10] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[11] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[12] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[13] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[14] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[15] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top
sys_clk => sys_clk.IN4
sys_rst_n => sys_rst_n.IN4
wr_en => wr_en.IN1
ov5640_data_out[0] => ov5640_data_out[0].IN1
ov5640_data_out[1] => ov5640_data_out[1].IN1
ov5640_data_out[2] => ov5640_data_out[2].IN1
ov5640_data_out[3] => ov5640_data_out[3].IN1
ov5640_data_out[4] => ov5640_data_out[4].IN1
ov5640_data_out[5] => ov5640_data_out[5].IN1
ov5640_data_out[6] => ov5640_data_out[6].IN1
ov5640_data_out[7] => ov5640_data_out[7].IN1
ov5640_data_out[8] => ov5640_data_out[8].IN1
ov5640_data_out[9] => ov5640_data_out[9].IN1
ov5640_data_out[10] => ov5640_data_out[10].IN1
ov5640_data_out[11] => ov5640_data_out[11].IN1
ov5640_data_out[12] => ov5640_data_out[12].IN1
ov5640_data_out[13] => ov5640_data_out[13].IN1
ov5640_data_out[14] => ov5640_data_out[14].IN1
ov5640_data_out[15] => ov5640_data_out[15].IN1
isp_wr_en <= isp_1bit_dilation:u_isp_1bit_dilation.dilation_wr_en
isp_rgb565[0] <= isp_1bit_dilation:u_isp_1bit_dilation.dilation_data
isp_rgb565[1] <= isp_1bit_dilation:u_isp_1bit_dilation.dilation_data
isp_rgb565[2] <= isp_1bit_dilation:u_isp_1bit_dilation.dilation_data
isp_rgb565[3] <= isp_1bit_dilation:u_isp_1bit_dilation.dilation_data
isp_rgb565[4] <= isp_1bit_dilation:u_isp_1bit_dilation.dilation_data
isp_rgb565[5] <= isp_1bit_dilation:u_isp_1bit_dilation.dilation_data
isp_rgb565[6] <= isp_1bit_dilation:u_isp_1bit_dilation.dilation_data
isp_rgb565[7] <= isp_1bit_dilation:u_isp_1bit_dilation.dilation_data
isp_rgb565[8] <= isp_1bit_dilation:u_isp_1bit_dilation.dilation_data
isp_rgb565[9] <= isp_1bit_dilation:u_isp_1bit_dilation.dilation_data
isp_rgb565[10] <= isp_1bit_dilation:u_isp_1bit_dilation.dilation_data
isp_rgb565[11] <= isp_1bit_dilation:u_isp_1bit_dilation.dilation_data
isp_rgb565[12] <= isp_1bit_dilation:u_isp_1bit_dilation.dilation_data
isp_rgb565[13] <= isp_1bit_dilation:u_isp_1bit_dilation.dilation_data
isp_rgb565[14] <= isp_1bit_dilation:u_isp_1bit_dilation.dilation_data
isp_rgb565[15] <= isp_1bit_dilation:u_isp_1bit_dilation.dilation_data


|ov5640|isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr
sys_clk => wr_en_dly1.CLK
sys_clk => wr_en_dly0.CLK
sys_clk => wr_en_dly~reg0.CLK
sys_clk => img_cr1[0].CLK
sys_clk => img_cr1[1].CLK
sys_clk => img_cr1[2].CLK
sys_clk => img_cr1[3].CLK
sys_clk => img_cr1[4].CLK
sys_clk => img_cr1[5].CLK
sys_clk => img_cr1[6].CLK
sys_clk => img_cr1[7].CLK
sys_clk => img_cb1[0].CLK
sys_clk => img_cb1[1].CLK
sys_clk => img_cb1[2].CLK
sys_clk => img_cb1[3].CLK
sys_clk => img_cb1[4].CLK
sys_clk => img_cb1[5].CLK
sys_clk => img_cb1[6].CLK
sys_clk => img_cb1[7].CLK
sys_clk => img_y1[0].CLK
sys_clk => img_y1[1].CLK
sys_clk => img_y1[2].CLK
sys_clk => img_y1[3].CLK
sys_clk => img_y1[4].CLK
sys_clk => img_y1[5].CLK
sys_clk => img_y1[6].CLK
sys_clk => img_y1[7].CLK
sys_clk => img_cr0[8].CLK
sys_clk => img_cr0[9].CLK
sys_clk => img_cr0[10].CLK
sys_clk => img_cr0[11].CLK
sys_clk => img_cr0[12].CLK
sys_clk => img_cr0[13].CLK
sys_clk => img_cr0[14].CLK
sys_clk => img_cr0[15].CLK
sys_clk => img_cb0[8].CLK
sys_clk => img_cb0[9].CLK
sys_clk => img_cb0[10].CLK
sys_clk => img_cb0[11].CLK
sys_clk => img_cb0[12].CLK
sys_clk => img_cb0[13].CLK
sys_clk => img_cb0[14].CLK
sys_clk => img_cb0[15].CLK
sys_clk => img_y0[8].CLK
sys_clk => img_y0[9].CLK
sys_clk => img_y0[10].CLK
sys_clk => img_y0[11].CLK
sys_clk => img_y0[12].CLK
sys_clk => img_y0[13].CLK
sys_clk => img_y0[14].CLK
sys_clk => img_y0[15].CLK
sys_clk => rgb_b_m2[0].CLK
sys_clk => rgb_b_m2[1].CLK
sys_clk => rgb_b_m2[2].CLK
sys_clk => rgb_b_m2[3].CLK
sys_clk => rgb_b_m2[4].CLK
sys_clk => rgb_b_m2[5].CLK
sys_clk => rgb_b_m2[6].CLK
sys_clk => rgb_b_m2[7].CLK
sys_clk => rgb_b_m2[8].CLK
sys_clk => rgb_b_m2[9].CLK
sys_clk => rgb_b_m2[10].CLK
sys_clk => rgb_b_m2[11].CLK
sys_clk => rgb_b_m2[12].CLK
sys_clk => rgb_b_m2[13].CLK
sys_clk => rgb_b_m2[14].CLK
sys_clk => rgb_b_m2[15].CLK
sys_clk => rgb_b_m1[0].CLK
sys_clk => rgb_b_m1[1].CLK
sys_clk => rgb_b_m1[2].CLK
sys_clk => rgb_b_m1[3].CLK
sys_clk => rgb_b_m1[4].CLK
sys_clk => rgb_b_m1[5].CLK
sys_clk => rgb_b_m1[6].CLK
sys_clk => rgb_b_m1[7].CLK
sys_clk => rgb_b_m1[8].CLK
sys_clk => rgb_b_m1[9].CLK
sys_clk => rgb_b_m1[10].CLK
sys_clk => rgb_b_m1[11].CLK
sys_clk => rgb_b_m1[12].CLK
sys_clk => rgb_b_m1[13].CLK
sys_clk => rgb_b_m1[14].CLK
sys_clk => rgb_b_m1[15].CLK
sys_clk => rgb_b_m0[0].CLK
sys_clk => rgb_b_m0[1].CLK
sys_clk => rgb_b_m0[2].CLK
sys_clk => rgb_b_m0[3].CLK
sys_clk => rgb_b_m0[4].CLK
sys_clk => rgb_b_m0[5].CLK
sys_clk => rgb_b_m0[6].CLK
sys_clk => rgb_b_m0[7].CLK
sys_clk => rgb_b_m0[8].CLK
sys_clk => rgb_b_m0[9].CLK
sys_clk => rgb_b_m0[10].CLK
sys_clk => rgb_b_m0[11].CLK
sys_clk => rgb_b_m0[12].CLK
sys_clk => rgb_b_m0[13].CLK
sys_clk => rgb_b_m0[14].CLK
sys_clk => rgb_b_m0[15].CLK
sys_clk => rgb_g_m2[0].CLK
sys_clk => rgb_g_m2[1].CLK
sys_clk => rgb_g_m2[2].CLK
sys_clk => rgb_g_m2[3].CLK
sys_clk => rgb_g_m2[4].CLK
sys_clk => rgb_g_m2[5].CLK
sys_clk => rgb_g_m2[6].CLK
sys_clk => rgb_g_m2[7].CLK
sys_clk => rgb_g_m2[8].CLK
sys_clk => rgb_g_m2[9].CLK
sys_clk => rgb_g_m2[10].CLK
sys_clk => rgb_g_m2[11].CLK
sys_clk => rgb_g_m2[12].CLK
sys_clk => rgb_g_m2[13].CLK
sys_clk => rgb_g_m2[14].CLK
sys_clk => rgb_g_m2[15].CLK
sys_clk => rgb_g_m1[0].CLK
sys_clk => rgb_g_m1[1].CLK
sys_clk => rgb_g_m1[2].CLK
sys_clk => rgb_g_m1[3].CLK
sys_clk => rgb_g_m1[4].CLK
sys_clk => rgb_g_m1[5].CLK
sys_clk => rgb_g_m1[6].CLK
sys_clk => rgb_g_m1[7].CLK
sys_clk => rgb_g_m1[8].CLK
sys_clk => rgb_g_m1[9].CLK
sys_clk => rgb_g_m1[10].CLK
sys_clk => rgb_g_m1[11].CLK
sys_clk => rgb_g_m1[12].CLK
sys_clk => rgb_g_m1[13].CLK
sys_clk => rgb_g_m1[14].CLK
sys_clk => rgb_g_m1[15].CLK
sys_clk => rgb_g_m0[0].CLK
sys_clk => rgb_g_m0[1].CLK
sys_clk => rgb_g_m0[2].CLK
sys_clk => rgb_g_m0[3].CLK
sys_clk => rgb_g_m0[4].CLK
sys_clk => rgb_g_m0[5].CLK
sys_clk => rgb_g_m0[6].CLK
sys_clk => rgb_g_m0[7].CLK
sys_clk => rgb_g_m0[8].CLK
sys_clk => rgb_g_m0[9].CLK
sys_clk => rgb_g_m0[10].CLK
sys_clk => rgb_g_m0[11].CLK
sys_clk => rgb_g_m0[12].CLK
sys_clk => rgb_g_m0[13].CLK
sys_clk => rgb_g_m0[14].CLK
sys_clk => rgb_g_m0[15].CLK
sys_clk => rgb_r_m2[0].CLK
sys_clk => rgb_r_m2[1].CLK
sys_clk => rgb_r_m2[2].CLK
sys_clk => rgb_r_m2[3].CLK
sys_clk => rgb_r_m2[4].CLK
sys_clk => rgb_r_m2[5].CLK
sys_clk => rgb_r_m2[6].CLK
sys_clk => rgb_r_m2[7].CLK
sys_clk => rgb_r_m2[8].CLK
sys_clk => rgb_r_m2[9].CLK
sys_clk => rgb_r_m2[10].CLK
sys_clk => rgb_r_m2[11].CLK
sys_clk => rgb_r_m2[12].CLK
sys_clk => rgb_r_m2[13].CLK
sys_clk => rgb_r_m2[14].CLK
sys_clk => rgb_r_m2[15].CLK
sys_clk => rgb_r_m1[0].CLK
sys_clk => rgb_r_m1[1].CLK
sys_clk => rgb_r_m1[2].CLK
sys_clk => rgb_r_m1[3].CLK
sys_clk => rgb_r_m1[4].CLK
sys_clk => rgb_r_m1[5].CLK
sys_clk => rgb_r_m1[6].CLK
sys_clk => rgb_r_m1[7].CLK
sys_clk => rgb_r_m1[8].CLK
sys_clk => rgb_r_m1[9].CLK
sys_clk => rgb_r_m1[10].CLK
sys_clk => rgb_r_m1[11].CLK
sys_clk => rgb_r_m1[12].CLK
sys_clk => rgb_r_m1[13].CLK
sys_clk => rgb_r_m1[14].CLK
sys_clk => rgb_r_m1[15].CLK
sys_clk => rgb_r_m0[0].CLK
sys_clk => rgb_r_m0[1].CLK
sys_clk => rgb_r_m0[2].CLK
sys_clk => rgb_r_m0[3].CLK
sys_clk => rgb_r_m0[4].CLK
sys_clk => rgb_r_m0[5].CLK
sys_clk => rgb_r_m0[6].CLK
sys_clk => rgb_r_m0[7].CLK
sys_clk => rgb_r_m0[8].CLK
sys_clk => rgb_r_m0[9].CLK
sys_clk => rgb_r_m0[10].CLK
sys_clk => rgb_r_m0[11].CLK
sys_clk => rgb_r_m0[12].CLK
sys_clk => rgb_r_m0[13].CLK
sys_clk => rgb_r_m0[14].CLK
sys_clk => rgb_r_m0[15].CLK
sys_rst_n => rgb_b_m2[0].ACLR
sys_rst_n => rgb_b_m2[1].ACLR
sys_rst_n => rgb_b_m2[2].ACLR
sys_rst_n => rgb_b_m2[3].ACLR
sys_rst_n => rgb_b_m2[4].ACLR
sys_rst_n => rgb_b_m2[5].ACLR
sys_rst_n => rgb_b_m2[6].ACLR
sys_rst_n => rgb_b_m2[7].ACLR
sys_rst_n => rgb_b_m2[8].ACLR
sys_rst_n => rgb_b_m2[9].ACLR
sys_rst_n => rgb_b_m2[10].ACLR
sys_rst_n => rgb_b_m2[11].ACLR
sys_rst_n => rgb_b_m2[12].ACLR
sys_rst_n => rgb_b_m2[13].ACLR
sys_rst_n => rgb_b_m2[14].ACLR
sys_rst_n => rgb_b_m2[15].ACLR
sys_rst_n => rgb_b_m1[0].ACLR
sys_rst_n => rgb_b_m1[1].ACLR
sys_rst_n => rgb_b_m1[2].ACLR
sys_rst_n => rgb_b_m1[3].ACLR
sys_rst_n => rgb_b_m1[4].ACLR
sys_rst_n => rgb_b_m1[5].ACLR
sys_rst_n => rgb_b_m1[6].ACLR
sys_rst_n => rgb_b_m1[7].ACLR
sys_rst_n => rgb_b_m1[8].ACLR
sys_rst_n => rgb_b_m1[9].ACLR
sys_rst_n => rgb_b_m1[10].ACLR
sys_rst_n => rgb_b_m1[11].ACLR
sys_rst_n => rgb_b_m1[12].ACLR
sys_rst_n => rgb_b_m1[13].ACLR
sys_rst_n => rgb_b_m1[14].ACLR
sys_rst_n => rgb_b_m1[15].ACLR
sys_rst_n => rgb_b_m0[0].ACLR
sys_rst_n => rgb_b_m0[1].ACLR
sys_rst_n => rgb_b_m0[2].ACLR
sys_rst_n => rgb_b_m0[3].ACLR
sys_rst_n => rgb_b_m0[4].ACLR
sys_rst_n => rgb_b_m0[5].ACLR
sys_rst_n => rgb_b_m0[6].ACLR
sys_rst_n => rgb_b_m0[7].ACLR
sys_rst_n => rgb_b_m0[8].ACLR
sys_rst_n => rgb_b_m0[9].ACLR
sys_rst_n => rgb_b_m0[10].ACLR
sys_rst_n => rgb_b_m0[11].ACLR
sys_rst_n => rgb_b_m0[12].ACLR
sys_rst_n => rgb_b_m0[13].ACLR
sys_rst_n => rgb_b_m0[14].ACLR
sys_rst_n => rgb_b_m0[15].ACLR
sys_rst_n => rgb_g_m2[0].ACLR
sys_rst_n => rgb_g_m2[1].ACLR
sys_rst_n => rgb_g_m2[2].ACLR
sys_rst_n => rgb_g_m2[3].ACLR
sys_rst_n => rgb_g_m2[4].ACLR
sys_rst_n => rgb_g_m2[5].ACLR
sys_rst_n => rgb_g_m2[6].ACLR
sys_rst_n => rgb_g_m2[7].ACLR
sys_rst_n => rgb_g_m2[8].ACLR
sys_rst_n => rgb_g_m2[9].ACLR
sys_rst_n => rgb_g_m2[10].ACLR
sys_rst_n => rgb_g_m2[11].ACLR
sys_rst_n => rgb_g_m2[12].ACLR
sys_rst_n => rgb_g_m2[13].ACLR
sys_rst_n => rgb_g_m2[14].ACLR
sys_rst_n => rgb_g_m2[15].ACLR
sys_rst_n => rgb_g_m1[0].ACLR
sys_rst_n => rgb_g_m1[1].ACLR
sys_rst_n => rgb_g_m1[2].ACLR
sys_rst_n => rgb_g_m1[3].ACLR
sys_rst_n => rgb_g_m1[4].ACLR
sys_rst_n => rgb_g_m1[5].ACLR
sys_rst_n => rgb_g_m1[6].ACLR
sys_rst_n => rgb_g_m1[7].ACLR
sys_rst_n => rgb_g_m1[8].ACLR
sys_rst_n => rgb_g_m1[9].ACLR
sys_rst_n => rgb_g_m1[10].ACLR
sys_rst_n => rgb_g_m1[11].ACLR
sys_rst_n => rgb_g_m1[12].ACLR
sys_rst_n => rgb_g_m1[13].ACLR
sys_rst_n => rgb_g_m1[14].ACLR
sys_rst_n => rgb_g_m1[15].ACLR
sys_rst_n => rgb_g_m0[0].ACLR
sys_rst_n => rgb_g_m0[1].ACLR
sys_rst_n => rgb_g_m0[2].ACLR
sys_rst_n => rgb_g_m0[3].ACLR
sys_rst_n => rgb_g_m0[4].ACLR
sys_rst_n => rgb_g_m0[5].ACLR
sys_rst_n => rgb_g_m0[6].ACLR
sys_rst_n => rgb_g_m0[7].ACLR
sys_rst_n => rgb_g_m0[8].ACLR
sys_rst_n => rgb_g_m0[9].ACLR
sys_rst_n => rgb_g_m0[10].ACLR
sys_rst_n => rgb_g_m0[11].ACLR
sys_rst_n => rgb_g_m0[12].ACLR
sys_rst_n => rgb_g_m0[13].ACLR
sys_rst_n => rgb_g_m0[14].ACLR
sys_rst_n => rgb_g_m0[15].ACLR
sys_rst_n => rgb_r_m2[0].ACLR
sys_rst_n => rgb_r_m2[1].ACLR
sys_rst_n => rgb_r_m2[2].ACLR
sys_rst_n => rgb_r_m2[3].ACLR
sys_rst_n => rgb_r_m2[4].ACLR
sys_rst_n => rgb_r_m2[5].ACLR
sys_rst_n => rgb_r_m2[6].ACLR
sys_rst_n => rgb_r_m2[7].ACLR
sys_rst_n => rgb_r_m2[8].ACLR
sys_rst_n => rgb_r_m2[9].ACLR
sys_rst_n => rgb_r_m2[10].ACLR
sys_rst_n => rgb_r_m2[11].ACLR
sys_rst_n => rgb_r_m2[12].ACLR
sys_rst_n => rgb_r_m2[13].ACLR
sys_rst_n => rgb_r_m2[14].ACLR
sys_rst_n => rgb_r_m2[15].ACLR
sys_rst_n => rgb_r_m1[0].ACLR
sys_rst_n => rgb_r_m1[1].ACLR
sys_rst_n => rgb_r_m1[2].ACLR
sys_rst_n => rgb_r_m1[3].ACLR
sys_rst_n => rgb_r_m1[4].ACLR
sys_rst_n => rgb_r_m1[5].ACLR
sys_rst_n => rgb_r_m1[6].ACLR
sys_rst_n => rgb_r_m1[7].ACLR
sys_rst_n => rgb_r_m1[8].ACLR
sys_rst_n => rgb_r_m1[9].ACLR
sys_rst_n => rgb_r_m1[10].ACLR
sys_rst_n => rgb_r_m1[11].ACLR
sys_rst_n => rgb_r_m1[12].ACLR
sys_rst_n => rgb_r_m1[13].ACLR
sys_rst_n => rgb_r_m1[14].ACLR
sys_rst_n => rgb_r_m1[15].ACLR
sys_rst_n => rgb_r_m0[0].ACLR
sys_rst_n => rgb_r_m0[1].ACLR
sys_rst_n => rgb_r_m0[2].ACLR
sys_rst_n => rgb_r_m0[3].ACLR
sys_rst_n => rgb_r_m0[4].ACLR
sys_rst_n => rgb_r_m0[5].ACLR
sys_rst_n => rgb_r_m0[6].ACLR
sys_rst_n => rgb_r_m0[7].ACLR
sys_rst_n => rgb_r_m0[8].ACLR
sys_rst_n => rgb_r_m0[9].ACLR
sys_rst_n => rgb_r_m0[10].ACLR
sys_rst_n => rgb_r_m0[11].ACLR
sys_rst_n => rgb_r_m0[12].ACLR
sys_rst_n => rgb_r_m0[13].ACLR
sys_rst_n => rgb_r_m0[14].ACLR
sys_rst_n => rgb_r_m0[15].ACLR
sys_rst_n => wr_en_dly1.ACLR
sys_rst_n => wr_en_dly0.ACLR
sys_rst_n => wr_en_dly~reg0.ACLR
sys_rst_n => img_cr0[8].ACLR
sys_rst_n => img_cr0[9].ACLR
sys_rst_n => img_cr0[10].ACLR
sys_rst_n => img_cr0[11].ACLR
sys_rst_n => img_cr0[12].ACLR
sys_rst_n => img_cr0[13].ACLR
sys_rst_n => img_cr0[14].ACLR
sys_rst_n => img_cr0[15].ACLR
sys_rst_n => img_cb0[8].ACLR
sys_rst_n => img_cb0[9].ACLR
sys_rst_n => img_cb0[10].ACLR
sys_rst_n => img_cb0[11].ACLR
sys_rst_n => img_cb0[12].ACLR
sys_rst_n => img_cb0[13].ACLR
sys_rst_n => img_cb0[14].ACLR
sys_rst_n => img_cb0[15].ACLR
sys_rst_n => img_y0[8].ACLR
sys_rst_n => img_y0[9].ACLR
sys_rst_n => img_y0[10].ACLR
sys_rst_n => img_y0[11].ACLR
sys_rst_n => img_y0[12].ACLR
sys_rst_n => img_y0[13].ACLR
sys_rst_n => img_y0[14].ACLR
sys_rst_n => img_y0[15].ACLR
sys_rst_n => img_cr1[0].ACLR
sys_rst_n => img_cr1[1].ACLR
sys_rst_n => img_cr1[2].ACLR
sys_rst_n => img_cr1[3].ACLR
sys_rst_n => img_cr1[4].ACLR
sys_rst_n => img_cr1[5].ACLR
sys_rst_n => img_cr1[6].ACLR
sys_rst_n => img_cr1[7].ACLR
sys_rst_n => img_cb1[0].ACLR
sys_rst_n => img_cb1[1].ACLR
sys_rst_n => img_cb1[2].ACLR
sys_rst_n => img_cb1[3].ACLR
sys_rst_n => img_cb1[4].ACLR
sys_rst_n => img_cb1[5].ACLR
sys_rst_n => img_cb1[6].ACLR
sys_rst_n => img_cb1[7].ACLR
sys_rst_n => img_y1[0].ACLR
sys_rst_n => img_y1[1].ACLR
sys_rst_n => img_y1[2].ACLR
sys_rst_n => img_y1[3].ACLR
sys_rst_n => img_y1[4].ACLR
sys_rst_n => img_y1[5].ACLR
sys_rst_n => img_y1[6].ACLR
sys_rst_n => img_y1[7].ACLR
pre_wr_en => wr_en_dly0.DATAIN
ov5640_data[0] => Mult5.IN6
ov5640_data[0] => Mult6.IN6
ov5640_data[0] => rgb_b_m1[10].DATAIN
ov5640_data[1] => Mult5.IN5
ov5640_data[1] => Mult6.IN5
ov5640_data[1] => rgb_b_m1[11].DATAIN
ov5640_data[2] => Mult5.IN11
ov5640_data[2] => Mult6.IN11
ov5640_data[2] => rgb_b_m1[7].DATAIN
ov5640_data[2] => Mult5.IN12
ov5640_data[2] => Mult6.IN12
ov5640_data[2] => rgb_b_m1[12].DATAIN
ov5640_data[3] => Mult5.IN9
ov5640_data[3] => Mult6.IN9
ov5640_data[3] => rgb_b_m1[8].DATAIN
ov5640_data[3] => Mult5.IN10
ov5640_data[3] => Mult6.IN10
ov5640_data[3] => rgb_b_m1[13].DATAIN
ov5640_data[4] => Mult5.IN7
ov5640_data[4] => Mult6.IN7
ov5640_data[4] => rgb_b_m1[9].DATAIN
ov5640_data[4] => Mult5.IN8
ov5640_data[4] => Mult6.IN8
ov5640_data[4] => rgb_b_m1[14].DATAIN
ov5640_data[5] => Mult2.IN11
ov5640_data[5] => Mult3.IN10
ov5640_data[5] => Mult4.IN10
ov5640_data[6] => Mult2.IN10
ov5640_data[6] => Mult3.IN9
ov5640_data[6] => Mult4.IN9
ov5640_data[7] => Mult2.IN9
ov5640_data[7] => Mult3.IN8
ov5640_data[7] => Mult4.IN8
ov5640_data[8] => Mult2.IN8
ov5640_data[8] => Mult3.IN7
ov5640_data[8] => Mult4.IN7
ov5640_data[9] => Mult2.IN14
ov5640_data[9] => Mult3.IN13
ov5640_data[9] => Mult4.IN13
ov5640_data[9] => Mult2.IN15
ov5640_data[9] => Mult3.IN14
ov5640_data[9] => Mult4.IN14
ov5640_data[10] => Mult2.IN12
ov5640_data[10] => Mult3.IN11
ov5640_data[10] => Mult4.IN11
ov5640_data[10] => Mult2.IN13
ov5640_data[10] => Mult3.IN12
ov5640_data[10] => Mult4.IN12
ov5640_data[11] => Mult0.IN8
ov5640_data[11] => Mult1.IN7
ov5640_data[11] => rgb_r_m2[10].DATAIN
ov5640_data[12] => Mult0.IN7
ov5640_data[12] => Mult1.IN6
ov5640_data[12] => rgb_r_m2[11].DATAIN
ov5640_data[13] => Mult0.IN13
ov5640_data[13] => Mult1.IN12
ov5640_data[13] => rgb_r_m2[7].DATAIN
ov5640_data[13] => Mult0.IN14
ov5640_data[13] => Mult1.IN13
ov5640_data[13] => rgb_r_m2[12].DATAIN
ov5640_data[14] => Mult0.IN11
ov5640_data[14] => Mult1.IN10
ov5640_data[14] => rgb_r_m2[8].DATAIN
ov5640_data[14] => Mult0.IN12
ov5640_data[14] => Mult1.IN11
ov5640_data[14] => rgb_r_m2[13].DATAIN
ov5640_data[15] => Mult0.IN9
ov5640_data[15] => Mult1.IN8
ov5640_data[15] => rgb_r_m2[9].DATAIN
ov5640_data[15] => Mult0.IN10
ov5640_data[15] => Mult1.IN9
ov5640_data[15] => rgb_r_m2[14].DATAIN
wr_en_dly <= wr_en_dly~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb565_data[0] <= rgb565_data.DB_MAX_OUTPUT_PORT_TYPE
rgb565_data[1] <= rgb565_data.DB_MAX_OUTPUT_PORT_TYPE
rgb565_data[2] <= rgb565_data.DB_MAX_OUTPUT_PORT_TYPE
rgb565_data[3] <= rgb565_data.DB_MAX_OUTPUT_PORT_TYPE
rgb565_data[4] <= rgb565_data.DB_MAX_OUTPUT_PORT_TYPE
rgb565_data[5] <= rgb565_data.DB_MAX_OUTPUT_PORT_TYPE
rgb565_data[6] <= rgb565_data.DB_MAX_OUTPUT_PORT_TYPE
rgb565_data[7] <= rgb565_data.DB_MAX_OUTPUT_PORT_TYPE
rgb565_data[8] <= rgb565_data.DB_MAX_OUTPUT_PORT_TYPE
rgb565_data[9] <= rgb565_data.DB_MAX_OUTPUT_PORT_TYPE
rgb565_data[10] <= rgb565_data.DB_MAX_OUTPUT_PORT_TYPE
rgb565_data[11] <= rgb565_data.DB_MAX_OUTPUT_PORT_TYPE
rgb565_data[12] <= rgb565_data.DB_MAX_OUTPUT_PORT_TYPE
rgb565_data[13] <= rgb565_data.DB_MAX_OUTPUT_PORT_TYPE
rgb565_data[14] <= rgb565_data.DB_MAX_OUTPUT_PORT_TYPE
rgb565_data[15] <= rgb565_data.DB_MAX_OUTPUT_PORT_TYPE
img_y[0] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[1] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[2] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[3] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[4] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[5] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[6] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[7] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_cb[0] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[1] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[2] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[3] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[4] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[5] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[6] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[7] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cr[0] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[1] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[2] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[3] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[4] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[5] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[6] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[7] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp
sys_clk => sys_clk.IN1
sys_rst_n => sys_rst_n.IN1
wr_en => wr_en.IN1
img_Y[0] => img_Y[0].IN1
img_Y[1] => img_Y[1].IN1
img_Y[2] => img_Y[2].IN1
img_Y[3] => img_Y[3].IN1
img_Y[4] => img_Y[4].IN1
img_Y[5] => img_Y[5].IN1
img_Y[6] => img_Y[6].IN1
img_Y[7] => img_Y[7].IN1
sobel_data[0] <= sobel_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_data[1] <= sobel_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_data[2] <= sobel_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_data[3] <= sobel_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_data[4] <= sobel_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_data[5] <= sobel_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_data[6] <= sobel_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_data[7] <= sobel_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_data[8] <= sobel_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_data[9] <= sobel_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_data[10] <= sobel_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_data[11] <= sobel_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_data[12] <= sobel_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_data[13] <= sobel_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_data[14] <= sobel_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_data[15] <= sobel_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_wr_en <= wr_en_dly[4].DB_MAX_OUTPUT_PORT_TYPE
sobel_1bit <= sobel_1bit~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit
sys_clk => sys_clk.IN1
sys_rst_n => matrix_p33[0]~reg0.ACLR
sys_rst_n => matrix_p33[1]~reg0.ACLR
sys_rst_n => matrix_p33[2]~reg0.ACLR
sys_rst_n => matrix_p33[3]~reg0.ACLR
sys_rst_n => matrix_p33[4]~reg0.ACLR
sys_rst_n => matrix_p33[5]~reg0.ACLR
sys_rst_n => matrix_p33[6]~reg0.ACLR
sys_rst_n => matrix_p33[7]~reg0.ACLR
sys_rst_n => matrix_p32[0]~reg0.ACLR
sys_rst_n => matrix_p32[1]~reg0.ACLR
sys_rst_n => matrix_p32[2]~reg0.ACLR
sys_rst_n => matrix_p32[3]~reg0.ACLR
sys_rst_n => matrix_p32[4]~reg0.ACLR
sys_rst_n => matrix_p32[5]~reg0.ACLR
sys_rst_n => matrix_p32[6]~reg0.ACLR
sys_rst_n => matrix_p32[7]~reg0.ACLR
sys_rst_n => matrix_p31[0]~reg0.ACLR
sys_rst_n => matrix_p31[1]~reg0.ACLR
sys_rst_n => matrix_p31[2]~reg0.ACLR
sys_rst_n => matrix_p31[3]~reg0.ACLR
sys_rst_n => matrix_p31[4]~reg0.ACLR
sys_rst_n => matrix_p31[5]~reg0.ACLR
sys_rst_n => matrix_p31[6]~reg0.ACLR
sys_rst_n => matrix_p31[7]~reg0.ACLR
sys_rst_n => matrix_p23[0]~reg0.ACLR
sys_rst_n => matrix_p23[1]~reg0.ACLR
sys_rst_n => matrix_p23[2]~reg0.ACLR
sys_rst_n => matrix_p23[3]~reg0.ACLR
sys_rst_n => matrix_p23[4]~reg0.ACLR
sys_rst_n => matrix_p23[5]~reg0.ACLR
sys_rst_n => matrix_p23[6]~reg0.ACLR
sys_rst_n => matrix_p23[7]~reg0.ACLR
sys_rst_n => matrix_p22[0]~reg0.ACLR
sys_rst_n => matrix_p22[1]~reg0.ACLR
sys_rst_n => matrix_p22[2]~reg0.ACLR
sys_rst_n => matrix_p22[3]~reg0.ACLR
sys_rst_n => matrix_p22[4]~reg0.ACLR
sys_rst_n => matrix_p22[5]~reg0.ACLR
sys_rst_n => matrix_p22[6]~reg0.ACLR
sys_rst_n => matrix_p22[7]~reg0.ACLR
sys_rst_n => matrix_p21[0]~reg0.ACLR
sys_rst_n => matrix_p21[1]~reg0.ACLR
sys_rst_n => matrix_p21[2]~reg0.ACLR
sys_rst_n => matrix_p21[3]~reg0.ACLR
sys_rst_n => matrix_p21[4]~reg0.ACLR
sys_rst_n => matrix_p21[5]~reg0.ACLR
sys_rst_n => matrix_p21[6]~reg0.ACLR
sys_rst_n => matrix_p21[7]~reg0.ACLR
sys_rst_n => matrix_p13[0]~reg0.ACLR
sys_rst_n => matrix_p13[1]~reg0.ACLR
sys_rst_n => matrix_p13[2]~reg0.ACLR
sys_rst_n => matrix_p13[3]~reg0.ACLR
sys_rst_n => matrix_p13[4]~reg0.ACLR
sys_rst_n => matrix_p13[5]~reg0.ACLR
sys_rst_n => matrix_p13[6]~reg0.ACLR
sys_rst_n => matrix_p13[7]~reg0.ACLR
sys_rst_n => matrix_p12[0]~reg0.ACLR
sys_rst_n => matrix_p12[1]~reg0.ACLR
sys_rst_n => matrix_p12[2]~reg0.ACLR
sys_rst_n => matrix_p12[3]~reg0.ACLR
sys_rst_n => matrix_p12[4]~reg0.ACLR
sys_rst_n => matrix_p12[5]~reg0.ACLR
sys_rst_n => matrix_p12[6]~reg0.ACLR
sys_rst_n => matrix_p12[7]~reg0.ACLR
sys_rst_n => matrix_p11[0]~reg0.ACLR
sys_rst_n => matrix_p11[1]~reg0.ACLR
sys_rst_n => matrix_p11[2]~reg0.ACLR
sys_rst_n => matrix_p11[3]~reg0.ACLR
sys_rst_n => matrix_p11[4]~reg0.ACLR
sys_rst_n => matrix_p11[5]~reg0.ACLR
sys_rst_n => matrix_p11[6]~reg0.ACLR
sys_rst_n => matrix_p11[7]~reg0.ACLR
sys_rst_n => matrix_wr_en~reg0.ACLR
sys_rst_n => wr_en_dly0[0].ACLR
sys_rst_n => wr_en_dly0[1].ACLR
sys_rst_n => sobel_en~reg0.ACLR
sys_rst_n => matrix_href~reg0.ACLR
sys_rst_n => href_reg[0].ACLR
sys_rst_n => href_reg[1].ACLR
sys_rst_n => cnt_pic[0].ACLR
sys_rst_n => cnt_pic[1].ACLR
sys_rst_n => cnt_pic[2].ACLR
sys_rst_n => cnt_pic[3].ACLR
sys_rst_n => cnt_pic[4].ACLR
sys_rst_n => cnt_pic[5].ACLR
sys_rst_n => cnt_pic[6].ACLR
sys_rst_n => cnt_pic[7].ACLR
sys_rst_n => cnt_pic[8].ACLR
sys_rst_n => cnt_pic[9].ACLR
sys_rst_n => cnt_pic[10].ACLR
sys_rst_n => cnt_pic[11].ACLR
sys_rst_n => row3_data[0].ACLR
sys_rst_n => row3_data[1].ACLR
sys_rst_n => row3_data[2].ACLR
sys_rst_n => row3_data[3].ACLR
sys_rst_n => row3_data[4].ACLR
sys_rst_n => row3_data[5].ACLR
sys_rst_n => row3_data[6].ACLR
sys_rst_n => row3_data[7].ACLR
sys_rst_n => pre_sobel_en.ACLR
wr_en => wr_en.IN1
img_Y[0] => row3_data.DATAB
img_Y[1] => row3_data.DATAB
img_Y[2] => row3_data.DATAB
img_Y[3] => row3_data.DATAB
img_Y[4] => row3_data.DATAB
img_Y[5] => row3_data.DATAB
img_Y[6] => row3_data.DATAB
img_Y[7] => row3_data.DATAB
pre_href => pre_href.IN1
sobel_en <= sobel_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_wr_en <= matrix_wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_href <= matrix_href~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[0] <= matrix_p11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[1] <= matrix_p11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[2] <= matrix_p11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[3] <= matrix_p11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[4] <= matrix_p11[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[5] <= matrix_p11[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[6] <= matrix_p11[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[7] <= matrix_p11[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[0] <= matrix_p12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[1] <= matrix_p12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[2] <= matrix_p12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[3] <= matrix_p12[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[4] <= matrix_p12[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[5] <= matrix_p12[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[6] <= matrix_p12[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[7] <= matrix_p12[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[0] <= matrix_p13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[1] <= matrix_p13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[2] <= matrix_p13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[3] <= matrix_p13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[4] <= matrix_p13[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[5] <= matrix_p13[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[6] <= matrix_p13[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[7] <= matrix_p13[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[0] <= matrix_p21[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[1] <= matrix_p21[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[2] <= matrix_p21[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[3] <= matrix_p21[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[4] <= matrix_p21[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[5] <= matrix_p21[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[6] <= matrix_p21[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[7] <= matrix_p21[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[0] <= matrix_p22[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[1] <= matrix_p22[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[2] <= matrix_p22[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[3] <= matrix_p22[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[4] <= matrix_p22[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[5] <= matrix_p22[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[6] <= matrix_p22[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[7] <= matrix_p22[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[0] <= matrix_p23[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[1] <= matrix_p23[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[2] <= matrix_p23[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[3] <= matrix_p23[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[4] <= matrix_p23[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[5] <= matrix_p23[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[6] <= matrix_p23[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[7] <= matrix_p23[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[0] <= matrix_p31[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[1] <= matrix_p31[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[2] <= matrix_p31[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[3] <= matrix_p31[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[4] <= matrix_p31[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[5] <= matrix_p31[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[6] <= matrix_p31[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[7] <= matrix_p31[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[0] <= matrix_p32[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[1] <= matrix_p32[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[2] <= matrix_p32[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[3] <= matrix_p32[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[4] <= matrix_p32[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[5] <= matrix_p32[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[6] <= matrix_p32[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[7] <= matrix_p32[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[0] <= matrix_p33[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[1] <= matrix_p33[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[2] <= matrix_p33[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[3] <= matrix_p33[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[4] <= matrix_p33[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[5] <= matrix_p33[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[6] <= matrix_p33[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[7] <= matrix_p33[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit
clock => clock.IN2
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => clken_dly[0].DATAIN
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
shiftin[0] => shiftin_d0[0].DATAIN
shiftin[1] => shiftin_d0[1].DATAIN
shiftin[2] => shiftin_d0[2].DATAIN
shiftin[3] => shiftin_d0[3].DATAIN
shiftin[4] => shiftin_d0[4].DATAIN
shiftin[5] => shiftin_d0[5].DATAIN
shiftin[6] => shiftin_d0[6].DATAIN
shiftin[7] => shiftin_d0[7].DATAIN
taps0x[0] <= blk_mem_gen_0:u_ram_1024x8_0.q
taps0x[1] <= blk_mem_gen_0:u_ram_1024x8_0.q
taps0x[2] <= blk_mem_gen_0:u_ram_1024x8_0.q
taps0x[3] <= blk_mem_gen_0:u_ram_1024x8_0.q
taps0x[4] <= blk_mem_gen_0:u_ram_1024x8_0.q
taps0x[5] <= blk_mem_gen_0:u_ram_1024x8_0.q
taps0x[6] <= blk_mem_gen_0:u_ram_1024x8_0.q
taps0x[7] <= blk_mem_gen_0:u_ram_1024x8_0.q
taps1x[0] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps1x[1] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps1x[2] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps1x[3] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps1x[4] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps1x[5] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps1x[6] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps1x[7] <= blk_mem_gen_0:u_ram_1024x8_1.q


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component
wren_a => altsyncram_dhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_dhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_dhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_dhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_dhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_dhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_dhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_dhn1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_dhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_dhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_dhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_dhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_dhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_dhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_dhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_dhn1:auto_generated.address_a[7]
address_a[8] => altsyncram_dhn1:auto_generated.address_a[8]
address_a[9] => altsyncram_dhn1:auto_generated.address_a[9]
address_b[0] => altsyncram_dhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_dhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_dhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_dhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_dhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_dhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_dhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_dhn1:auto_generated.address_b[7]
address_b[8] => altsyncram_dhn1:auto_generated.address_b[8]
address_b[9] => altsyncram_dhn1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_dhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_dhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_dhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_dhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_dhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_dhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_dhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_dhn1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component
wren_a => altsyncram_dhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_dhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_dhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_dhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_dhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_dhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_dhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_dhn1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_dhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_dhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_dhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_dhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_dhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_dhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_dhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_dhn1:auto_generated.address_a[7]
address_a[8] => altsyncram_dhn1:auto_generated.address_a[8]
address_a[9] => altsyncram_dhn1:auto_generated.address_a[9]
address_b[0] => altsyncram_dhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_dhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_dhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_dhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_dhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_dhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_dhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_dhn1:auto_generated.address_b[7]
address_b[8] => altsyncram_dhn1:auto_generated.address_b[8]
address_b[9] => altsyncram_dhn1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_dhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_dhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_dhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_dhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_dhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_dhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_dhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_dhn1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt
radical[0] => radical[0].IN1
radical[1] => radical[1].IN1
radical[2] => radical[2].IN1
radical[3] => radical[3].IN1
radical[4] => radical[4].IN1
radical[5] => radical[5].IN1
radical[6] => radical[6].IN1
radical[7] => radical[7].IN1
radical[8] => radical[8].IN1
radical[9] => radical[9].IN1
radical[10] => radical[10].IN1
radical[11] => radical[11].IN1
radical[12] => radical[12].IN1
radical[13] => radical[13].IN1
radical[14] => radical[14].IN1
radical[15] => radical[15].IN1
radical[16] => radical[16].IN1
radical[17] => radical[17].IN1
radical[18] => radical[18].IN1
radical[19] => radical[19].IN1
radical[20] => radical[20].IN1
q[0] <= altsqrt:ALTSQRT_component.q
q[1] <= altsqrt:ALTSQRT_component.q
q[2] <= altsqrt:ALTSQRT_component.q
q[3] <= altsqrt:ALTSQRT_component.q
q[4] <= altsqrt:ALTSQRT_component.q
q[5] <= altsqrt:ALTSQRT_component.q
q[6] <= altsqrt:ALTSQRT_component.q
q[7] <= altsqrt:ALTSQRT_component.q
q[8] <= altsqrt:ALTSQRT_component.q
q[9] <= altsqrt:ALTSQRT_component.q
q[10] <= altsqrt:ALTSQRT_component.q
remainder[0] <= altsqrt:ALTSQRT_component.remainder
remainder[1] <= altsqrt:ALTSQRT_component.remainder
remainder[2] <= altsqrt:ALTSQRT_component.remainder
remainder[3] <= altsqrt:ALTSQRT_component.remainder
remainder[4] <= altsqrt:ALTSQRT_component.remainder
remainder[5] <= altsqrt:ALTSQRT_component.remainder
remainder[6] <= altsqrt:ALTSQRT_component.remainder
remainder[7] <= altsqrt:ALTSQRT_component.remainder
remainder[8] <= altsqrt:ALTSQRT_component.remainder
remainder[9] <= altsqrt:ALTSQRT_component.remainder
remainder[10] <= altsqrt:ALTSQRT_component.remainder
remainder[11] <= altsqrt:ALTSQRT_component.remainder


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component
radical[0] => dffpipe:a_delay.d[0]
radical[1] => dffpipe:a_delay.d[1]
radical[2] => dffpipe:a_delay.d[2]
radical[3] => dffpipe:a_delay.d[3]
radical[4] => dffpipe:a_delay.d[4]
radical[5] => dffpipe:a_delay.d[5]
radical[6] => dffpipe:a_delay.d[6]
radical[7] => dffpipe:a_delay.d[7]
radical[8] => dffpipe:a_delay.d[8]
radical[9] => dffpipe:a_delay.d[9]
radical[10] => dffpipe:a_delay.d[10]
radical[11] => dffpipe:a_delay.d[11]
radical[12] => dffpipe:a_delay.d[12]
radical[13] => dffpipe:a_delay.d[13]
radical[14] => dffpipe:a_delay.d[14]
radical[15] => dffpipe:a_delay.d[15]
radical[16] => dffpipe:a_delay.d[16]
radical[17] => dffpipe:a_delay.d[17]
radical[18] => dffpipe:a_delay.d[18]
radical[19] => dffpipe:a_delay.d[19]
radical[20] => dffpipe:a_delay.d[20]
clk => dffpipe:b_dffe[10].clock
clk => dffpipe:b_dffe[9].clock
clk => dffpipe:b_dffe[8].clock
clk => dffpipe:b_dffe[7].clock
clk => dffpipe:b_dffe[6].clock
clk => dffpipe:b_dffe[5].clock
clk => dffpipe:b_dffe[4].clock
clk => dffpipe:b_dffe[3].clock
clk => dffpipe:b_dffe[2].clock
clk => dffpipe:b_dffe[1].clock
clk => dffpipe:b_dffe[0].clock
clk => dffpipe:r_dffe[10].clock
clk => dffpipe:r_dffe[9].clock
clk => dffpipe:r_dffe[8].clock
clk => dffpipe:r_dffe[7].clock
clk => dffpipe:r_dffe[6].clock
clk => dffpipe:r_dffe[5].clock
clk => dffpipe:r_dffe[4].clock
clk => dffpipe:r_dffe[3].clock
clk => dffpipe:r_dffe[2].clock
clk => dffpipe:r_dffe[1].clock
clk => dffpipe:r_dffe[0].clock
clk => dffpipe:a_delay.clock
clk => dffpipe:q_final_dff.clock
clk => dffpipe:r_final_dff.clock
ena => dffpipe:b_dffe[10].ena
ena => dffpipe:b_dffe[9].ena
ena => dffpipe:b_dffe[8].ena
ena => dffpipe:b_dffe[7].ena
ena => dffpipe:b_dffe[6].ena
ena => dffpipe:b_dffe[5].ena
ena => dffpipe:b_dffe[4].ena
ena => dffpipe:b_dffe[3].ena
ena => dffpipe:b_dffe[2].ena
ena => dffpipe:b_dffe[1].ena
ena => dffpipe:b_dffe[0].ena
ena => dffpipe:r_dffe[10].ena
ena => dffpipe:r_dffe[9].ena
ena => dffpipe:r_dffe[8].ena
ena => dffpipe:r_dffe[7].ena
ena => dffpipe:r_dffe[6].ena
ena => dffpipe:r_dffe[5].ena
ena => dffpipe:r_dffe[4].ena
ena => dffpipe:r_dffe[3].ena
ena => dffpipe:r_dffe[2].ena
ena => dffpipe:r_dffe[1].ena
ena => dffpipe:r_dffe[0].ena
ena => dffpipe:a_delay.ena
ena => dffpipe:q_final_dff.ena
ena => dffpipe:r_final_dff.ena
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
q[0] <= dffpipe:q_final_dff.q[0]
q[1] <= dffpipe:q_final_dff.q[1]
q[2] <= dffpipe:q_final_dff.q[2]
q[3] <= dffpipe:q_final_dff.q[3]
q[4] <= dffpipe:q_final_dff.q[4]
q[5] <= dffpipe:q_final_dff.q[5]
q[6] <= dffpipe:q_final_dff.q[6]
q[7] <= dffpipe:q_final_dff.q[7]
q[8] <= dffpipe:q_final_dff.q[8]
q[9] <= dffpipe:q_final_dff.q[9]
q[10] <= dffpipe:q_final_dff.q[10]
remainder[0] <= dffpipe:r_final_dff.q[0]
remainder[1] <= dffpipe:r_final_dff.q[1]
remainder[2] <= dffpipe:r_final_dff.q[2]
remainder[3] <= dffpipe:r_final_dff.q[3]
remainder[4] <= dffpipe:r_final_dff.q[4]
remainder[5] <= dffpipe:r_final_dff.q[5]
remainder[6] <= dffpipe:r_final_dff.q[6]
remainder[7] <= dffpipe:r_final_dff.q[7]
remainder[8] <= dffpipe:r_final_dff.q[8]
remainder[9] <= dffpipe:r_final_dff.q[9]
remainder[10] <= dffpipe:r_final_dff.q[10]
remainder[11] <= dffpipe:r_final_dff.q[11]


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]
dataa[0] => add_sub_qqc:auto_generated.dataa[0]
dataa[1] => add_sub_qqc:auto_generated.dataa[1]
dataa[2] => add_sub_qqc:auto_generated.dataa[2]
dataa[3] => add_sub_qqc:auto_generated.dataa[3]
dataa[4] => add_sub_qqc:auto_generated.dataa[4]
dataa[5] => add_sub_qqc:auto_generated.dataa[5]
dataa[6] => add_sub_qqc:auto_generated.dataa[6]
dataa[7] => add_sub_qqc:auto_generated.dataa[7]
dataa[8] => add_sub_qqc:auto_generated.dataa[8]
dataa[9] => add_sub_qqc:auto_generated.dataa[9]
dataa[10] => add_sub_qqc:auto_generated.dataa[10]
dataa[11] => add_sub_qqc:auto_generated.dataa[11]
dataa[12] => add_sub_qqc:auto_generated.dataa[12]
datab[0] => add_sub_qqc:auto_generated.datab[0]
datab[1] => add_sub_qqc:auto_generated.datab[1]
datab[2] => add_sub_qqc:auto_generated.datab[2]
datab[3] => add_sub_qqc:auto_generated.datab[3]
datab[4] => add_sub_qqc:auto_generated.datab[4]
datab[5] => add_sub_qqc:auto_generated.datab[5]
datab[6] => add_sub_qqc:auto_generated.datab[6]
datab[7] => add_sub_qqc:auto_generated.datab[7]
datab[8] => add_sub_qqc:auto_generated.datab[8]
datab[9] => add_sub_qqc:auto_generated.datab[9]
datab[10] => add_sub_qqc:auto_generated.datab[10]
datab[11] => add_sub_qqc:auto_generated.datab[11]
datab[12] => add_sub_qqc:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qqc:auto_generated.result[0]
result[1] <= add_sub_qqc:auto_generated.result[1]
result[2] <= add_sub_qqc:auto_generated.result[2]
result[3] <= add_sub_qqc:auto_generated.result[3]
result[4] <= add_sub_qqc:auto_generated.result[4]
result[5] <= add_sub_qqc:auto_generated.result[5]
result[6] <= add_sub_qqc:auto_generated.result[6]
result[7] <= add_sub_qqc:auto_generated.result[7]
result[8] <= add_sub_qqc:auto_generated.result[8]
result[9] <= add_sub_qqc:auto_generated.result[9]
result[10] <= add_sub_qqc:auto_generated.result[10]
result[11] <= add_sub_qqc:auto_generated.result[11]
result[12] <= add_sub_qqc:auto_generated.result[12]
cout <= add_sub_qqc:auto_generated.cout
overflow <= <GND>


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN27
dataa[1] => op_1.IN25
dataa[2] => op_1.IN23
dataa[3] => op_1.IN21
dataa[4] => op_1.IN19
dataa[5] => op_1.IN17
dataa[6] => op_1.IN15
dataa[7] => op_1.IN13
dataa[8] => op_1.IN11
dataa[9] => op_1.IN9
dataa[10] => op_1.IN7
dataa[11] => op_1.IN5
dataa[12] => op_1.IN3
datab[0] => op_1.IN28
datab[1] => op_1.IN26
datab[2] => op_1.IN24
datab[3] => op_1.IN22
datab[4] => op_1.IN20
datab[5] => op_1.IN18
datab[6] => op_1.IN16
datab[7] => op_1.IN14
datab[8] => op_1.IN12
datab[9] => op_1.IN10
datab[10] => op_1.IN8
datab[11] => op_1.IN6
datab[12] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]
dataa[0] => add_sub_pqc:auto_generated.dataa[0]
dataa[1] => add_sub_pqc:auto_generated.dataa[1]
dataa[2] => add_sub_pqc:auto_generated.dataa[2]
dataa[3] => add_sub_pqc:auto_generated.dataa[3]
dataa[4] => add_sub_pqc:auto_generated.dataa[4]
dataa[5] => add_sub_pqc:auto_generated.dataa[5]
dataa[6] => add_sub_pqc:auto_generated.dataa[6]
dataa[7] => add_sub_pqc:auto_generated.dataa[7]
dataa[8] => add_sub_pqc:auto_generated.dataa[8]
dataa[9] => add_sub_pqc:auto_generated.dataa[9]
dataa[10] => add_sub_pqc:auto_generated.dataa[10]
dataa[11] => add_sub_pqc:auto_generated.dataa[11]
datab[0] => add_sub_pqc:auto_generated.datab[0]
datab[1] => add_sub_pqc:auto_generated.datab[1]
datab[2] => add_sub_pqc:auto_generated.datab[2]
datab[3] => add_sub_pqc:auto_generated.datab[3]
datab[4] => add_sub_pqc:auto_generated.datab[4]
datab[5] => add_sub_pqc:auto_generated.datab[5]
datab[6] => add_sub_pqc:auto_generated.datab[6]
datab[7] => add_sub_pqc:auto_generated.datab[7]
datab[8] => add_sub_pqc:auto_generated.datab[8]
datab[9] => add_sub_pqc:auto_generated.datab[9]
datab[10] => add_sub_pqc:auto_generated.datab[10]
datab[11] => add_sub_pqc:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pqc:auto_generated.result[0]
result[1] <= add_sub_pqc:auto_generated.result[1]
result[2] <= add_sub_pqc:auto_generated.result[2]
result[3] <= add_sub_pqc:auto_generated.result[3]
result[4] <= add_sub_pqc:auto_generated.result[4]
result[5] <= add_sub_pqc:auto_generated.result[5]
result[6] <= add_sub_pqc:auto_generated.result[6]
result[7] <= add_sub_pqc:auto_generated.result[7]
result[8] <= add_sub_pqc:auto_generated.result[8]
result[9] <= add_sub_pqc:auto_generated.result[9]
result[10] <= add_sub_pqc:auto_generated.result[10]
result[11] <= add_sub_pqc:auto_generated.result[11]
cout <= add_sub_pqc:auto_generated.cout
overflow <= <GND>


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN25
dataa[1] => op_1.IN23
dataa[2] => op_1.IN21
dataa[3] => op_1.IN19
dataa[4] => op_1.IN17
dataa[5] => op_1.IN15
dataa[6] => op_1.IN13
dataa[7] => op_1.IN11
dataa[8] => op_1.IN9
dataa[9] => op_1.IN7
dataa[10] => op_1.IN5
dataa[11] => op_1.IN3
datab[0] => op_1.IN26
datab[1] => op_1.IN24
datab[2] => op_1.IN22
datab[3] => op_1.IN20
datab[4] => op_1.IN18
datab[5] => op_1.IN16
datab[6] => op_1.IN14
datab[7] => op_1.IN12
datab[8] => op_1.IN10
datab[9] => op_1.IN8
datab[10] => op_1.IN6
datab[11] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]
dataa[0] => add_sub_oqc:auto_generated.dataa[0]
dataa[1] => add_sub_oqc:auto_generated.dataa[1]
dataa[2] => add_sub_oqc:auto_generated.dataa[2]
dataa[3] => add_sub_oqc:auto_generated.dataa[3]
dataa[4] => add_sub_oqc:auto_generated.dataa[4]
dataa[5] => add_sub_oqc:auto_generated.dataa[5]
dataa[6] => add_sub_oqc:auto_generated.dataa[6]
dataa[7] => add_sub_oqc:auto_generated.dataa[7]
dataa[8] => add_sub_oqc:auto_generated.dataa[8]
dataa[9] => add_sub_oqc:auto_generated.dataa[9]
dataa[10] => add_sub_oqc:auto_generated.dataa[10]
datab[0] => add_sub_oqc:auto_generated.datab[0]
datab[1] => add_sub_oqc:auto_generated.datab[1]
datab[2] => add_sub_oqc:auto_generated.datab[2]
datab[3] => add_sub_oqc:auto_generated.datab[3]
datab[4] => add_sub_oqc:auto_generated.datab[4]
datab[5] => add_sub_oqc:auto_generated.datab[5]
datab[6] => add_sub_oqc:auto_generated.datab[6]
datab[7] => add_sub_oqc:auto_generated.datab[7]
datab[8] => add_sub_oqc:auto_generated.datab[8]
datab[9] => add_sub_oqc:auto_generated.datab[9]
datab[10] => add_sub_oqc:auto_generated.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_oqc:auto_generated.result[0]
result[1] <= add_sub_oqc:auto_generated.result[1]
result[2] <= add_sub_oqc:auto_generated.result[2]
result[3] <= add_sub_oqc:auto_generated.result[3]
result[4] <= add_sub_oqc:auto_generated.result[4]
result[5] <= add_sub_oqc:auto_generated.result[5]
result[6] <= add_sub_oqc:auto_generated.result[6]
result[7] <= add_sub_oqc:auto_generated.result[7]
result[8] <= add_sub_oqc:auto_generated.result[8]
result[9] <= add_sub_oqc:auto_generated.result[9]
result[10] <= add_sub_oqc:auto_generated.result[10]
cout <= add_sub_oqc:auto_generated.cout
overflow <= <GND>


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]
dataa[0] => add_sub_nqc:auto_generated.dataa[0]
dataa[1] => add_sub_nqc:auto_generated.dataa[1]
dataa[2] => add_sub_nqc:auto_generated.dataa[2]
dataa[3] => add_sub_nqc:auto_generated.dataa[3]
dataa[4] => add_sub_nqc:auto_generated.dataa[4]
dataa[5] => add_sub_nqc:auto_generated.dataa[5]
dataa[6] => add_sub_nqc:auto_generated.dataa[6]
dataa[7] => add_sub_nqc:auto_generated.dataa[7]
dataa[8] => add_sub_nqc:auto_generated.dataa[8]
dataa[9] => add_sub_nqc:auto_generated.dataa[9]
datab[0] => add_sub_nqc:auto_generated.datab[0]
datab[1] => add_sub_nqc:auto_generated.datab[1]
datab[2] => add_sub_nqc:auto_generated.datab[2]
datab[3] => add_sub_nqc:auto_generated.datab[3]
datab[4] => add_sub_nqc:auto_generated.datab[4]
datab[5] => add_sub_nqc:auto_generated.datab[5]
datab[6] => add_sub_nqc:auto_generated.datab[6]
datab[7] => add_sub_nqc:auto_generated.datab[7]
datab[8] => add_sub_nqc:auto_generated.datab[8]
datab[9] => add_sub_nqc:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nqc:auto_generated.result[0]
result[1] <= add_sub_nqc:auto_generated.result[1]
result[2] <= add_sub_nqc:auto_generated.result[2]
result[3] <= add_sub_nqc:auto_generated.result[3]
result[4] <= add_sub_nqc:auto_generated.result[4]
result[5] <= add_sub_nqc:auto_generated.result[5]
result[6] <= add_sub_nqc:auto_generated.result[6]
result[7] <= add_sub_nqc:auto_generated.result[7]
result[8] <= add_sub_nqc:auto_generated.result[8]
result[9] <= add_sub_nqc:auto_generated.result[9]
cout <= add_sub_nqc:auto_generated.cout
overflow <= <GND>


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN21
dataa[1] => op_1.IN19
dataa[2] => op_1.IN17
dataa[3] => op_1.IN15
dataa[4] => op_1.IN13
dataa[5] => op_1.IN11
dataa[6] => op_1.IN9
dataa[7] => op_1.IN7
dataa[8] => op_1.IN5
dataa[9] => op_1.IN3
datab[0] => op_1.IN22
datab[1] => op_1.IN20
datab[2] => op_1.IN18
datab[3] => op_1.IN16
datab[4] => op_1.IN14
datab[5] => op_1.IN12
datab[6] => op_1.IN10
datab[7] => op_1.IN8
datab[8] => op_1.IN6
datab[9] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]
dataa[0] => add_sub_fpc:auto_generated.dataa[0]
dataa[1] => add_sub_fpc:auto_generated.dataa[1]
dataa[2] => add_sub_fpc:auto_generated.dataa[2]
dataa[3] => add_sub_fpc:auto_generated.dataa[3]
dataa[4] => add_sub_fpc:auto_generated.dataa[4]
dataa[5] => add_sub_fpc:auto_generated.dataa[5]
dataa[6] => add_sub_fpc:auto_generated.dataa[6]
dataa[7] => add_sub_fpc:auto_generated.dataa[7]
dataa[8] => add_sub_fpc:auto_generated.dataa[8]
datab[0] => add_sub_fpc:auto_generated.datab[0]
datab[1] => add_sub_fpc:auto_generated.datab[1]
datab[2] => add_sub_fpc:auto_generated.datab[2]
datab[3] => add_sub_fpc:auto_generated.datab[3]
datab[4] => add_sub_fpc:auto_generated.datab[4]
datab[5] => add_sub_fpc:auto_generated.datab[5]
datab[6] => add_sub_fpc:auto_generated.datab[6]
datab[7] => add_sub_fpc:auto_generated.datab[7]
datab[8] => add_sub_fpc:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_fpc:auto_generated.result[0]
result[1] <= add_sub_fpc:auto_generated.result[1]
result[2] <= add_sub_fpc:auto_generated.result[2]
result[3] <= add_sub_fpc:auto_generated.result[3]
result[4] <= add_sub_fpc:auto_generated.result[4]
result[5] <= add_sub_fpc:auto_generated.result[5]
result[6] <= add_sub_fpc:auto_generated.result[6]
result[7] <= add_sub_fpc:auto_generated.result[7]
result[8] <= add_sub_fpc:auto_generated.result[8]
cout <= add_sub_fpc:auto_generated.cout
overflow <= <GND>


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]
dataa[0] => add_sub_epc:auto_generated.dataa[0]
dataa[1] => add_sub_epc:auto_generated.dataa[1]
dataa[2] => add_sub_epc:auto_generated.dataa[2]
dataa[3] => add_sub_epc:auto_generated.dataa[3]
dataa[4] => add_sub_epc:auto_generated.dataa[4]
dataa[5] => add_sub_epc:auto_generated.dataa[5]
dataa[6] => add_sub_epc:auto_generated.dataa[6]
dataa[7] => add_sub_epc:auto_generated.dataa[7]
datab[0] => add_sub_epc:auto_generated.datab[0]
datab[1] => add_sub_epc:auto_generated.datab[1]
datab[2] => add_sub_epc:auto_generated.datab[2]
datab[3] => add_sub_epc:auto_generated.datab[3]
datab[4] => add_sub_epc:auto_generated.datab[4]
datab[5] => add_sub_epc:auto_generated.datab[5]
datab[6] => add_sub_epc:auto_generated.datab[6]
datab[7] => add_sub_epc:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_epc:auto_generated.result[0]
result[1] <= add_sub_epc:auto_generated.result[1]
result[2] <= add_sub_epc:auto_generated.result[2]
result[3] <= add_sub_epc:auto_generated.result[3]
result[4] <= add_sub_epc:auto_generated.result[4]
result[5] <= add_sub_epc:auto_generated.result[5]
result[6] <= add_sub_epc:auto_generated.result[6]
result[7] <= add_sub_epc:auto_generated.result[7]
cout <= add_sub_epc:auto_generated.cout
overflow <= <GND>


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]
dataa[0] => add_sub_dpc:auto_generated.dataa[0]
dataa[1] => add_sub_dpc:auto_generated.dataa[1]
dataa[2] => add_sub_dpc:auto_generated.dataa[2]
dataa[3] => add_sub_dpc:auto_generated.dataa[3]
dataa[4] => add_sub_dpc:auto_generated.dataa[4]
dataa[5] => add_sub_dpc:auto_generated.dataa[5]
dataa[6] => add_sub_dpc:auto_generated.dataa[6]
datab[0] => add_sub_dpc:auto_generated.datab[0]
datab[1] => add_sub_dpc:auto_generated.datab[1]
datab[2] => add_sub_dpc:auto_generated.datab[2]
datab[3] => add_sub_dpc:auto_generated.datab[3]
datab[4] => add_sub_dpc:auto_generated.datab[4]
datab[5] => add_sub_dpc:auto_generated.datab[5]
datab[6] => add_sub_dpc:auto_generated.datab[6]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_dpc:auto_generated.result[0]
result[1] <= add_sub_dpc:auto_generated.result[1]
result[2] <= add_sub_dpc:auto_generated.result[2]
result[3] <= add_sub_dpc:auto_generated.result[3]
result[4] <= add_sub_dpc:auto_generated.result[4]
result[5] <= add_sub_dpc:auto_generated.result[5]
result[6] <= add_sub_dpc:auto_generated.result[6]
cout <= add_sub_dpc:auto_generated.cout
overflow <= <GND>


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]
dataa[0] => add_sub_cpc:auto_generated.dataa[0]
dataa[1] => add_sub_cpc:auto_generated.dataa[1]
dataa[2] => add_sub_cpc:auto_generated.dataa[2]
dataa[3] => add_sub_cpc:auto_generated.dataa[3]
dataa[4] => add_sub_cpc:auto_generated.dataa[4]
dataa[5] => add_sub_cpc:auto_generated.dataa[5]
datab[0] => add_sub_cpc:auto_generated.datab[0]
datab[1] => add_sub_cpc:auto_generated.datab[1]
datab[2] => add_sub_cpc:auto_generated.datab[2]
datab[3] => add_sub_cpc:auto_generated.datab[3]
datab[4] => add_sub_cpc:auto_generated.datab[4]
datab[5] => add_sub_cpc:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cpc:auto_generated.result[0]
result[1] <= add_sub_cpc:auto_generated.result[1]
result[2] <= add_sub_cpc:auto_generated.result[2]
result[3] <= add_sub_cpc:auto_generated.result[3]
result[4] <= add_sub_cpc:auto_generated.result[4]
result[5] <= add_sub_cpc:auto_generated.result[5]
cout <= add_sub_cpc:auto_generated.cout
overflow <= <GND>


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN13
dataa[1] => op_1.IN11
dataa[2] => op_1.IN9
dataa[3] => op_1.IN7
dataa[4] => op_1.IN5
dataa[5] => op_1.IN3
datab[0] => op_1.IN14
datab[1] => op_1.IN12
datab[2] => op_1.IN10
datab[3] => op_1.IN8
datab[4] => op_1.IN6
datab[5] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]
dataa[0] => add_sub_bpc:auto_generated.dataa[0]
dataa[1] => add_sub_bpc:auto_generated.dataa[1]
dataa[2] => add_sub_bpc:auto_generated.dataa[2]
dataa[3] => add_sub_bpc:auto_generated.dataa[3]
dataa[4] => add_sub_bpc:auto_generated.dataa[4]
datab[0] => add_sub_bpc:auto_generated.datab[0]
datab[1] => add_sub_bpc:auto_generated.datab[1]
datab[2] => add_sub_bpc:auto_generated.datab[2]
datab[3] => add_sub_bpc:auto_generated.datab[3]
datab[4] => add_sub_bpc:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_bpc:auto_generated.result[0]
result[1] <= add_sub_bpc:auto_generated.result[1]
result[2] <= add_sub_bpc:auto_generated.result[2]
result[3] <= add_sub_bpc:auto_generated.result[3]
result[4] <= add_sub_bpc:auto_generated.result[4]
cout <= add_sub_bpc:auto_generated.cout
overflow <= <GND>


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]
dataa[0] => add_sub_apc:auto_generated.dataa[0]
dataa[1] => add_sub_apc:auto_generated.dataa[1]
dataa[2] => add_sub_apc:auto_generated.dataa[2]
dataa[3] => add_sub_apc:auto_generated.dataa[3]
datab[0] => add_sub_apc:auto_generated.datab[0]
datab[1] => add_sub_apc:auto_generated.datab[1]
datab[2] => add_sub_apc:auto_generated.datab[2]
datab[3] => add_sub_apc:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_apc:auto_generated.result[0]
result[1] <= add_sub_apc:auto_generated.result[1]
result[2] <= add_sub_apc:auto_generated.result[2]
result[3] <= add_sub_apc:auto_generated.result[3]
cout <= add_sub_apc:auto_generated.cout
overflow <= <GND>


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN9
dataa[1] => op_1.IN7
dataa[2] => op_1.IN5
dataa[3] => op_1.IN3
datab[0] => op_1.IN10
datab[1] => op_1.IN8
datab[2] => op_1.IN6
datab[3] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]
dataa[0] => add_sub_8pc:auto_generated.dataa[0]
dataa[1] => add_sub_8pc:auto_generated.dataa[1]
datab[0] => add_sub_8pc:auto_generated.datab[0]
datab[1] => add_sub_8pc:auto_generated.datab[1]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8pc:auto_generated.result[0]
result[1] <= add_sub_8pc:auto_generated.result[1]
cout <= add_sub_8pc:auto_generated.cout
overflow <= <GND>


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:a_delay
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].IN0
d[2] => pq[0][2].DATAIN
d[2] => q[2].IN0
d[3] => pq[0][3].DATAIN
d[3] => q[3].IN0
d[4] => pq[0][4].DATAIN
d[4] => q[4].IN0
d[5] => pq[0][5].DATAIN
d[5] => q[5].IN0
d[6] => pq[0][6].DATAIN
d[6] => q[6].IN0
d[7] => pq[0][7].DATAIN
d[7] => q[7].IN0
d[8] => pq[0][8].DATAIN
d[8] => q[8].IN0
d[9] => pq[0][9].DATAIN
d[9] => q[9].IN0
d[10] => pq[0][10].DATAIN
d[10] => q[10].IN0
d[11] => pq[0][11].DATAIN
d[11] => q[11].IN0
d[12] => pq[0][12].DATAIN
d[12] => q[12].IN0
d[13] => pq[0][13].DATAIN
d[13] => q[13].IN0
d[14] => pq[0][14].DATAIN
d[14] => q[14].IN0
d[15] => pq[0][15].DATAIN
d[15] => q[15].IN0
d[16] => pq[0][16].DATAIN
d[16] => q[16].IN0
d[17] => pq[0][17].DATAIN
d[17] => q[17].IN0
d[18] => pq[0][18].DATAIN
d[18] => q[18].IN0
d[19] => pq[0][19].DATAIN
d[19] => q[19].IN0
d[20] => pq[0][20].DATAIN
d[20] => q[20].IN0
d[21] => pq[0][21].DATAIN
d[21] => q[21].IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
pq[0][18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
pq[0][19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
pq[0][20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
pq[0][21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0
sys_clk => sys_clk.IN1
sys_rst_n => sys_rst_n.IN1
wr_en => wr_en.IN1
img_1bit_in => img_1bit_in.IN1
erosion_wr_en <= erosion_wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_1bit_out <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
erosion_rgb565[0] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
erosion_rgb565[1] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
erosion_rgb565[2] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
erosion_rgb565[3] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
erosion_rgb565[4] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
erosion_rgb565[5] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
erosion_rgb565[6] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
erosion_rgb565[7] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
erosion_rgb565[8] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
erosion_rgb565[9] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
erosion_rgb565[10] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
erosion_rgb565[11] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
erosion_rgb565[12] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
erosion_rgb565[13] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
erosion_rgb565[14] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
erosion_rgb565[15] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit
sys_clk => sys_clk.IN1
sys_rst_n => matrix_p33~reg0.ACLR
sys_rst_n => matrix_p32~reg0.ACLR
sys_rst_n => matrix_p31~reg0.ACLR
sys_rst_n => matrix_p23~reg0.ACLR
sys_rst_n => matrix_p22~reg0.ACLR
sys_rst_n => matrix_p21~reg0.ACLR
sys_rst_n => matrix_p13~reg0.ACLR
sys_rst_n => matrix_p12~reg0.ACLR
sys_rst_n => matrix_p11~reg0.ACLR
sys_rst_n => martrix_wr_en~reg0.ACLR
sys_rst_n => wr_en_dly0[0].ACLR
sys_rst_n => wr_en_dly0[1].ACLR
sys_rst_n => cnt_pic[0].ACLR
sys_rst_n => cnt_pic[1].ACLR
sys_rst_n => cnt_pic[2].ACLR
sys_rst_n => cnt_pic[3].ACLR
sys_rst_n => cnt_pic[4].ACLR
sys_rst_n => cnt_pic[5].ACLR
sys_rst_n => cnt_pic[6].ACLR
sys_rst_n => cnt_pic[7].ACLR
sys_rst_n => cnt_pic[8].ACLR
sys_rst_n => cnt_pic[9].ACLR
sys_rst_n => cnt_pic[10].ACLR
sys_rst_n => cnt_pic[11].ACLR
sys_rst_n => row3_data.ACLR
wr_en => wr_en.IN1
img_1bit => row3_data.DATAB
martrix_wr_en <= martrix_wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11 <= matrix_p11~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12 <= matrix_p12~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13 <= matrix_p13~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21 <= matrix_p21~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22 <= matrix_p22~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23 <= matrix_p23~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31 <= matrix_p31~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32 <= matrix_p32~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33 <= matrix_p33~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_e501:auto_generated.shiftin[0]
clock => shift_taps_e501:auto_generated.clock
clken => shift_taps_e501:auto_generated.clken
shiftout[0] <= shift_taps_e501:auto_generated.shiftout[0]
taps[0] <= shift_taps_e501:auto_generated.taps[0]
taps[1] <= shift_taps_e501:auto_generated.taps[1]
aclr => ~NO_FANOUT~


|ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated
clken => altsyncram_5ma1:altsyncram2.clocken0
clken => cntr_auf:cntr1.clk_en
clock => altsyncram_5ma1:altsyncram2.clock0
clock => cntr_auf:cntr1.clock
shiftin[0] => altsyncram_5ma1:altsyncram2.data_a[0]
shiftout[0] <= altsyncram_5ma1:altsyncram2.q_b[1]
taps[0] <= altsyncram_5ma1:altsyncram2.q_b[0]
taps[1] <= altsyncram_5ma1:altsyncram2.q_b[1]


|ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE


|ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation
sys_clk => sys_clk.IN1
sys_rst_n => sys_rst_n.IN1
wr_en => wr_en.IN1
img_1bit_in => img_1bit_in.IN1
dilation_wr_en <= dilation_wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_1bit_out <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
dilation_data[0] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
dilation_data[1] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
dilation_data[2] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
dilation_data[3] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
dilation_data[4] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
dilation_data[5] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
dilation_data[6] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
dilation_data[7] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
dilation_data[8] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
dilation_data[9] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
dilation_data[10] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
dilation_data[11] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
dilation_data[12] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
dilation_data[13] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
dilation_data[14] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE
dilation_data[15] <= img_1bit_out.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit
sys_clk => sys_clk.IN1
sys_rst_n => matrix_p33~reg0.ACLR
sys_rst_n => matrix_p32~reg0.ACLR
sys_rst_n => matrix_p31~reg0.ACLR
sys_rst_n => matrix_p23~reg0.ACLR
sys_rst_n => matrix_p22~reg0.ACLR
sys_rst_n => matrix_p21~reg0.ACLR
sys_rst_n => matrix_p13~reg0.ACLR
sys_rst_n => matrix_p12~reg0.ACLR
sys_rst_n => matrix_p11~reg0.ACLR
sys_rst_n => martrix_wr_en~reg0.ACLR
sys_rst_n => wr_en_dly0[0].ACLR
sys_rst_n => wr_en_dly0[1].ACLR
sys_rst_n => cnt_pic[0].ACLR
sys_rst_n => cnt_pic[1].ACLR
sys_rst_n => cnt_pic[2].ACLR
sys_rst_n => cnt_pic[3].ACLR
sys_rst_n => cnt_pic[4].ACLR
sys_rst_n => cnt_pic[5].ACLR
sys_rst_n => cnt_pic[6].ACLR
sys_rst_n => cnt_pic[7].ACLR
sys_rst_n => cnt_pic[8].ACLR
sys_rst_n => cnt_pic[9].ACLR
sys_rst_n => cnt_pic[10].ACLR
sys_rst_n => cnt_pic[11].ACLR
sys_rst_n => row3_data.ACLR
wr_en => wr_en.IN1
img_1bit => row3_data.DATAB
martrix_wr_en <= martrix_wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11 <= matrix_p11~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12 <= matrix_p12~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13 <= matrix_p13~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21 <= matrix_p21~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22 <= matrix_p22~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23 <= matrix_p23~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31 <= matrix_p31~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32 <= matrix_p32~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33 <= matrix_p33~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_e501:auto_generated.shiftin[0]
clock => shift_taps_e501:auto_generated.clock
clken => shift_taps_e501:auto_generated.clken
shiftout[0] <= shift_taps_e501:auto_generated.shiftout[0]
taps[0] <= shift_taps_e501:auto_generated.taps[0]
taps[1] <= shift_taps_e501:auto_generated.taps[1]
aclr => ~NO_FANOUT~


|ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated
clken => altsyncram_5ma1:altsyncram2.clocken0
clken => cntr_auf:cntr1.clk_en
clock => altsyncram_5ma1:altsyncram2.clock0
clock => cntr_auf:cntr1.clock
shiftin[0] => altsyncram_5ma1:altsyncram2.data_a[0]
shiftout[0] <= altsyncram_5ma1:altsyncram2.q_b[1]
taps[0] <= altsyncram_5ma1:altsyncram2.q_b[0]
taps[1] <= altsyncram_5ma1:altsyncram2.q_b[1]


|ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE


|ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640|sdram_top:sdram_top_inst
sys_clk => sys_clk.IN2
clk_out => sdram_clk.DATAIN
sys_rst_n => sys_rst_n.IN2
wr_fifo_wr_clk => wr_fifo_wr_clk.IN1
wr_fifo_wr_req => wr_fifo_wr_req.IN1
wr_fifo_wr_data[0] => wr_fifo_wr_data[0].IN1
wr_fifo_wr_data[1] => wr_fifo_wr_data[1].IN1
wr_fifo_wr_data[2] => wr_fifo_wr_data[2].IN1
wr_fifo_wr_data[3] => wr_fifo_wr_data[3].IN1
wr_fifo_wr_data[4] => wr_fifo_wr_data[4].IN1
wr_fifo_wr_data[5] => wr_fifo_wr_data[5].IN1
wr_fifo_wr_data[6] => wr_fifo_wr_data[6].IN1
wr_fifo_wr_data[7] => wr_fifo_wr_data[7].IN1
wr_fifo_wr_data[8] => wr_fifo_wr_data[8].IN1
wr_fifo_wr_data[9] => wr_fifo_wr_data[9].IN1
wr_fifo_wr_data[10] => wr_fifo_wr_data[10].IN1
wr_fifo_wr_data[11] => wr_fifo_wr_data[11].IN1
wr_fifo_wr_data[12] => wr_fifo_wr_data[12].IN1
wr_fifo_wr_data[13] => wr_fifo_wr_data[13].IN1
wr_fifo_wr_data[14] => wr_fifo_wr_data[14].IN1
wr_fifo_wr_data[15] => wr_fifo_wr_data[15].IN1
sdram_wr_b_addr[0] => sdram_wr_b_addr[0].IN1
sdram_wr_b_addr[1] => sdram_wr_b_addr[1].IN1
sdram_wr_b_addr[2] => sdram_wr_b_addr[2].IN1
sdram_wr_b_addr[3] => sdram_wr_b_addr[3].IN1
sdram_wr_b_addr[4] => sdram_wr_b_addr[4].IN1
sdram_wr_b_addr[5] => sdram_wr_b_addr[5].IN1
sdram_wr_b_addr[6] => sdram_wr_b_addr[6].IN1
sdram_wr_b_addr[7] => sdram_wr_b_addr[7].IN1
sdram_wr_b_addr[8] => sdram_wr_b_addr[8].IN1
sdram_wr_b_addr[9] => sdram_wr_b_addr[9].IN1
sdram_wr_b_addr[10] => sdram_wr_b_addr[10].IN1
sdram_wr_b_addr[11] => sdram_wr_b_addr[11].IN1
sdram_wr_b_addr[12] => sdram_wr_b_addr[12].IN1
sdram_wr_b_addr[13] => sdram_wr_b_addr[13].IN1
sdram_wr_b_addr[14] => sdram_wr_b_addr[14].IN1
sdram_wr_b_addr[15] => sdram_wr_b_addr[15].IN1
sdram_wr_b_addr[16] => sdram_wr_b_addr[16].IN1
sdram_wr_b_addr[17] => sdram_wr_b_addr[17].IN1
sdram_wr_b_addr[18] => sdram_wr_b_addr[18].IN1
sdram_wr_b_addr[19] => sdram_wr_b_addr[19].IN1
sdram_wr_b_addr[20] => sdram_wr_b_addr[20].IN1
sdram_wr_b_addr[21] => sdram_wr_b_addr[21].IN1
sdram_wr_b_addr[22] => sdram_wr_b_addr[22].IN1
sdram_wr_b_addr[23] => sdram_wr_b_addr[23].IN1
sdram_wr_e_addr[0] => sdram_wr_e_addr[0].IN1
sdram_wr_e_addr[1] => sdram_wr_e_addr[1].IN1
sdram_wr_e_addr[2] => sdram_wr_e_addr[2].IN1
sdram_wr_e_addr[3] => sdram_wr_e_addr[3].IN1
sdram_wr_e_addr[4] => sdram_wr_e_addr[4].IN1
sdram_wr_e_addr[5] => sdram_wr_e_addr[5].IN1
sdram_wr_e_addr[6] => sdram_wr_e_addr[6].IN1
sdram_wr_e_addr[7] => sdram_wr_e_addr[7].IN1
sdram_wr_e_addr[8] => sdram_wr_e_addr[8].IN1
sdram_wr_e_addr[9] => sdram_wr_e_addr[9].IN1
sdram_wr_e_addr[10] => sdram_wr_e_addr[10].IN1
sdram_wr_e_addr[11] => sdram_wr_e_addr[11].IN1
sdram_wr_e_addr[12] => sdram_wr_e_addr[12].IN1
sdram_wr_e_addr[13] => sdram_wr_e_addr[13].IN1
sdram_wr_e_addr[14] => sdram_wr_e_addr[14].IN1
sdram_wr_e_addr[15] => sdram_wr_e_addr[15].IN1
sdram_wr_e_addr[16] => sdram_wr_e_addr[16].IN1
sdram_wr_e_addr[17] => sdram_wr_e_addr[17].IN1
sdram_wr_e_addr[18] => sdram_wr_e_addr[18].IN1
sdram_wr_e_addr[19] => sdram_wr_e_addr[19].IN1
sdram_wr_e_addr[20] => sdram_wr_e_addr[20].IN1
sdram_wr_e_addr[21] => sdram_wr_e_addr[21].IN1
sdram_wr_e_addr[22] => sdram_wr_e_addr[22].IN1
sdram_wr_e_addr[23] => sdram_wr_e_addr[23].IN1
wr_burst_len[0] => wr_burst_len[0].IN2
wr_burst_len[1] => wr_burst_len[1].IN2
wr_burst_len[2] => wr_burst_len[2].IN2
wr_burst_len[3] => wr_burst_len[3].IN2
wr_burst_len[4] => wr_burst_len[4].IN2
wr_burst_len[5] => wr_burst_len[5].IN2
wr_burst_len[6] => wr_burst_len[6].IN2
wr_burst_len[7] => wr_burst_len[7].IN2
wr_burst_len[8] => wr_burst_len[8].IN2
wr_burst_len[9] => wr_burst_len[9].IN2
wr_rst => wr_rst.IN1
rd_fifo_rd_clk => rd_fifo_rd_clk.IN1
rd_fifo_rd_req => rd_fifo_rd_req.IN1
sdram_rd_b_addr[0] => sdram_rd_b_addr[0].IN1
sdram_rd_b_addr[1] => sdram_rd_b_addr[1].IN1
sdram_rd_b_addr[2] => sdram_rd_b_addr[2].IN1
sdram_rd_b_addr[3] => sdram_rd_b_addr[3].IN1
sdram_rd_b_addr[4] => sdram_rd_b_addr[4].IN1
sdram_rd_b_addr[5] => sdram_rd_b_addr[5].IN1
sdram_rd_b_addr[6] => sdram_rd_b_addr[6].IN1
sdram_rd_b_addr[7] => sdram_rd_b_addr[7].IN1
sdram_rd_b_addr[8] => sdram_rd_b_addr[8].IN1
sdram_rd_b_addr[9] => sdram_rd_b_addr[9].IN1
sdram_rd_b_addr[10] => sdram_rd_b_addr[10].IN1
sdram_rd_b_addr[11] => sdram_rd_b_addr[11].IN1
sdram_rd_b_addr[12] => sdram_rd_b_addr[12].IN1
sdram_rd_b_addr[13] => sdram_rd_b_addr[13].IN1
sdram_rd_b_addr[14] => sdram_rd_b_addr[14].IN1
sdram_rd_b_addr[15] => sdram_rd_b_addr[15].IN1
sdram_rd_b_addr[16] => sdram_rd_b_addr[16].IN1
sdram_rd_b_addr[17] => sdram_rd_b_addr[17].IN1
sdram_rd_b_addr[18] => sdram_rd_b_addr[18].IN1
sdram_rd_b_addr[19] => sdram_rd_b_addr[19].IN1
sdram_rd_b_addr[20] => sdram_rd_b_addr[20].IN1
sdram_rd_b_addr[21] => sdram_rd_b_addr[21].IN1
sdram_rd_b_addr[22] => sdram_rd_b_addr[22].IN1
sdram_rd_b_addr[23] => sdram_rd_b_addr[23].IN1
sdram_rd_e_addr[0] => sdram_rd_e_addr[0].IN1
sdram_rd_e_addr[1] => sdram_rd_e_addr[1].IN1
sdram_rd_e_addr[2] => sdram_rd_e_addr[2].IN1
sdram_rd_e_addr[3] => sdram_rd_e_addr[3].IN1
sdram_rd_e_addr[4] => sdram_rd_e_addr[4].IN1
sdram_rd_e_addr[5] => sdram_rd_e_addr[5].IN1
sdram_rd_e_addr[6] => sdram_rd_e_addr[6].IN1
sdram_rd_e_addr[7] => sdram_rd_e_addr[7].IN1
sdram_rd_e_addr[8] => sdram_rd_e_addr[8].IN1
sdram_rd_e_addr[9] => sdram_rd_e_addr[9].IN1
sdram_rd_e_addr[10] => sdram_rd_e_addr[10].IN1
sdram_rd_e_addr[11] => sdram_rd_e_addr[11].IN1
sdram_rd_e_addr[12] => sdram_rd_e_addr[12].IN1
sdram_rd_e_addr[13] => sdram_rd_e_addr[13].IN1
sdram_rd_e_addr[14] => sdram_rd_e_addr[14].IN1
sdram_rd_e_addr[15] => sdram_rd_e_addr[15].IN1
sdram_rd_e_addr[16] => sdram_rd_e_addr[16].IN1
sdram_rd_e_addr[17] => sdram_rd_e_addr[17].IN1
sdram_rd_e_addr[18] => sdram_rd_e_addr[18].IN1
sdram_rd_e_addr[19] => sdram_rd_e_addr[19].IN1
sdram_rd_e_addr[20] => sdram_rd_e_addr[20].IN1
sdram_rd_e_addr[21] => sdram_rd_e_addr[21].IN1
sdram_rd_e_addr[22] => sdram_rd_e_addr[22].IN1
sdram_rd_e_addr[23] => sdram_rd_e_addr[23].IN1
rd_burst_len[0] => rd_burst_len[0].IN2
rd_burst_len[1] => rd_burst_len[1].IN2
rd_burst_len[2] => rd_burst_len[2].IN2
rd_burst_len[3] => rd_burst_len[3].IN2
rd_burst_len[4] => rd_burst_len[4].IN2
rd_burst_len[5] => rd_burst_len[5].IN2
rd_burst_len[6] => rd_burst_len[6].IN2
rd_burst_len[7] => rd_burst_len[7].IN2
rd_burst_len[8] => rd_burst_len[8].IN2
rd_burst_len[9] => rd_burst_len[9].IN2
rd_rst => rd_rst.IN1
rd_fifo_rd_data[0] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[1] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[2] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[3] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[4] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[5] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[6] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[7] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[8] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[9] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[10] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[11] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[12] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[13] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[14] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[15] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_num[0] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[1] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[2] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[3] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[4] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[5] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[6] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[7] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[8] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[9] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
read_valid => read_valid.IN1
pingpang_en => pingpang_en.IN1
init_end <= init_end.DB_MAX_OUTPUT_PORT_TYPE
sdram_clk <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_ctrl:sdram_ctrl_inst.sdram_cke
sdram_cs_n <= sdram_ctrl:sdram_ctrl_inst.sdram_cs_n
sdram_ras_n <= sdram_ctrl:sdram_ctrl_inst.sdram_ras_n
sdram_cas_n <= sdram_ctrl:sdram_ctrl_inst.sdram_cas_n
sdram_we_n <= sdram_ctrl:sdram_ctrl_inst.sdram_we_n
sdram_ba[0] <= sdram_ctrl:sdram_ctrl_inst.sdram_ba
sdram_ba[1] <= sdram_ctrl:sdram_ctrl_inst.sdram_ba
sdram_addr[0] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[1] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[2] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[3] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[4] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[5] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[6] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[7] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[8] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[9] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[10] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[11] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[12] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_dqm[0] <= <GND>
sdram_dqm[1] <= <GND>
sdram_dq[0] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[1] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[2] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[3] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[4] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[5] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[6] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[7] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[8] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[9] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[10] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[11] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[12] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[13] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[14] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[15] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst
sys_clk => sys_clk.IN2
sys_rst_n => sdram_wr_addr[0]~reg0.ACLR
sys_rst_n => sdram_wr_addr[1]~reg0.ACLR
sys_rst_n => sdram_wr_addr[2]~reg0.ACLR
sys_rst_n => sdram_wr_addr[3]~reg0.ACLR
sys_rst_n => sdram_wr_addr[4]~reg0.ACLR
sys_rst_n => sdram_wr_addr[5]~reg0.ACLR
sys_rst_n => sdram_wr_addr[6]~reg0.ACLR
sys_rst_n => sdram_wr_addr[7]~reg0.ACLR
sys_rst_n => sdram_wr_addr[8]~reg0.ACLR
sys_rst_n => sdram_wr_addr[9]~reg0.ACLR
sys_rst_n => sdram_wr_addr[10]~reg0.ACLR
sys_rst_n => sdram_wr_addr[11]~reg0.ACLR
sys_rst_n => sdram_wr_addr[12]~reg0.ACLR
sys_rst_n => sdram_wr_addr[13]~reg0.ACLR
sys_rst_n => sdram_wr_addr[14]~reg0.ACLR
sys_rst_n => sdram_wr_addr[15]~reg0.ACLR
sys_rst_n => sdram_wr_addr[16]~reg0.ACLR
sys_rst_n => sdram_wr_addr[17]~reg0.ACLR
sys_rst_n => sdram_wr_addr[18]~reg0.ACLR
sys_rst_n => sdram_wr_addr[19]~reg0.ACLR
sys_rst_n => sdram_wr_addr[20]~reg0.ACLR
sys_rst_n => sdram_wr_addr[21]~reg0.ACLR
sys_rst_n => sdram_wr_addr[22]~reg0.ACLR
sys_rst_n => sdram_wr_addr[23]~reg0.ACLR
sys_rst_n => sdram_rd_req~reg0.ACLR
sys_rst_n => sdram_wr_req~reg0.ACLR
sys_rst_n => sdram_rd_addr[0]~reg0.ACLR
sys_rst_n => sdram_rd_addr[1]~reg0.ACLR
sys_rst_n => sdram_rd_addr[2]~reg0.ACLR
sys_rst_n => sdram_rd_addr[3]~reg0.ACLR
sys_rst_n => sdram_rd_addr[4]~reg0.ACLR
sys_rst_n => sdram_rd_addr[5]~reg0.ACLR
sys_rst_n => sdram_rd_addr[6]~reg0.ACLR
sys_rst_n => sdram_rd_addr[7]~reg0.ACLR
sys_rst_n => sdram_rd_addr[8]~reg0.ACLR
sys_rst_n => sdram_rd_addr[9]~reg0.ACLR
sys_rst_n => sdram_rd_addr[10]~reg0.ACLR
sys_rst_n => sdram_rd_addr[11]~reg0.ACLR
sys_rst_n => sdram_rd_addr[12]~reg0.ACLR
sys_rst_n => sdram_rd_addr[13]~reg0.ACLR
sys_rst_n => sdram_rd_addr[14]~reg0.ACLR
sys_rst_n => sdram_rd_addr[15]~reg0.ACLR
sys_rst_n => sdram_rd_addr[16]~reg0.ACLR
sys_rst_n => sdram_rd_addr[17]~reg0.ACLR
sys_rst_n => sdram_rd_addr[18]~reg0.ACLR
sys_rst_n => sdram_rd_addr[19]~reg0.ACLR
sys_rst_n => sdram_rd_addr[20]~reg0.ACLR
sys_rst_n => sdram_rd_addr[21]~reg0.ACLR
sys_rst_n => sdram_rd_addr[22]~reg0.ACLR
sys_rst_n => sdram_rd_addr[23]~reg0.ACLR
sys_rst_n => wr_ack_dly.ACLR
sys_rst_n => rd_ack_dly.ACLR
sys_rst_n => bank_flag.ACLR
sys_rst_n => bank_en.ACLR
sys_rst_n => comb.IN0
sys_rst_n => comb.IN0
wr_fifo_wr_clk => wr_fifo_wr_clk.IN1
wr_fifo_wr_req => wr_fifo_wr_req.IN1
wr_fifo_wr_data[0] => wr_fifo_wr_data[0].IN1
wr_fifo_wr_data[1] => wr_fifo_wr_data[1].IN1
wr_fifo_wr_data[2] => wr_fifo_wr_data[2].IN1
wr_fifo_wr_data[3] => wr_fifo_wr_data[3].IN1
wr_fifo_wr_data[4] => wr_fifo_wr_data[4].IN1
wr_fifo_wr_data[5] => wr_fifo_wr_data[5].IN1
wr_fifo_wr_data[6] => wr_fifo_wr_data[6].IN1
wr_fifo_wr_data[7] => wr_fifo_wr_data[7].IN1
wr_fifo_wr_data[8] => wr_fifo_wr_data[8].IN1
wr_fifo_wr_data[9] => wr_fifo_wr_data[9].IN1
wr_fifo_wr_data[10] => wr_fifo_wr_data[10].IN1
wr_fifo_wr_data[11] => wr_fifo_wr_data[11].IN1
wr_fifo_wr_data[12] => wr_fifo_wr_data[12].IN1
wr_fifo_wr_data[13] => wr_fifo_wr_data[13].IN1
wr_fifo_wr_data[14] => wr_fifo_wr_data[14].IN1
wr_fifo_wr_data[15] => wr_fifo_wr_data[15].IN1
sdram_wr_b_addr[0] => sdram_wr_addr.DATAA
sdram_wr_b_addr[0] => sdram_wr_addr.DATAB
sdram_wr_b_addr[0] => sdram_wr_addr.DATAB
sdram_wr_b_addr[1] => sdram_wr_addr.DATAA
sdram_wr_b_addr[1] => sdram_wr_addr.DATAB
sdram_wr_b_addr[1] => sdram_wr_addr.DATAB
sdram_wr_b_addr[2] => sdram_wr_addr.DATAA
sdram_wr_b_addr[2] => sdram_wr_addr.DATAB
sdram_wr_b_addr[2] => sdram_wr_addr.DATAB
sdram_wr_b_addr[3] => sdram_wr_addr.DATAA
sdram_wr_b_addr[3] => sdram_wr_addr.DATAB
sdram_wr_b_addr[3] => sdram_wr_addr.DATAB
sdram_wr_b_addr[4] => sdram_wr_addr.DATAA
sdram_wr_b_addr[4] => sdram_wr_addr.DATAB
sdram_wr_b_addr[4] => sdram_wr_addr.DATAB
sdram_wr_b_addr[5] => sdram_wr_addr.DATAA
sdram_wr_b_addr[5] => sdram_wr_addr.DATAB
sdram_wr_b_addr[5] => sdram_wr_addr.DATAB
sdram_wr_b_addr[6] => sdram_wr_addr.DATAA
sdram_wr_b_addr[6] => sdram_wr_addr.DATAB
sdram_wr_b_addr[6] => sdram_wr_addr.DATAB
sdram_wr_b_addr[7] => sdram_wr_addr.DATAA
sdram_wr_b_addr[7] => sdram_wr_addr.DATAB
sdram_wr_b_addr[7] => sdram_wr_addr.DATAB
sdram_wr_b_addr[8] => sdram_wr_addr.DATAA
sdram_wr_b_addr[8] => sdram_wr_addr.DATAB
sdram_wr_b_addr[8] => sdram_wr_addr.DATAB
sdram_wr_b_addr[9] => sdram_wr_addr.DATAA
sdram_wr_b_addr[9] => sdram_wr_addr.DATAB
sdram_wr_b_addr[9] => sdram_wr_addr.DATAB
sdram_wr_b_addr[10] => sdram_wr_addr.DATAA
sdram_wr_b_addr[10] => sdram_wr_addr.DATAB
sdram_wr_b_addr[10] => sdram_wr_addr.DATAB
sdram_wr_b_addr[11] => sdram_wr_addr.DATAA
sdram_wr_b_addr[11] => sdram_wr_addr.DATAB
sdram_wr_b_addr[11] => sdram_wr_addr.DATAB
sdram_wr_b_addr[12] => sdram_wr_addr.DATAA
sdram_wr_b_addr[12] => sdram_wr_addr.DATAB
sdram_wr_b_addr[12] => sdram_wr_addr.DATAB
sdram_wr_b_addr[13] => sdram_wr_addr.DATAA
sdram_wr_b_addr[13] => sdram_wr_addr.DATAB
sdram_wr_b_addr[13] => sdram_wr_addr.DATAB
sdram_wr_b_addr[14] => sdram_wr_addr.DATAA
sdram_wr_b_addr[14] => sdram_wr_addr.DATAB
sdram_wr_b_addr[14] => sdram_wr_addr.DATAB
sdram_wr_b_addr[15] => sdram_wr_addr.DATAA
sdram_wr_b_addr[15] => sdram_wr_addr.DATAB
sdram_wr_b_addr[15] => sdram_wr_addr.DATAB
sdram_wr_b_addr[16] => sdram_wr_addr.DATAA
sdram_wr_b_addr[16] => sdram_wr_addr.DATAB
sdram_wr_b_addr[16] => sdram_wr_addr.DATAB
sdram_wr_b_addr[17] => sdram_wr_addr.DATAA
sdram_wr_b_addr[17] => sdram_wr_addr.DATAB
sdram_wr_b_addr[17] => sdram_wr_addr.DATAB
sdram_wr_b_addr[18] => sdram_wr_addr.DATAA
sdram_wr_b_addr[18] => sdram_wr_addr.DATAB
sdram_wr_b_addr[18] => sdram_wr_addr.DATAB
sdram_wr_b_addr[19] => sdram_wr_addr.DATAA
sdram_wr_b_addr[19] => sdram_wr_addr.DATAB
sdram_wr_b_addr[19] => sdram_wr_addr.DATAB
sdram_wr_b_addr[20] => sdram_wr_addr.DATAA
sdram_wr_b_addr[20] => sdram_wr_addr.DATAB
sdram_wr_b_addr[20] => sdram_wr_addr.DATAB
sdram_wr_b_addr[21] => sdram_wr_addr.DATAA
sdram_wr_b_addr[21] => sdram_wr_addr.DATAB
sdram_wr_b_addr[21] => sdram_wr_addr.DATAB
sdram_wr_b_addr[22] => sdram_wr_addr.DATAA
sdram_wr_b_addr[22] => sdram_wr_addr.DATAB
sdram_wr_b_addr[23] => sdram_wr_addr.DATAA
sdram_wr_b_addr[23] => sdram_wr_addr.DATAB
sdram_wr_e_addr[0] => Add0.IN48
sdram_wr_e_addr[1] => Add0.IN47
sdram_wr_e_addr[2] => Add0.IN46
sdram_wr_e_addr[3] => Add0.IN45
sdram_wr_e_addr[4] => Add0.IN44
sdram_wr_e_addr[5] => Add0.IN43
sdram_wr_e_addr[6] => Add0.IN42
sdram_wr_e_addr[7] => Add0.IN41
sdram_wr_e_addr[8] => Add0.IN40
sdram_wr_e_addr[9] => Add0.IN39
sdram_wr_e_addr[10] => Add0.IN38
sdram_wr_e_addr[11] => Add0.IN37
sdram_wr_e_addr[12] => Add0.IN36
sdram_wr_e_addr[13] => Add0.IN35
sdram_wr_e_addr[14] => Add0.IN34
sdram_wr_e_addr[15] => Add0.IN33
sdram_wr_e_addr[16] => Add0.IN32
sdram_wr_e_addr[17] => Add0.IN31
sdram_wr_e_addr[18] => Add0.IN30
sdram_wr_e_addr[19] => Add0.IN29
sdram_wr_e_addr[20] => Add0.IN28
sdram_wr_e_addr[21] => Add0.IN27
sdram_wr_e_addr[22] => Add0.IN26
sdram_wr_e_addr[23] => Add0.IN25
wr_burst_len[0] => Add1.IN24
wr_burst_len[0] => LessThan4.IN10
wr_burst_len[0] => Add0.IN24
wr_burst_len[1] => Add1.IN23
wr_burst_len[1] => LessThan4.IN9
wr_burst_len[1] => Add0.IN23
wr_burst_len[2] => Add1.IN22
wr_burst_len[2] => LessThan4.IN8
wr_burst_len[2] => Add0.IN22
wr_burst_len[3] => Add1.IN21
wr_burst_len[3] => LessThan4.IN7
wr_burst_len[3] => Add0.IN21
wr_burst_len[4] => Add1.IN20
wr_burst_len[4] => LessThan4.IN6
wr_burst_len[4] => Add0.IN20
wr_burst_len[5] => Add1.IN19
wr_burst_len[5] => LessThan4.IN5
wr_burst_len[5] => Add0.IN19
wr_burst_len[6] => Add1.IN18
wr_burst_len[6] => LessThan4.IN4
wr_burst_len[6] => Add0.IN18
wr_burst_len[7] => Add1.IN17
wr_burst_len[7] => LessThan4.IN3
wr_burst_len[7] => Add0.IN17
wr_burst_len[8] => Add1.IN16
wr_burst_len[8] => LessThan4.IN2
wr_burst_len[8] => Add0.IN16
wr_burst_len[9] => Add1.IN15
wr_burst_len[9] => LessThan4.IN1
wr_burst_len[9] => Add0.IN15
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => comb.IN1
rd_fifo_rd_clk => rd_fifo_rd_clk.IN1
rd_fifo_rd_req => rd_fifo_rd_req.IN1
sdram_rd_b_addr[0] => sdram_rd_addr.DATAA
sdram_rd_b_addr[0] => sdram_rd_addr.DATAA
sdram_rd_b_addr[0] => sdram_rd_addr.DATAB
sdram_rd_b_addr[1] => sdram_rd_addr.DATAA
sdram_rd_b_addr[1] => sdram_rd_addr.DATAA
sdram_rd_b_addr[1] => sdram_rd_addr.DATAB
sdram_rd_b_addr[2] => sdram_rd_addr.DATAA
sdram_rd_b_addr[2] => sdram_rd_addr.DATAA
sdram_rd_b_addr[2] => sdram_rd_addr.DATAB
sdram_rd_b_addr[3] => sdram_rd_addr.DATAA
sdram_rd_b_addr[3] => sdram_rd_addr.DATAA
sdram_rd_b_addr[3] => sdram_rd_addr.DATAB
sdram_rd_b_addr[4] => sdram_rd_addr.DATAA
sdram_rd_b_addr[4] => sdram_rd_addr.DATAA
sdram_rd_b_addr[4] => sdram_rd_addr.DATAB
sdram_rd_b_addr[5] => sdram_rd_addr.DATAA
sdram_rd_b_addr[5] => sdram_rd_addr.DATAA
sdram_rd_b_addr[5] => sdram_rd_addr.DATAB
sdram_rd_b_addr[6] => sdram_rd_addr.DATAA
sdram_rd_b_addr[6] => sdram_rd_addr.DATAA
sdram_rd_b_addr[6] => sdram_rd_addr.DATAB
sdram_rd_b_addr[7] => sdram_rd_addr.DATAA
sdram_rd_b_addr[7] => sdram_rd_addr.DATAA
sdram_rd_b_addr[7] => sdram_rd_addr.DATAB
sdram_rd_b_addr[8] => sdram_rd_addr.DATAA
sdram_rd_b_addr[8] => sdram_rd_addr.DATAA
sdram_rd_b_addr[8] => sdram_rd_addr.DATAB
sdram_rd_b_addr[9] => sdram_rd_addr.DATAA
sdram_rd_b_addr[9] => sdram_rd_addr.DATAA
sdram_rd_b_addr[9] => sdram_rd_addr.DATAB
sdram_rd_b_addr[10] => sdram_rd_addr.DATAA
sdram_rd_b_addr[10] => sdram_rd_addr.DATAA
sdram_rd_b_addr[10] => sdram_rd_addr.DATAB
sdram_rd_b_addr[11] => sdram_rd_addr.DATAA
sdram_rd_b_addr[11] => sdram_rd_addr.DATAA
sdram_rd_b_addr[11] => sdram_rd_addr.DATAB
sdram_rd_b_addr[12] => sdram_rd_addr.DATAA
sdram_rd_b_addr[12] => sdram_rd_addr.DATAA
sdram_rd_b_addr[12] => sdram_rd_addr.DATAB
sdram_rd_b_addr[13] => sdram_rd_addr.DATAA
sdram_rd_b_addr[13] => sdram_rd_addr.DATAA
sdram_rd_b_addr[13] => sdram_rd_addr.DATAB
sdram_rd_b_addr[14] => sdram_rd_addr.DATAA
sdram_rd_b_addr[14] => sdram_rd_addr.DATAA
sdram_rd_b_addr[14] => sdram_rd_addr.DATAB
sdram_rd_b_addr[15] => sdram_rd_addr.DATAA
sdram_rd_b_addr[15] => sdram_rd_addr.DATAA
sdram_rd_b_addr[15] => sdram_rd_addr.DATAB
sdram_rd_b_addr[16] => sdram_rd_addr.DATAA
sdram_rd_b_addr[16] => sdram_rd_addr.DATAA
sdram_rd_b_addr[16] => sdram_rd_addr.DATAB
sdram_rd_b_addr[17] => sdram_rd_addr.DATAA
sdram_rd_b_addr[17] => sdram_rd_addr.DATAA
sdram_rd_b_addr[17] => sdram_rd_addr.DATAB
sdram_rd_b_addr[18] => sdram_rd_addr.DATAA
sdram_rd_b_addr[18] => sdram_rd_addr.DATAA
sdram_rd_b_addr[18] => sdram_rd_addr.DATAB
sdram_rd_b_addr[19] => sdram_rd_addr.DATAA
sdram_rd_b_addr[19] => sdram_rd_addr.DATAA
sdram_rd_b_addr[19] => sdram_rd_addr.DATAB
sdram_rd_b_addr[20] => sdram_rd_addr.DATAA
sdram_rd_b_addr[20] => sdram_rd_addr.DATAA
sdram_rd_b_addr[20] => sdram_rd_addr.DATAB
sdram_rd_b_addr[21] => sdram_rd_addr.DATAA
sdram_rd_b_addr[21] => sdram_rd_addr.DATAA
sdram_rd_b_addr[21] => sdram_rd_addr.DATAB
sdram_rd_b_addr[22] => sdram_rd_addr.DATAA
sdram_rd_b_addr[22] => sdram_rd_addr.DATAB
sdram_rd_b_addr[23] => sdram_rd_addr.DATAA
sdram_rd_b_addr[23] => sdram_rd_addr.DATAB
sdram_rd_e_addr[0] => Add2.IN48
sdram_rd_e_addr[1] => Add2.IN47
sdram_rd_e_addr[2] => Add2.IN46
sdram_rd_e_addr[3] => Add2.IN45
sdram_rd_e_addr[4] => Add2.IN44
sdram_rd_e_addr[5] => Add2.IN43
sdram_rd_e_addr[6] => Add2.IN42
sdram_rd_e_addr[7] => Add2.IN41
sdram_rd_e_addr[8] => Add2.IN40
sdram_rd_e_addr[9] => Add2.IN39
sdram_rd_e_addr[10] => Add2.IN38
sdram_rd_e_addr[11] => Add2.IN37
sdram_rd_e_addr[12] => Add2.IN36
sdram_rd_e_addr[13] => Add2.IN35
sdram_rd_e_addr[14] => Add2.IN34
sdram_rd_e_addr[15] => Add2.IN33
sdram_rd_e_addr[16] => Add2.IN32
sdram_rd_e_addr[17] => Add2.IN31
sdram_rd_e_addr[18] => Add2.IN30
sdram_rd_e_addr[19] => Add2.IN29
sdram_rd_e_addr[20] => Add2.IN28
sdram_rd_e_addr[21] => Add2.IN27
sdram_rd_e_addr[22] => Add2.IN26
sdram_rd_e_addr[23] => Add2.IN25
rd_burst_len[0] => Add3.IN24
rd_burst_len[0] => LessThan5.IN10
rd_burst_len[0] => Add2.IN24
rd_burst_len[1] => Add3.IN23
rd_burst_len[1] => LessThan5.IN9
rd_burst_len[1] => Add2.IN23
rd_burst_len[2] => Add3.IN22
rd_burst_len[2] => LessThan5.IN8
rd_burst_len[2] => Add2.IN22
rd_burst_len[3] => Add3.IN21
rd_burst_len[3] => LessThan5.IN7
rd_burst_len[3] => Add2.IN21
rd_burst_len[4] => Add3.IN20
rd_burst_len[4] => LessThan5.IN6
rd_burst_len[4] => Add2.IN20
rd_burst_len[5] => Add3.IN19
rd_burst_len[5] => LessThan5.IN5
rd_burst_len[5] => Add2.IN19
rd_burst_len[6] => Add3.IN18
rd_burst_len[6] => LessThan5.IN4
rd_burst_len[6] => Add2.IN18
rd_burst_len[7] => Add3.IN17
rd_burst_len[7] => LessThan5.IN3
rd_burst_len[7] => Add2.IN17
rd_burst_len[8] => Add3.IN16
rd_burst_len[8] => LessThan5.IN2
rd_burst_len[8] => Add2.IN16
rd_burst_len[9] => Add3.IN15
rd_burst_len[9] => LessThan5.IN1
rd_burst_len[9] => Add2.IN15
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => comb.IN1
rd_fifo_rd_data[0] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[1] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[2] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[3] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[4] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[5] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[6] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[7] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[8] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[9] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[10] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[11] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[12] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[13] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[14] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[15] <= fifo_data:rd_fifo_data.q
rd_fifo_num[0] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[1] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[2] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[3] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[4] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[5] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[6] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[7] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[8] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[9] <= fifo_data:rd_fifo_data.wrusedw
read_valid => always5.IN1
init_end => sdram_wr_req.OUTPUTSELECT
init_end => sdram_rd_req.OUTPUTSELECT
pingpang_en => always2.IN1
pingpang_en => always3.IN1
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_wr_ack => sdram_wr_ack.IN1
sdram_wr_req <= sdram_wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[0] <= sdram_wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[1] <= sdram_wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[2] <= sdram_wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[3] <= sdram_wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[4] <= sdram_wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[5] <= sdram_wr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[6] <= sdram_wr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[7] <= sdram_wr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[8] <= sdram_wr_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[9] <= sdram_wr_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[10] <= sdram_wr_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[11] <= sdram_wr_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[12] <= sdram_wr_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[13] <= sdram_wr_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[14] <= sdram_wr_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[15] <= sdram_wr_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[16] <= sdram_wr_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[17] <= sdram_wr_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[18] <= sdram_wr_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[19] <= sdram_wr_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[20] <= sdram_wr_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[21] <= sdram_wr_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[22] <= sdram_wr_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[23] <= sdram_wr_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_in[0] <= fifo_data:wr_fifo_data.q
sdram_data_in[1] <= fifo_data:wr_fifo_data.q
sdram_data_in[2] <= fifo_data:wr_fifo_data.q
sdram_data_in[3] <= fifo_data:wr_fifo_data.q
sdram_data_in[4] <= fifo_data:wr_fifo_data.q
sdram_data_in[5] <= fifo_data:wr_fifo_data.q
sdram_data_in[6] <= fifo_data:wr_fifo_data.q
sdram_data_in[7] <= fifo_data:wr_fifo_data.q
sdram_data_in[8] <= fifo_data:wr_fifo_data.q
sdram_data_in[9] <= fifo_data:wr_fifo_data.q
sdram_data_in[10] <= fifo_data:wr_fifo_data.q
sdram_data_in[11] <= fifo_data:wr_fifo_data.q
sdram_data_in[12] <= fifo_data:wr_fifo_data.q
sdram_data_in[13] <= fifo_data:wr_fifo_data.q
sdram_data_in[14] <= fifo_data:wr_fifo_data.q
sdram_data_in[15] <= fifo_data:wr_fifo_data.q
sdram_rd_ack => sdram_rd_ack.IN1
sdram_data_out[0] => sdram_data_out[0].IN1
sdram_data_out[1] => sdram_data_out[1].IN1
sdram_data_out[2] => sdram_data_out[2].IN1
sdram_data_out[3] => sdram_data_out[3].IN1
sdram_data_out[4] => sdram_data_out[4].IN1
sdram_data_out[5] => sdram_data_out[5].IN1
sdram_data_out[6] => sdram_data_out[6].IN1
sdram_data_out[7] => sdram_data_out[7].IN1
sdram_data_out[8] => sdram_data_out[8].IN1
sdram_data_out[9] => sdram_data_out[9].IN1
sdram_data_out[10] => sdram_data_out[10].IN1
sdram_data_out[11] => sdram_data_out[11].IN1
sdram_data_out[12] => sdram_data_out[12].IN1
sdram_data_out[13] => sdram_data_out[13].IN1
sdram_data_out[14] => sdram_data_out[14].IN1
sdram_data_out[15] => sdram_data_out[15].IN1
sdram_rd_req <= sdram_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[0] <= sdram_rd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[1] <= sdram_rd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[2] <= sdram_rd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[3] <= sdram_rd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[4] <= sdram_rd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[5] <= sdram_rd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[6] <= sdram_rd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[7] <= sdram_rd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[8] <= sdram_rd_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[9] <= sdram_rd_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[10] <= sdram_rd_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[11] <= sdram_rd_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[12] <= sdram_rd_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[13] <= sdram_rd_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[14] <= sdram_rd_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[15] <= sdram_rd_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[16] <= sdram_rd_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[17] <= sdram_rd_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[18] <= sdram_rd_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[19] <= sdram_rd_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[20] <= sdram_rd_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[21] <= sdram_rd_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[22] <= sdram_rd_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[23] <= sdram_rd_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component
data[0] => dcfifo_3fk1:auto_generated.data[0]
data[1] => dcfifo_3fk1:auto_generated.data[1]
data[2] => dcfifo_3fk1:auto_generated.data[2]
data[3] => dcfifo_3fk1:auto_generated.data[3]
data[4] => dcfifo_3fk1:auto_generated.data[4]
data[5] => dcfifo_3fk1:auto_generated.data[5]
data[6] => dcfifo_3fk1:auto_generated.data[6]
data[7] => dcfifo_3fk1:auto_generated.data[7]
data[8] => dcfifo_3fk1:auto_generated.data[8]
data[9] => dcfifo_3fk1:auto_generated.data[9]
data[10] => dcfifo_3fk1:auto_generated.data[10]
data[11] => dcfifo_3fk1:auto_generated.data[11]
data[12] => dcfifo_3fk1:auto_generated.data[12]
data[13] => dcfifo_3fk1:auto_generated.data[13]
data[14] => dcfifo_3fk1:auto_generated.data[14]
data[15] => dcfifo_3fk1:auto_generated.data[15]
q[0] <= dcfifo_3fk1:auto_generated.q[0]
q[1] <= dcfifo_3fk1:auto_generated.q[1]
q[2] <= dcfifo_3fk1:auto_generated.q[2]
q[3] <= dcfifo_3fk1:auto_generated.q[3]
q[4] <= dcfifo_3fk1:auto_generated.q[4]
q[5] <= dcfifo_3fk1:auto_generated.q[5]
q[6] <= dcfifo_3fk1:auto_generated.q[6]
q[7] <= dcfifo_3fk1:auto_generated.q[7]
q[8] <= dcfifo_3fk1:auto_generated.q[8]
q[9] <= dcfifo_3fk1:auto_generated.q[9]
q[10] <= dcfifo_3fk1:auto_generated.q[10]
q[11] <= dcfifo_3fk1:auto_generated.q[11]
q[12] <= dcfifo_3fk1:auto_generated.q[12]
q[13] <= dcfifo_3fk1:auto_generated.q[13]
q[14] <= dcfifo_3fk1:auto_generated.q[14]
q[15] <= dcfifo_3fk1:auto_generated.q[15]
rdclk => dcfifo_3fk1:auto_generated.rdclk
rdreq => dcfifo_3fk1:auto_generated.rdreq
wrclk => dcfifo_3fk1:auto_generated.wrclk
wrreq => dcfifo_3fk1:auto_generated.wrreq
aclr => dcfifo_3fk1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_3fk1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_3fk1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_3fk1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_3fk1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_3fk1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_3fk1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_3fk1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_3fk1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_3fk1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_3fk1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_3fk1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_3fk1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_3fk1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_3fk1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_3fk1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_3fk1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_3fk1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_3fk1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_3fk1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_3fk1:auto_generated.wrusedw[9]


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_em31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_em31:fifo_ram.data_a[0]
data[1] => altsyncram_em31:fifo_ram.data_a[1]
data[2] => altsyncram_em31:fifo_ram.data_a[2]
data[3] => altsyncram_em31:fifo_ram.data_a[3]
data[4] => altsyncram_em31:fifo_ram.data_a[4]
data[5] => altsyncram_em31:fifo_ram.data_a[5]
data[6] => altsyncram_em31:fifo_ram.data_a[6]
data[7] => altsyncram_em31:fifo_ram.data_a[7]
data[8] => altsyncram_em31:fifo_ram.data_a[8]
data[9] => altsyncram_em31:fifo_ram.data_a[9]
data[10] => altsyncram_em31:fifo_ram.data_a[10]
data[11] => altsyncram_em31:fifo_ram.data_a[11]
data[12] => altsyncram_em31:fifo_ram.data_a[12]
data[13] => altsyncram_em31:fifo_ram.data_a[13]
data[14] => altsyncram_em31:fifo_ram.data_a[14]
data[15] => altsyncram_em31:fifo_ram.data_a[15]
q[0] <= altsyncram_em31:fifo_ram.q_b[0]
q[1] <= altsyncram_em31:fifo_ram.q_b[1]
q[2] <= altsyncram_em31:fifo_ram.q_b[2]
q[3] <= altsyncram_em31:fifo_ram.q_b[3]
q[4] <= altsyncram_em31:fifo_ram.q_b[4]
q[5] <= altsyncram_em31:fifo_ram.q_b[5]
q[6] <= altsyncram_em31:fifo_ram.q_b[6]
q[7] <= altsyncram_em31:fifo_ram.q_b[7]
q[8] <= altsyncram_em31:fifo_ram.q_b[8]
q[9] <= altsyncram_em31:fifo_ram.q_b[9]
q[10] <= altsyncram_em31:fifo_ram.q_b[10]
q[11] <= altsyncram_em31:fifo_ram.q_b[11]
q[12] <= altsyncram_em31:fifo_ram.q_b[12]
q[13] <= altsyncram_em31:fifo_ram.q_b[13]
q[14] <= altsyncram_em31:fifo_ram.q_b[14]
q[15] <= altsyncram_em31:fifo_ram.q_b[15]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_em31:fifo_ram.clock1
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_em31:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_se9:dffpipe5.clock
clrn => dffpipe_se9:dffpipe5.clrn
d[0] => dffpipe_se9:dffpipe5.d[0]
d[1] => dffpipe_se9:dffpipe5.d[1]
d[2] => dffpipe_se9:dffpipe5.d[2]
d[3] => dffpipe_se9:dffpipe5.d[3]
d[4] => dffpipe_se9:dffpipe5.d[4]
d[5] => dffpipe_se9:dffpipe5.d[5]
d[6] => dffpipe_se9:dffpipe5.d[6]
d[7] => dffpipe_se9:dffpipe5.d[7]
d[8] => dffpipe_se9:dffpipe5.d[8]
d[9] => dffpipe_se9:dffpipe5.d[9]
d[10] => dffpipe_se9:dffpipe5.d[10]
q[0] <= dffpipe_se9:dffpipe5.q[0]
q[1] <= dffpipe_se9:dffpipe5.q[1]
q[2] <= dffpipe_se9:dffpipe5.q[2]
q[3] <= dffpipe_se9:dffpipe5.q[3]
q[4] <= dffpipe_se9:dffpipe5.q[4]
q[5] <= dffpipe_se9:dffpipe5.q[5]
q[6] <= dffpipe_se9:dffpipe5.q[6]
q[7] <= dffpipe_se9:dffpipe5.q[7]
q[8] <= dffpipe_se9:dffpipe5.q[8]
q[9] <= dffpipe_se9:dffpipe5.q[9]
q[10] <= dffpipe_se9:dffpipe5.q[10]


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[10].ACLR
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
d[10] => dffe6a[10].IN0
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe6a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_te9:dffpipe7.clock
clrn => dffpipe_te9:dffpipe7.clrn
d[0] => dffpipe_te9:dffpipe7.d[0]
d[1] => dffpipe_te9:dffpipe7.d[1]
d[2] => dffpipe_te9:dffpipe7.d[2]
d[3] => dffpipe_te9:dffpipe7.d[3]
d[4] => dffpipe_te9:dffpipe7.d[4]
d[5] => dffpipe_te9:dffpipe7.d[5]
d[6] => dffpipe_te9:dffpipe7.d[6]
d[7] => dffpipe_te9:dffpipe7.d[7]
d[8] => dffpipe_te9:dffpipe7.d[8]
d[9] => dffpipe_te9:dffpipe7.d[9]
d[10] => dffpipe_te9:dffpipe7.d[10]
q[0] <= dffpipe_te9:dffpipe7.q[0]
q[1] <= dffpipe_te9:dffpipe7.q[1]
q[2] <= dffpipe_te9:dffpipe7.q[2]
q[3] <= dffpipe_te9:dffpipe7.q[3]
q[4] <= dffpipe_te9:dffpipe7.q[4]
q[5] <= dffpipe_te9:dffpipe7.q[5]
q[6] <= dffpipe_te9:dffpipe7.q[6]
q[7] <= dffpipe_te9:dffpipe7.q[7]
q[8] <= dffpipe_te9:dffpipe7.q[8]
q[9] <= dffpipe_te9:dffpipe7.q[9]
q[10] <= dffpipe_te9:dffpipe7.q[10]


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[10].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
d[0] => dffe8a[0].IN0
d[1] => dffe8a[1].IN0
d[2] => dffe8a[2].IN0
d[3] => dffe8a[3].IN0
d[4] => dffe8a[4].IN0
d[5] => dffe8a[5].IN0
d[6] => dffe8a[6].IN0
d[7] => dffe8a[7].IN0
d[8] => dffe8a[8].IN0
d[9] => dffe8a[9].IN0
d[10] => dffe8a[10].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component
data[0] => dcfifo_3fk1:auto_generated.data[0]
data[1] => dcfifo_3fk1:auto_generated.data[1]
data[2] => dcfifo_3fk1:auto_generated.data[2]
data[3] => dcfifo_3fk1:auto_generated.data[3]
data[4] => dcfifo_3fk1:auto_generated.data[4]
data[5] => dcfifo_3fk1:auto_generated.data[5]
data[6] => dcfifo_3fk1:auto_generated.data[6]
data[7] => dcfifo_3fk1:auto_generated.data[7]
data[8] => dcfifo_3fk1:auto_generated.data[8]
data[9] => dcfifo_3fk1:auto_generated.data[9]
data[10] => dcfifo_3fk1:auto_generated.data[10]
data[11] => dcfifo_3fk1:auto_generated.data[11]
data[12] => dcfifo_3fk1:auto_generated.data[12]
data[13] => dcfifo_3fk1:auto_generated.data[13]
data[14] => dcfifo_3fk1:auto_generated.data[14]
data[15] => dcfifo_3fk1:auto_generated.data[15]
q[0] <= dcfifo_3fk1:auto_generated.q[0]
q[1] <= dcfifo_3fk1:auto_generated.q[1]
q[2] <= dcfifo_3fk1:auto_generated.q[2]
q[3] <= dcfifo_3fk1:auto_generated.q[3]
q[4] <= dcfifo_3fk1:auto_generated.q[4]
q[5] <= dcfifo_3fk1:auto_generated.q[5]
q[6] <= dcfifo_3fk1:auto_generated.q[6]
q[7] <= dcfifo_3fk1:auto_generated.q[7]
q[8] <= dcfifo_3fk1:auto_generated.q[8]
q[9] <= dcfifo_3fk1:auto_generated.q[9]
q[10] <= dcfifo_3fk1:auto_generated.q[10]
q[11] <= dcfifo_3fk1:auto_generated.q[11]
q[12] <= dcfifo_3fk1:auto_generated.q[12]
q[13] <= dcfifo_3fk1:auto_generated.q[13]
q[14] <= dcfifo_3fk1:auto_generated.q[14]
q[15] <= dcfifo_3fk1:auto_generated.q[15]
rdclk => dcfifo_3fk1:auto_generated.rdclk
rdreq => dcfifo_3fk1:auto_generated.rdreq
wrclk => dcfifo_3fk1:auto_generated.wrclk
wrreq => dcfifo_3fk1:auto_generated.wrreq
aclr => dcfifo_3fk1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_3fk1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_3fk1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_3fk1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_3fk1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_3fk1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_3fk1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_3fk1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_3fk1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_3fk1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_3fk1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_3fk1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_3fk1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_3fk1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_3fk1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_3fk1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_3fk1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_3fk1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_3fk1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_3fk1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_3fk1:auto_generated.wrusedw[9]


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_em31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_em31:fifo_ram.data_a[0]
data[1] => altsyncram_em31:fifo_ram.data_a[1]
data[2] => altsyncram_em31:fifo_ram.data_a[2]
data[3] => altsyncram_em31:fifo_ram.data_a[3]
data[4] => altsyncram_em31:fifo_ram.data_a[4]
data[5] => altsyncram_em31:fifo_ram.data_a[5]
data[6] => altsyncram_em31:fifo_ram.data_a[6]
data[7] => altsyncram_em31:fifo_ram.data_a[7]
data[8] => altsyncram_em31:fifo_ram.data_a[8]
data[9] => altsyncram_em31:fifo_ram.data_a[9]
data[10] => altsyncram_em31:fifo_ram.data_a[10]
data[11] => altsyncram_em31:fifo_ram.data_a[11]
data[12] => altsyncram_em31:fifo_ram.data_a[12]
data[13] => altsyncram_em31:fifo_ram.data_a[13]
data[14] => altsyncram_em31:fifo_ram.data_a[14]
data[15] => altsyncram_em31:fifo_ram.data_a[15]
q[0] <= altsyncram_em31:fifo_ram.q_b[0]
q[1] <= altsyncram_em31:fifo_ram.q_b[1]
q[2] <= altsyncram_em31:fifo_ram.q_b[2]
q[3] <= altsyncram_em31:fifo_ram.q_b[3]
q[4] <= altsyncram_em31:fifo_ram.q_b[4]
q[5] <= altsyncram_em31:fifo_ram.q_b[5]
q[6] <= altsyncram_em31:fifo_ram.q_b[6]
q[7] <= altsyncram_em31:fifo_ram.q_b[7]
q[8] <= altsyncram_em31:fifo_ram.q_b[8]
q[9] <= altsyncram_em31:fifo_ram.q_b[9]
q[10] <= altsyncram_em31:fifo_ram.q_b[10]
q[11] <= altsyncram_em31:fifo_ram.q_b[11]
q[12] <= altsyncram_em31:fifo_ram.q_b[12]
q[13] <= altsyncram_em31:fifo_ram.q_b[13]
q[14] <= altsyncram_em31:fifo_ram.q_b[14]
q[15] <= altsyncram_em31:fifo_ram.q_b[15]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_em31:fifo_ram.clock1
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_em31:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_se9:dffpipe5.clock
clrn => dffpipe_se9:dffpipe5.clrn
d[0] => dffpipe_se9:dffpipe5.d[0]
d[1] => dffpipe_se9:dffpipe5.d[1]
d[2] => dffpipe_se9:dffpipe5.d[2]
d[3] => dffpipe_se9:dffpipe5.d[3]
d[4] => dffpipe_se9:dffpipe5.d[4]
d[5] => dffpipe_se9:dffpipe5.d[5]
d[6] => dffpipe_se9:dffpipe5.d[6]
d[7] => dffpipe_se9:dffpipe5.d[7]
d[8] => dffpipe_se9:dffpipe5.d[8]
d[9] => dffpipe_se9:dffpipe5.d[9]
d[10] => dffpipe_se9:dffpipe5.d[10]
q[0] <= dffpipe_se9:dffpipe5.q[0]
q[1] <= dffpipe_se9:dffpipe5.q[1]
q[2] <= dffpipe_se9:dffpipe5.q[2]
q[3] <= dffpipe_se9:dffpipe5.q[3]
q[4] <= dffpipe_se9:dffpipe5.q[4]
q[5] <= dffpipe_se9:dffpipe5.q[5]
q[6] <= dffpipe_se9:dffpipe5.q[6]
q[7] <= dffpipe_se9:dffpipe5.q[7]
q[8] <= dffpipe_se9:dffpipe5.q[8]
q[9] <= dffpipe_se9:dffpipe5.q[9]
q[10] <= dffpipe_se9:dffpipe5.q[10]


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[10].ACLR
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
d[10] => dffe6a[10].IN0
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe6a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_te9:dffpipe7.clock
clrn => dffpipe_te9:dffpipe7.clrn
d[0] => dffpipe_te9:dffpipe7.d[0]
d[1] => dffpipe_te9:dffpipe7.d[1]
d[2] => dffpipe_te9:dffpipe7.d[2]
d[3] => dffpipe_te9:dffpipe7.d[3]
d[4] => dffpipe_te9:dffpipe7.d[4]
d[5] => dffpipe_te9:dffpipe7.d[5]
d[6] => dffpipe_te9:dffpipe7.d[6]
d[7] => dffpipe_te9:dffpipe7.d[7]
d[8] => dffpipe_te9:dffpipe7.d[8]
d[9] => dffpipe_te9:dffpipe7.d[9]
d[10] => dffpipe_te9:dffpipe7.d[10]
q[0] <= dffpipe_te9:dffpipe7.q[0]
q[1] <= dffpipe_te9:dffpipe7.q[1]
q[2] <= dffpipe_te9:dffpipe7.q[2]
q[3] <= dffpipe_te9:dffpipe7.q[3]
q[4] <= dffpipe_te9:dffpipe7.q[4]
q[5] <= dffpipe_te9:dffpipe7.q[5]
q[6] <= dffpipe_te9:dffpipe7.q[6]
q[7] <= dffpipe_te9:dffpipe7.q[7]
q[8] <= dffpipe_te9:dffpipe7.q[8]
q[9] <= dffpipe_te9:dffpipe7.q[9]
q[10] <= dffpipe_te9:dffpipe7.q[10]


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[10].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
d[0] => dffe8a[0].IN0
d[1] => dffe8a[1].IN0
d[2] => dffe8a[2].IN0
d[3] => dffe8a[3].IN0
d[4] => dffe8a[4].IN0
d[5] => dffe8a[5].IN0
d[6] => dffe8a[6].IN0
d[7] => dffe8a[7].IN0
d[8] => dffe8a[8].IN0
d[9] => dffe8a[9].IN0
d[10] => dffe8a[10].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst
sys_clk => sys_clk.IN5
sys_rst_n => sys_rst_n.IN5
sdram_wr_req => sdram_wr_req.IN1
sdram_wr_addr[0] => sdram_wr_addr[0].IN1
sdram_wr_addr[1] => sdram_wr_addr[1].IN1
sdram_wr_addr[2] => sdram_wr_addr[2].IN1
sdram_wr_addr[3] => sdram_wr_addr[3].IN1
sdram_wr_addr[4] => sdram_wr_addr[4].IN1
sdram_wr_addr[5] => sdram_wr_addr[5].IN1
sdram_wr_addr[6] => sdram_wr_addr[6].IN1
sdram_wr_addr[7] => sdram_wr_addr[7].IN1
sdram_wr_addr[8] => sdram_wr_addr[8].IN1
sdram_wr_addr[9] => sdram_wr_addr[9].IN1
sdram_wr_addr[10] => sdram_wr_addr[10].IN1
sdram_wr_addr[11] => sdram_wr_addr[11].IN1
sdram_wr_addr[12] => sdram_wr_addr[12].IN1
sdram_wr_addr[13] => sdram_wr_addr[13].IN1
sdram_wr_addr[14] => sdram_wr_addr[14].IN1
sdram_wr_addr[15] => sdram_wr_addr[15].IN1
sdram_wr_addr[16] => sdram_wr_addr[16].IN1
sdram_wr_addr[17] => sdram_wr_addr[17].IN1
sdram_wr_addr[18] => sdram_wr_addr[18].IN1
sdram_wr_addr[19] => sdram_wr_addr[19].IN1
sdram_wr_addr[20] => sdram_wr_addr[20].IN1
sdram_wr_addr[21] => sdram_wr_addr[21].IN1
sdram_wr_addr[22] => sdram_wr_addr[22].IN1
sdram_wr_addr[23] => sdram_wr_addr[23].IN1
wr_burst_len[0] => wr_burst_len[0].IN1
wr_burst_len[1] => wr_burst_len[1].IN1
wr_burst_len[2] => wr_burst_len[2].IN1
wr_burst_len[3] => wr_burst_len[3].IN1
wr_burst_len[4] => wr_burst_len[4].IN1
wr_burst_len[5] => wr_burst_len[5].IN1
wr_burst_len[6] => wr_burst_len[6].IN1
wr_burst_len[7] => wr_burst_len[7].IN1
wr_burst_len[8] => wr_burst_len[8].IN1
wr_burst_len[9] => wr_burst_len[9].IN1
sdram_data_in[0] => sdram_data_in[0].IN1
sdram_data_in[1] => sdram_data_in[1].IN1
sdram_data_in[2] => sdram_data_in[2].IN1
sdram_data_in[3] => sdram_data_in[3].IN1
sdram_data_in[4] => sdram_data_in[4].IN1
sdram_data_in[5] => sdram_data_in[5].IN1
sdram_data_in[6] => sdram_data_in[6].IN1
sdram_data_in[7] => sdram_data_in[7].IN1
sdram_data_in[8] => sdram_data_in[8].IN1
sdram_data_in[9] => sdram_data_in[9].IN1
sdram_data_in[10] => sdram_data_in[10].IN1
sdram_data_in[11] => sdram_data_in[11].IN1
sdram_data_in[12] => sdram_data_in[12].IN1
sdram_data_in[13] => sdram_data_in[13].IN1
sdram_data_in[14] => sdram_data_in[14].IN1
sdram_data_in[15] => sdram_data_in[15].IN1
sdram_wr_ack <= sdram_write:sdram_write_inst.wr_ack
sdram_rd_req => sdram_rd_req.IN1
sdram_rd_addr[0] => sdram_rd_addr[0].IN1
sdram_rd_addr[1] => sdram_rd_addr[1].IN1
sdram_rd_addr[2] => sdram_rd_addr[2].IN1
sdram_rd_addr[3] => sdram_rd_addr[3].IN1
sdram_rd_addr[4] => sdram_rd_addr[4].IN1
sdram_rd_addr[5] => sdram_rd_addr[5].IN1
sdram_rd_addr[6] => sdram_rd_addr[6].IN1
sdram_rd_addr[7] => sdram_rd_addr[7].IN1
sdram_rd_addr[8] => sdram_rd_addr[8].IN1
sdram_rd_addr[9] => sdram_rd_addr[9].IN1
sdram_rd_addr[10] => sdram_rd_addr[10].IN1
sdram_rd_addr[11] => sdram_rd_addr[11].IN1
sdram_rd_addr[12] => sdram_rd_addr[12].IN1
sdram_rd_addr[13] => sdram_rd_addr[13].IN1
sdram_rd_addr[14] => sdram_rd_addr[14].IN1
sdram_rd_addr[15] => sdram_rd_addr[15].IN1
sdram_rd_addr[16] => sdram_rd_addr[16].IN1
sdram_rd_addr[17] => sdram_rd_addr[17].IN1
sdram_rd_addr[18] => sdram_rd_addr[18].IN1
sdram_rd_addr[19] => sdram_rd_addr[19].IN1
sdram_rd_addr[20] => sdram_rd_addr[20].IN1
sdram_rd_addr[21] => sdram_rd_addr[21].IN1
sdram_rd_addr[22] => sdram_rd_addr[22].IN1
sdram_rd_addr[23] => sdram_rd_addr[23].IN1
rd_burst_len[0] => rd_burst_len[0].IN1
rd_burst_len[1] => rd_burst_len[1].IN1
rd_burst_len[2] => rd_burst_len[2].IN1
rd_burst_len[3] => rd_burst_len[3].IN1
rd_burst_len[4] => rd_burst_len[4].IN1
rd_burst_len[5] => rd_burst_len[5].IN1
rd_burst_len[6] => rd_burst_len[6].IN1
rd_burst_len[7] => rd_burst_len[7].IN1
rd_burst_len[8] => rd_burst_len[8].IN1
rd_burst_len[9] => rd_burst_len[9].IN1
sdram_data_out[0] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[1] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[2] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[3] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[4] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[5] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[6] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[7] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[8] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[9] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[10] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[11] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[12] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[13] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[14] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[15] <= sdram_read:sdram_read_inst.rd_sdram_data
init_end <= init_end.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack <= sdram_read:sdram_read_inst.rd_ack
sdram_cke <= sdram_arbit:sdram_arbit_inst.sdram_cke
sdram_cs_n <= sdram_arbit:sdram_arbit_inst.sdram_cs_n
sdram_ras_n <= sdram_arbit:sdram_arbit_inst.sdram_ras_n
sdram_cas_n <= sdram_arbit:sdram_arbit_inst.sdram_cas_n
sdram_we_n <= sdram_arbit:sdram_arbit_inst.sdram_we_n
sdram_ba[0] <= sdram_arbit:sdram_arbit_inst.sdram_ba
sdram_ba[1] <= sdram_arbit:sdram_arbit_inst.sdram_ba
sdram_addr[0] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[1] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[2] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[3] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[4] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[5] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[6] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[7] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[8] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[9] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[10] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[11] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[12] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_dq[0] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[0] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[1] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[1] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[2] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[2] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[3] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[3] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[4] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[4] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[5] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[5] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[6] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[6] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[7] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[7] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[8] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[8] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[9] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[9] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[10] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[10] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[11] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[11] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[12] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[12] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[13] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[13] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[14] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[14] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[15] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[15] <> sdram_read:sdram_read_inst.rd_data


|ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst
sys_clk => init_addr[0]~reg0.CLK
sys_clk => init_addr[1]~reg0.CLK
sys_clk => init_addr[2]~reg0.CLK
sys_clk => init_addr[3]~reg0.CLK
sys_clk => init_addr[4]~reg0.CLK
sys_clk => init_addr[5]~reg0.CLK
sys_clk => init_addr[6]~reg0.CLK
sys_clk => init_addr[7]~reg0.CLK
sys_clk => init_addr[8]~reg0.CLK
sys_clk => init_addr[9]~reg0.CLK
sys_clk => init_addr[10]~reg0.CLK
sys_clk => init_addr[11]~reg0.CLK
sys_clk => init_addr[12]~reg0.CLK
sys_clk => init_ba[0]~reg0.CLK
sys_clk => init_ba[1]~reg0.CLK
sys_clk => init_cmd[0]~reg0.CLK
sys_clk => init_cmd[1]~reg0.CLK
sys_clk => init_cmd[2]~reg0.CLK
sys_clk => init_cmd[3]~reg0.CLK
sys_clk => cnt_init_aref[0].CLK
sys_clk => cnt_init_aref[1].CLK
sys_clk => cnt_init_aref[2].CLK
sys_clk => cnt_init_aref[3].CLK
sys_clk => cnt_clk[0].CLK
sys_clk => cnt_clk[1].CLK
sys_clk => cnt_clk[2].CLK
sys_clk => cnt_200us[0].CLK
sys_clk => cnt_200us[1].CLK
sys_clk => cnt_200us[2].CLK
sys_clk => cnt_200us[3].CLK
sys_clk => cnt_200us[4].CLK
sys_clk => cnt_200us[5].CLK
sys_clk => cnt_200us[6].CLK
sys_clk => cnt_200us[7].CLK
sys_clk => cnt_200us[8].CLK
sys_clk => cnt_200us[9].CLK
sys_clk => cnt_200us[10].CLK
sys_clk => cnt_200us[11].CLK
sys_clk => cnt_200us[12].CLK
sys_clk => cnt_200us[13].CLK
sys_clk => cnt_200us[14].CLK
sys_clk => init_state~1.DATAIN
sys_rst_n => init_addr[0]~reg0.PRESET
sys_rst_n => init_addr[1]~reg0.PRESET
sys_rst_n => init_addr[2]~reg0.PRESET
sys_rst_n => init_addr[3]~reg0.PRESET
sys_rst_n => init_addr[4]~reg0.PRESET
sys_rst_n => init_addr[5]~reg0.PRESET
sys_rst_n => init_addr[6]~reg0.PRESET
sys_rst_n => init_addr[7]~reg0.PRESET
sys_rst_n => init_addr[8]~reg0.PRESET
sys_rst_n => init_addr[9]~reg0.PRESET
sys_rst_n => init_addr[10]~reg0.PRESET
sys_rst_n => init_addr[11]~reg0.PRESET
sys_rst_n => init_addr[12]~reg0.PRESET
sys_rst_n => init_ba[0]~reg0.PRESET
sys_rst_n => init_ba[1]~reg0.PRESET
sys_rst_n => init_cmd[0]~reg0.PRESET
sys_rst_n => init_cmd[1]~reg0.PRESET
sys_rst_n => init_cmd[2]~reg0.PRESET
sys_rst_n => init_cmd[3]~reg0.ACLR
sys_rst_n => cnt_200us[0].ACLR
sys_rst_n => cnt_200us[1].ACLR
sys_rst_n => cnt_200us[2].ACLR
sys_rst_n => cnt_200us[3].ACLR
sys_rst_n => cnt_200us[4].ACLR
sys_rst_n => cnt_200us[5].ACLR
sys_rst_n => cnt_200us[6].ACLR
sys_rst_n => cnt_200us[7].ACLR
sys_rst_n => cnt_200us[8].ACLR
sys_rst_n => cnt_200us[9].ACLR
sys_rst_n => cnt_200us[10].ACLR
sys_rst_n => cnt_200us[11].ACLR
sys_rst_n => cnt_200us[12].ACLR
sys_rst_n => cnt_200us[13].ACLR
sys_rst_n => cnt_200us[14].ACLR
sys_rst_n => cnt_clk[0].ACLR
sys_rst_n => cnt_clk[1].ACLR
sys_rst_n => cnt_clk[2].ACLR
sys_rst_n => cnt_init_aref[0].ACLR
sys_rst_n => cnt_init_aref[1].ACLR
sys_rst_n => cnt_init_aref[2].ACLR
sys_rst_n => cnt_init_aref[3].ACLR
sys_rst_n => init_state~3.DATAIN
init_cmd[0] <= init_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_cmd[1] <= init_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_cmd[2] <= init_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_cmd[3] <= init_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_ba[0] <= init_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_ba[1] <= init_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[0] <= init_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[1] <= init_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[2] <= init_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[3] <= init_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[4] <= init_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[5] <= init_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[6] <= init_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[7] <= init_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[8] <= init_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[9] <= init_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[10] <= init_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[11] <= init_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[12] <= init_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_end <= init_end.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst
sys_clk => rd_en~reg0.CLK
sys_clk => wr_en~reg0.CLK
sys_clk => aref_en~reg0.CLK
sys_clk => state~2.DATAIN
sys_rst_n => aref_en~reg0.ACLR
sys_rst_n => wr_en~reg0.ACLR
sys_rst_n => rd_en~reg0.ACLR
sys_rst_n => state~4.DATAIN
init_cmd[0] => Selector7.IN2
init_cmd[1] => Selector6.IN2
init_cmd[2] => Selector5.IN2
init_cmd[3] => Selector4.IN2
init_end => Selector0.IN1
init_end => state.DATAB
init_ba[0] => Selector9.IN2
init_ba[1] => Selector8.IN2
init_addr[0] => Selector22.IN2
init_addr[1] => Selector21.IN2
init_addr[2] => Selector20.IN2
init_addr[3] => Selector19.IN2
init_addr[4] => Selector18.IN2
init_addr[5] => Selector17.IN2
init_addr[6] => Selector16.IN2
init_addr[7] => Selector15.IN2
init_addr[8] => Selector14.IN2
init_addr[9] => Selector13.IN2
init_addr[10] => Selector12.IN2
init_addr[11] => Selector11.IN2
init_addr[12] => Selector10.IN2
aref_req => state.OUTPUTSELECT
aref_req => state.OUTPUTSELECT
aref_req => state.OUTPUTSELECT
aref_req => always1.IN0
aref_req => Selector1.IN3
aref_req => always2.IN0
aref_end => aref_en.OUTPUTSELECT
aref_end => Selector0.IN2
aref_end => Selector1.IN1
aref_cmd[0] => Selector7.IN3
aref_cmd[1] => Selector6.IN3
aref_cmd[2] => Selector5.IN3
aref_cmd[3] => Selector4.IN3
aref_ba[0] => Selector9.IN3
aref_ba[1] => Selector8.IN3
aref_addr[0] => Selector22.IN3
aref_addr[1] => Selector21.IN3
aref_addr[2] => Selector20.IN3
aref_addr[3] => Selector19.IN3
aref_addr[4] => Selector18.IN3
aref_addr[5] => Selector17.IN3
aref_addr[6] => Selector16.IN3
aref_addr[7] => Selector15.IN3
aref_addr[8] => Selector14.IN3
aref_addr[9] => Selector13.IN3
aref_addr[10] => Selector12.IN3
aref_addr[11] => Selector11.IN3
aref_addr[12] => Selector10.IN3
wr_req => state.OUTPUTSELECT
wr_req => state.OUTPUTSELECT
wr_req => always2.IN1
wr_req => state.DATAA
wr_ba[0] => Selector9.IN4
wr_ba[1] => Selector8.IN4
wr_data[0] => sdram_dq[0].DATAIN
wr_data[1] => sdram_dq[1].DATAIN
wr_data[2] => sdram_dq[2].DATAIN
wr_data[3] => sdram_dq[3].DATAIN
wr_data[4] => sdram_dq[4].DATAIN
wr_data[5] => sdram_dq[5].DATAIN
wr_data[6] => sdram_dq[6].DATAIN
wr_data[7] => sdram_dq[7].DATAIN
wr_data[8] => sdram_dq[8].DATAIN
wr_data[9] => sdram_dq[9].DATAIN
wr_data[10] => sdram_dq[10].DATAIN
wr_data[11] => sdram_dq[11].DATAIN
wr_data[12] => sdram_dq[12].DATAIN
wr_data[13] => sdram_dq[13].DATAIN
wr_data[14] => sdram_dq[14].DATAIN
wr_data[15] => sdram_dq[15].DATAIN
wr_end => wr_en.OUTPUTSELECT
wr_end => Selector0.IN3
wr_end => Selector2.IN2
wr_cmd[0] => Selector7.IN4
wr_cmd[1] => Selector6.IN4
wr_cmd[2] => Selector5.IN4
wr_cmd[3] => Selector4.IN4
wr_addr[0] => Selector22.IN4
wr_addr[1] => Selector21.IN4
wr_addr[2] => Selector20.IN4
wr_addr[3] => Selector19.IN4
wr_addr[4] => Selector18.IN4
wr_addr[5] => Selector17.IN4
wr_addr[6] => Selector16.IN4
wr_addr[7] => Selector15.IN4
wr_addr[8] => Selector14.IN4
wr_addr[9] => Selector13.IN4
wr_addr[10] => Selector12.IN4
wr_addr[11] => Selector11.IN4
wr_addr[12] => Selector10.IN4
wr_sdram_en => sdram_dq[0].OE
wr_sdram_en => sdram_dq[1].OE
wr_sdram_en => sdram_dq[2].OE
wr_sdram_en => sdram_dq[3].OE
wr_sdram_en => sdram_dq[4].OE
wr_sdram_en => sdram_dq[5].OE
wr_sdram_en => sdram_dq[6].OE
wr_sdram_en => sdram_dq[7].OE
wr_sdram_en => sdram_dq[8].OE
wr_sdram_en => sdram_dq[9].OE
wr_sdram_en => sdram_dq[10].OE
wr_sdram_en => sdram_dq[11].OE
wr_sdram_en => sdram_dq[12].OE
wr_sdram_en => sdram_dq[13].OE
wr_sdram_en => sdram_dq[14].OE
wr_sdram_en => sdram_dq[15].OE
rd_req => always3.IN1
rd_req => state.DATAA
rd_req => state.DATAA
rd_end => rd_en.OUTPUTSELECT
rd_end => Selector0.IN4
rd_end => Selector3.IN2
rd_cmd[0] => Selector7.IN5
rd_cmd[1] => Selector6.IN5
rd_cmd[2] => Selector5.IN5
rd_cmd[3] => Selector4.IN5
rd_addr[0] => Selector22.IN5
rd_addr[1] => Selector21.IN5
rd_addr[2] => Selector20.IN5
rd_addr[3] => Selector19.IN5
rd_addr[4] => Selector18.IN5
rd_addr[5] => Selector17.IN5
rd_addr[6] => Selector16.IN5
rd_addr[7] => Selector15.IN5
rd_addr[8] => Selector14.IN5
rd_addr[9] => Selector13.IN5
rd_addr[10] => Selector12.IN5
rd_addr[11] => Selector11.IN5
rd_addr[12] => Selector10.IN5
rd_ba[0] => Selector9.IN5
rd_ba[1] => Selector8.IN5
aref_en <= aref_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en <= rd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= <VCC>
sdram_cs_n <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq[0] <> sdram_dq[0]
sdram_dq[1] <> sdram_dq[1]
sdram_dq[2] <> sdram_dq[2]
sdram_dq[3] <> sdram_dq[3]
sdram_dq[4] <> sdram_dq[4]
sdram_dq[5] <> sdram_dq[5]
sdram_dq[6] <> sdram_dq[6]
sdram_dq[7] <> sdram_dq[7]
sdram_dq[8] <> sdram_dq[8]
sdram_dq[9] <> sdram_dq[9]
sdram_dq[10] <> sdram_dq[10]
sdram_dq[11] <> sdram_dq[11]
sdram_dq[12] <> sdram_dq[12]
sdram_dq[13] <> sdram_dq[13]
sdram_dq[14] <> sdram_dq[14]
sdram_dq[15] <> sdram_dq[15]


|ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst
sys_clk => aref_addr[0]~reg0.CLK
sys_clk => aref_addr[1]~reg0.CLK
sys_clk => aref_addr[2]~reg0.CLK
sys_clk => aref_addr[3]~reg0.CLK
sys_clk => aref_addr[4]~reg0.CLK
sys_clk => aref_addr[5]~reg0.CLK
sys_clk => aref_addr[6]~reg0.CLK
sys_clk => aref_addr[7]~reg0.CLK
sys_clk => aref_addr[8]~reg0.CLK
sys_clk => aref_addr[9]~reg0.CLK
sys_clk => aref_addr[10]~reg0.CLK
sys_clk => aref_addr[11]~reg0.CLK
sys_clk => aref_addr[12]~reg0.CLK
sys_clk => aref_ba[0]~reg0.CLK
sys_clk => aref_ba[1]~reg0.CLK
sys_clk => aref_cmd[0]~reg0.CLK
sys_clk => aref_cmd[1]~reg0.CLK
sys_clk => aref_cmd[2]~reg0.CLK
sys_clk => aref_cmd[3]~reg0.CLK
sys_clk => cnt_aref_aref[0].CLK
sys_clk => cnt_aref_aref[1].CLK
sys_clk => cnt_clk[0].CLK
sys_clk => cnt_clk[1].CLK
sys_clk => cnt_clk[2].CLK
sys_clk => aref_req~reg0.CLK
sys_clk => cnt_aref[0].CLK
sys_clk => cnt_aref[1].CLK
sys_clk => cnt_aref[2].CLK
sys_clk => cnt_aref[3].CLK
sys_clk => cnt_aref[4].CLK
sys_clk => cnt_aref[5].CLK
sys_clk => cnt_aref[6].CLK
sys_clk => cnt_aref[7].CLK
sys_clk => cnt_aref[8].CLK
sys_clk => cnt_aref[9].CLK
sys_clk => aref_state~1.DATAIN
sys_rst_n => aref_addr[0]~reg0.PRESET
sys_rst_n => aref_addr[1]~reg0.PRESET
sys_rst_n => aref_addr[2]~reg0.PRESET
sys_rst_n => aref_addr[3]~reg0.PRESET
sys_rst_n => aref_addr[4]~reg0.PRESET
sys_rst_n => aref_addr[5]~reg0.PRESET
sys_rst_n => aref_addr[6]~reg0.PRESET
sys_rst_n => aref_addr[7]~reg0.PRESET
sys_rst_n => aref_addr[8]~reg0.PRESET
sys_rst_n => aref_addr[9]~reg0.PRESET
sys_rst_n => aref_addr[10]~reg0.PRESET
sys_rst_n => aref_addr[11]~reg0.PRESET
sys_rst_n => aref_addr[12]~reg0.PRESET
sys_rst_n => aref_ba[0]~reg0.PRESET
sys_rst_n => aref_ba[1]~reg0.PRESET
sys_rst_n => aref_cmd[0]~reg0.PRESET
sys_rst_n => aref_cmd[1]~reg0.PRESET
sys_rst_n => aref_cmd[2]~reg0.PRESET
sys_rst_n => aref_cmd[3]~reg0.ACLR
sys_rst_n => aref_req~reg0.ACLR
sys_rst_n => cnt_aref[0].ACLR
sys_rst_n => cnt_aref[1].ACLR
sys_rst_n => cnt_aref[2].ACLR
sys_rst_n => cnt_aref[3].ACLR
sys_rst_n => cnt_aref[4].ACLR
sys_rst_n => cnt_aref[5].ACLR
sys_rst_n => cnt_aref[6].ACLR
sys_rst_n => cnt_aref[7].ACLR
sys_rst_n => cnt_aref[8].ACLR
sys_rst_n => cnt_aref[9].ACLR
sys_rst_n => cnt_clk[0].ACLR
sys_rst_n => cnt_clk[1].ACLR
sys_rst_n => cnt_clk[2].ACLR
sys_rst_n => cnt_aref_aref[0].ACLR
sys_rst_n => cnt_aref_aref[1].ACLR
sys_rst_n => aref_state~3.DATAIN
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => always4.IN0
aref_en => always4.IN1
aref_req <= aref_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_cmd[0] <= aref_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_cmd[1] <= aref_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_cmd[2] <= aref_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_cmd[3] <= aref_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_ba[0] <= aref_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_ba[1] <= aref_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[0] <= aref_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[1] <= aref_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[2] <= aref_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[3] <= aref_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[4] <= aref_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[5] <= aref_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[6] <= aref_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[7] <= aref_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[8] <= aref_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[9] <= aref_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[10] <= aref_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[11] <= aref_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[12] <= aref_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_end <= aref_end.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst
sys_clk => wr_sdram_en~reg0.CLK
sys_clk => write_addr[0]~reg0.CLK
sys_clk => write_addr[1]~reg0.CLK
sys_clk => write_addr[2]~reg0.CLK
sys_clk => write_addr[3]~reg0.CLK
sys_clk => write_addr[4]~reg0.CLK
sys_clk => write_addr[5]~reg0.CLK
sys_clk => write_addr[6]~reg0.CLK
sys_clk => write_addr[7]~reg0.CLK
sys_clk => write_addr[8]~reg0.CLK
sys_clk => write_addr[9]~reg0.CLK
sys_clk => write_addr[10]~reg0.CLK
sys_clk => write_addr[11]~reg0.CLK
sys_clk => write_addr[12]~reg0.CLK
sys_clk => write_ba[0]~reg0.CLK
sys_clk => write_ba[1]~reg0.CLK
sys_clk => write_cmd[0]~reg0.CLK
sys_clk => write_cmd[1]~reg0.CLK
sys_clk => write_cmd[2]~reg0.CLK
sys_clk => write_cmd[3]~reg0.CLK
sys_clk => cnt_clk[0].CLK
sys_clk => cnt_clk[1].CLK
sys_clk => cnt_clk[2].CLK
sys_clk => cnt_clk[3].CLK
sys_clk => cnt_clk[4].CLK
sys_clk => cnt_clk[5].CLK
sys_clk => cnt_clk[6].CLK
sys_clk => cnt_clk[7].CLK
sys_clk => cnt_clk[8].CLK
sys_clk => cnt_clk[9].CLK
sys_clk => write_state~1.DATAIN
sys_rst_n => write_addr[0]~reg0.PRESET
sys_rst_n => write_addr[1]~reg0.PRESET
sys_rst_n => write_addr[2]~reg0.PRESET
sys_rst_n => write_addr[3]~reg0.PRESET
sys_rst_n => write_addr[4]~reg0.PRESET
sys_rst_n => write_addr[5]~reg0.PRESET
sys_rst_n => write_addr[6]~reg0.PRESET
sys_rst_n => write_addr[7]~reg0.PRESET
sys_rst_n => write_addr[8]~reg0.PRESET
sys_rst_n => write_addr[9]~reg0.PRESET
sys_rst_n => write_addr[10]~reg0.PRESET
sys_rst_n => write_addr[11]~reg0.PRESET
sys_rst_n => write_addr[12]~reg0.PRESET
sys_rst_n => write_ba[0]~reg0.PRESET
sys_rst_n => write_ba[1]~reg0.PRESET
sys_rst_n => write_cmd[0]~reg0.PRESET
sys_rst_n => write_cmd[1]~reg0.PRESET
sys_rst_n => write_cmd[2]~reg0.PRESET
sys_rst_n => write_cmd[3]~reg0.ACLR
sys_rst_n => wr_sdram_en~reg0.ACLR
sys_rst_n => cnt_clk[0].ACLR
sys_rst_n => cnt_clk[1].ACLR
sys_rst_n => cnt_clk[2].ACLR
sys_rst_n => cnt_clk[3].ACLR
sys_rst_n => cnt_clk[4].ACLR
sys_rst_n => cnt_clk[5].ACLR
sys_rst_n => cnt_clk[6].ACLR
sys_rst_n => cnt_clk[7].ACLR
sys_rst_n => cnt_clk[8].ACLR
sys_rst_n => cnt_clk[9].ACLR
sys_rst_n => write_state~3.DATAIN
init_end => always1.IN0
wr_en => always1.IN1
wr_addr[0] => Selector20.IN5
wr_addr[1] => Selector19.IN5
wr_addr[2] => Selector18.IN5
wr_addr[3] => Selector17.IN5
wr_addr[4] => Selector16.IN5
wr_addr[5] => Selector15.IN5
wr_addr[6] => Selector14.IN5
wr_addr[7] => Selector13.IN5
wr_addr[8] => Selector12.IN5
wr_addr[9] => Selector20.IN4
wr_addr[10] => Selector19.IN4
wr_addr[11] => Selector18.IN4
wr_addr[12] => Selector17.IN4
wr_addr[13] => Selector16.IN4
wr_addr[14] => Selector15.IN4
wr_addr[15] => Selector14.IN4
wr_addr[16] => Selector13.IN4
wr_addr[17] => Selector12.IN4
wr_addr[18] => Selector11.IN5
wr_addr[19] => Selector10.IN4
wr_addr[20] => Selector9.IN5
wr_addr[21] => Selector8.IN5
wr_addr[22] => Selector7.IN4
wr_addr[23] => Selector6.IN4
wr_data[0] => wr_sdram_data.DATAB
wr_data[1] => wr_sdram_data.DATAB
wr_data[2] => wr_sdram_data.DATAB
wr_data[3] => wr_sdram_data.DATAB
wr_data[4] => wr_sdram_data.DATAB
wr_data[5] => wr_sdram_data.DATAB
wr_data[6] => wr_sdram_data.DATAB
wr_data[7] => wr_sdram_data.DATAB
wr_data[8] => wr_sdram_data.DATAB
wr_data[9] => wr_sdram_data.DATAB
wr_data[10] => wr_sdram_data.DATAB
wr_data[11] => wr_sdram_data.DATAB
wr_data[12] => wr_sdram_data.DATAB
wr_data[13] => wr_sdram_data.DATAB
wr_data[14] => wr_sdram_data.DATAB
wr_data[15] => wr_sdram_data.DATAB
wr_burst_len[0] => LessThan0.IN10
wr_burst_len[0] => Add2.IN20
wr_burst_len[1] => Add0.IN18
wr_burst_len[1] => Add2.IN19
wr_burst_len[2] => Add0.IN17
wr_burst_len[2] => Add2.IN18
wr_burst_len[3] => Add0.IN16
wr_burst_len[3] => Add2.IN17
wr_burst_len[4] => Add0.IN15
wr_burst_len[4] => Add2.IN16
wr_burst_len[5] => Add0.IN14
wr_burst_len[5] => Add2.IN15
wr_burst_len[6] => Add0.IN13
wr_burst_len[6] => Add2.IN14
wr_burst_len[7] => Add0.IN12
wr_burst_len[7] => Add2.IN13
wr_burst_len[8] => Add0.IN11
wr_burst_len[8] => Add2.IN12
wr_burst_len[9] => Add0.IN10
wr_burst_len[9] => Add2.IN11
wr_ack <= wr_ack.DB_MAX_OUTPUT_PORT_TYPE
wr_end <= wr_end.DB_MAX_OUTPUT_PORT_TYPE
write_cmd[0] <= write_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_cmd[1] <= write_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_cmd[2] <= write_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_cmd[3] <= write_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_ba[0] <= write_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_ba[1] <= write_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[0] <= write_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[1] <= write_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[2] <= write_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[3] <= write_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[4] <= write_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[5] <= write_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[6] <= write_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[7] <= write_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[8] <= write_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[9] <= write_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[10] <= write_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[11] <= write_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[12] <= write_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_en <= wr_sdram_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[0] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[1] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[2] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[3] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[4] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[5] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[6] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[7] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[8] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[9] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[10] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[11] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[12] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[13] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[14] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[15] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst
sys_clk => read_addr[0]~reg0.CLK
sys_clk => read_addr[1]~reg0.CLK
sys_clk => read_addr[2]~reg0.CLK
sys_clk => read_addr[3]~reg0.CLK
sys_clk => read_addr[4]~reg0.CLK
sys_clk => read_addr[5]~reg0.CLK
sys_clk => read_addr[6]~reg0.CLK
sys_clk => read_addr[7]~reg0.CLK
sys_clk => read_addr[8]~reg0.CLK
sys_clk => read_addr[9]~reg0.CLK
sys_clk => read_addr[10]~reg0.CLK
sys_clk => read_addr[11]~reg0.CLK
sys_clk => read_addr[12]~reg0.CLK
sys_clk => read_ba[0]~reg0.CLK
sys_clk => read_ba[1]~reg0.CLK
sys_clk => read_cmd[0]~reg0.CLK
sys_clk => read_cmd[1]~reg0.CLK
sys_clk => read_cmd[2]~reg0.CLK
sys_clk => read_cmd[3]~reg0.CLK
sys_clk => cnt_clk[0].CLK
sys_clk => cnt_clk[1].CLK
sys_clk => cnt_clk[2].CLK
sys_clk => cnt_clk[3].CLK
sys_clk => cnt_clk[4].CLK
sys_clk => cnt_clk[5].CLK
sys_clk => cnt_clk[6].CLK
sys_clk => cnt_clk[7].CLK
sys_clk => cnt_clk[8].CLK
sys_clk => cnt_clk[9].CLK
sys_clk => rd_data_reg[0].CLK
sys_clk => rd_data_reg[1].CLK
sys_clk => rd_data_reg[2].CLK
sys_clk => rd_data_reg[3].CLK
sys_clk => rd_data_reg[4].CLK
sys_clk => rd_data_reg[5].CLK
sys_clk => rd_data_reg[6].CLK
sys_clk => rd_data_reg[7].CLK
sys_clk => rd_data_reg[8].CLK
sys_clk => rd_data_reg[9].CLK
sys_clk => rd_data_reg[10].CLK
sys_clk => rd_data_reg[11].CLK
sys_clk => rd_data_reg[12].CLK
sys_clk => rd_data_reg[13].CLK
sys_clk => rd_data_reg[14].CLK
sys_clk => rd_data_reg[15].CLK
sys_clk => read_state~1.DATAIN
sys_rst_n => read_addr[0]~reg0.PRESET
sys_rst_n => read_addr[1]~reg0.PRESET
sys_rst_n => read_addr[2]~reg0.PRESET
sys_rst_n => read_addr[3]~reg0.PRESET
sys_rst_n => read_addr[4]~reg0.PRESET
sys_rst_n => read_addr[5]~reg0.PRESET
sys_rst_n => read_addr[6]~reg0.PRESET
sys_rst_n => read_addr[7]~reg0.PRESET
sys_rst_n => read_addr[8]~reg0.PRESET
sys_rst_n => read_addr[9]~reg0.PRESET
sys_rst_n => read_addr[10]~reg0.PRESET
sys_rst_n => read_addr[11]~reg0.PRESET
sys_rst_n => read_addr[12]~reg0.PRESET
sys_rst_n => read_ba[0]~reg0.PRESET
sys_rst_n => read_ba[1]~reg0.PRESET
sys_rst_n => read_cmd[0]~reg0.PRESET
sys_rst_n => read_cmd[1]~reg0.PRESET
sys_rst_n => read_cmd[2]~reg0.PRESET
sys_rst_n => read_cmd[3]~reg0.ACLR
sys_rst_n => rd_data_reg[0].ACLR
sys_rst_n => rd_data_reg[1].ACLR
sys_rst_n => rd_data_reg[2].ACLR
sys_rst_n => rd_data_reg[3].ACLR
sys_rst_n => rd_data_reg[4].ACLR
sys_rst_n => rd_data_reg[5].ACLR
sys_rst_n => rd_data_reg[6].ACLR
sys_rst_n => rd_data_reg[7].ACLR
sys_rst_n => rd_data_reg[8].ACLR
sys_rst_n => rd_data_reg[9].ACLR
sys_rst_n => rd_data_reg[10].ACLR
sys_rst_n => rd_data_reg[11].ACLR
sys_rst_n => rd_data_reg[12].ACLR
sys_rst_n => rd_data_reg[13].ACLR
sys_rst_n => rd_data_reg[14].ACLR
sys_rst_n => rd_data_reg[15].ACLR
sys_rst_n => cnt_clk[0].ACLR
sys_rst_n => cnt_clk[1].ACLR
sys_rst_n => cnt_clk[2].ACLR
sys_rst_n => cnt_clk[3].ACLR
sys_rst_n => cnt_clk[4].ACLR
sys_rst_n => cnt_clk[5].ACLR
sys_rst_n => cnt_clk[6].ACLR
sys_rst_n => cnt_clk[7].ACLR
sys_rst_n => cnt_clk[8].ACLR
sys_rst_n => cnt_clk[9].ACLR
sys_rst_n => read_state~3.DATAIN
init_end => always2.IN0
rd_en => always2.IN1
rd_addr[0] => Selector21.IN5
rd_addr[1] => Selector20.IN5
rd_addr[2] => Selector19.IN5
rd_addr[3] => Selector18.IN5
rd_addr[4] => Selector17.IN5
rd_addr[5] => Selector16.IN5
rd_addr[6] => Selector15.IN5
rd_addr[7] => Selector14.IN5
rd_addr[8] => Selector13.IN5
rd_addr[9] => Selector21.IN4
rd_addr[10] => Selector20.IN4
rd_addr[11] => Selector19.IN4
rd_addr[12] => Selector18.IN4
rd_addr[13] => Selector17.IN4
rd_addr[14] => Selector16.IN4
rd_addr[15] => Selector15.IN4
rd_addr[16] => Selector14.IN4
rd_addr[17] => Selector13.IN4
rd_addr[18] => Selector12.IN5
rd_addr[19] => Selector11.IN4
rd_addr[20] => Selector10.IN5
rd_addr[21] => Selector9.IN5
rd_addr[22] => Selector8.IN4
rd_addr[23] => Selector7.IN4
rd_data[0] => rd_data_reg[0].DATAIN
rd_data[1] => rd_data_reg[1].DATAIN
rd_data[2] => rd_data_reg[2].DATAIN
rd_data[3] => rd_data_reg[3].DATAIN
rd_data[4] => rd_data_reg[4].DATAIN
rd_data[5] => rd_data_reg[5].DATAIN
rd_data[6] => rd_data_reg[6].DATAIN
rd_data[7] => rd_data_reg[7].DATAIN
rd_data[8] => rd_data_reg[8].DATAIN
rd_data[9] => rd_data_reg[9].DATAIN
rd_data[10] => rd_data_reg[10].DATAIN
rd_data[11] => rd_data_reg[11].DATAIN
rd_data[12] => rd_data_reg[12].DATAIN
rd_data[13] => rd_data_reg[13].DATAIN
rd_data[14] => rd_data_reg[14].DATAIN
rd_data[15] => rd_data_reg[15].DATAIN
rd_burst_len[0] => Add0.IN20
rd_burst_len[0] => Equal2.IN53
rd_burst_len[0] => Equal3.IN53
rd_burst_len[1] => Add0.IN19
rd_burst_len[1] => Add2.IN18
rd_burst_len[1] => Equal3.IN52
rd_burst_len[2] => Add0.IN18
rd_burst_len[2] => Add2.IN17
rd_burst_len[2] => Add3.IN16
rd_burst_len[3] => Add0.IN17
rd_burst_len[3] => Add2.IN16
rd_burst_len[3] => Add3.IN15
rd_burst_len[4] => Add0.IN16
rd_burst_len[4] => Add2.IN15
rd_burst_len[4] => Add3.IN14
rd_burst_len[5] => Add0.IN15
rd_burst_len[5] => Add2.IN14
rd_burst_len[5] => Add3.IN13
rd_burst_len[6] => Add0.IN14
rd_burst_len[6] => Add2.IN13
rd_burst_len[6] => Add3.IN12
rd_burst_len[7] => Add0.IN13
rd_burst_len[7] => Add2.IN12
rd_burst_len[7] => Add3.IN11
rd_burst_len[8] => Add0.IN12
rd_burst_len[8] => Add2.IN11
rd_burst_len[8] => Add3.IN10
rd_burst_len[9] => Add0.IN11
rd_burst_len[9] => Add2.IN10
rd_burst_len[9] => Add3.IN9
rd_ack <= rd_ack.DB_MAX_OUTPUT_PORT_TYPE
rd_end <= rd_end.DB_MAX_OUTPUT_PORT_TYPE
read_cmd[0] <= read_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_cmd[1] <= read_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_cmd[2] <= read_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_cmd[3] <= read_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ba[0] <= read_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ba[1] <= read_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[0] <= read_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[1] <= read_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[2] <= read_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[3] <= read_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[4] <= read_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[5] <= read_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[6] <= read_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[7] <= read_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[8] <= read_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[9] <= read_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[10] <= read_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[11] <= read_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[12] <= read_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[0] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[1] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[2] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[3] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[4] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[5] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[6] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[7] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[8] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[9] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[10] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[11] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[12] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[13] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[14] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[15] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE


|ov5640|tft_ctrl:u_tft_ctrl
clk_33m => data_req_dly.CLK
clk_33m => cnt_v[0].CLK
clk_33m => cnt_v[1].CLK
clk_33m => cnt_v[2].CLK
clk_33m => cnt_v[3].CLK
clk_33m => cnt_v[4].CLK
clk_33m => cnt_v[5].CLK
clk_33m => cnt_v[6].CLK
clk_33m => cnt_v[7].CLK
clk_33m => cnt_v[8].CLK
clk_33m => cnt_v[9].CLK
clk_33m => cnt_v[10].CLK
clk_33m => cnt_h[0].CLK
clk_33m => cnt_h[1].CLK
clk_33m => cnt_h[2].CLK
clk_33m => cnt_h[3].CLK
clk_33m => cnt_h[4].CLK
clk_33m => cnt_h[5].CLK
clk_33m => cnt_h[6].CLK
clk_33m => cnt_h[7].CLK
clk_33m => cnt_h[8].CLK
clk_33m => cnt_h[9].CLK
clk_33m => cnt_h[10].CLK
clk_33m => tft_clk.DATAIN
sys_rst_n => tft_bl.DATAIN
sys_rst_n => cnt_h[0].ACLR
sys_rst_n => cnt_h[1].ACLR
sys_rst_n => cnt_h[2].ACLR
sys_rst_n => cnt_h[3].ACLR
sys_rst_n => cnt_h[4].ACLR
sys_rst_n => cnt_h[5].ACLR
sys_rst_n => cnt_h[6].ACLR
sys_rst_n => cnt_h[7].ACLR
sys_rst_n => cnt_h[8].ACLR
sys_rst_n => cnt_h[9].ACLR
sys_rst_n => cnt_h[10].ACLR
sys_rst_n => data_req_dly.ACLR
sys_rst_n => cnt_v[0].ACLR
sys_rst_n => cnt_v[1].ACLR
sys_rst_n => cnt_v[2].ACLR
sys_rst_n => cnt_v[3].ACLR
sys_rst_n => cnt_v[4].ACLR
sys_rst_n => cnt_v[5].ACLR
sys_rst_n => cnt_v[6].ACLR
sys_rst_n => cnt_v[7].ACLR
sys_rst_n => cnt_v[8].ACLR
sys_rst_n => cnt_v[9].ACLR
sys_rst_n => cnt_v[10].ACLR
data_in[0] => data_out[0].DATAB
data_in[1] => data_out[1].DATAB
data_in[2] => data_out[2].DATAB
data_in[3] => data_out[3].DATAB
data_in[4] => data_out[4].DATAB
data_in[5] => data_out[5].DATAB
data_in[6] => data_out[6].DATAB
data_in[7] => data_out[7].DATAB
data_in[8] => data_out[8].DATAB
data_in[9] => data_out[9].DATAB
data_in[10] => data_out[10].DATAB
data_in[11] => data_out[11].DATAB
data_in[12] => data_out[12].DATAB
data_in[13] => data_out[13].DATAB
data_in[14] => data_out[14].DATAB
data_in[15] => data_out[15].DATAB
data_req <= data_req.DB_MAX_OUTPUT_PORT_TYPE
rgb_tft[0] <= rgb_tft.DB_MAX_OUTPUT_PORT_TYPE
rgb_tft[1] <= rgb_tft.DB_MAX_OUTPUT_PORT_TYPE
rgb_tft[2] <= rgb_tft.DB_MAX_OUTPUT_PORT_TYPE
rgb_tft[3] <= rgb_tft.DB_MAX_OUTPUT_PORT_TYPE
rgb_tft[4] <= rgb_tft.DB_MAX_OUTPUT_PORT_TYPE
rgb_tft[5] <= rgb_tft.DB_MAX_OUTPUT_PORT_TYPE
rgb_tft[6] <= rgb_tft.DB_MAX_OUTPUT_PORT_TYPE
rgb_tft[7] <= rgb_tft.DB_MAX_OUTPUT_PORT_TYPE
rgb_tft[8] <= rgb_tft.DB_MAX_OUTPUT_PORT_TYPE
rgb_tft[9] <= rgb_tft.DB_MAX_OUTPUT_PORT_TYPE
rgb_tft[10] <= rgb_tft.DB_MAX_OUTPUT_PORT_TYPE
rgb_tft[11] <= rgb_tft.DB_MAX_OUTPUT_PORT_TYPE
rgb_tft[12] <= rgb_tft.DB_MAX_OUTPUT_PORT_TYPE
rgb_tft[13] <= rgb_tft.DB_MAX_OUTPUT_PORT_TYPE
rgb_tft[14] <= rgb_tft.DB_MAX_OUTPUT_PORT_TYPE
rgb_tft[15] <= rgb_tft.DB_MAX_OUTPUT_PORT_TYPE
hsync <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
vsync <= LessThan8.DB_MAX_OUTPUT_PORT_TYPE
tft_clk <= clk_33m.DB_MAX_OUTPUT_PORT_TYPE
tft_de <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
tft_bl <= sys_rst_n.DB_MAX_OUTPUT_PORT_TYPE


