0.7
2020.2
Oct 13 2023
20:21:30
/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/data/cells_cmos.v,1691587678,verilog,,/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/data/cells_cyclone_v.v,,DFF;DFFSR;NAND;NOR;NOT,,,../../../../../data;../../../../sim.srcs/sources_1/imports/vivado_project_2,,,,,
/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/data/cells_cyclone_v.v,1691587678,verilog,,/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/data/cells_yosys.v,,cyclone10gx_clkena;cyclone10gx_io_ibuf;cyclone10gx_io_obuf;cyclone10gx_lcell_comb;cyclone10lp_clkena;cyclone10lp_io_ibuf;cyclone10lp_io_obuf;cyclone10lp_lcell_comb;cyclonev_clkena;cyclonev_io_ibuf;cyclonev_io_obuf;cyclonev_lcell_comb;dffeas,,,../../../../../data;../../../../sim.srcs/sources_1/imports/vivado_project_2,,,,,
/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/data/cells_verific.v,1691587678,verilog,,/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/data/cells_xilinx_7.v,,VERIFIC_DFFRS;VERIFIC_FADD,,,../../../../../data;../../../../sim.srcs/sources_1/imports/vivado_project_2,,,,,
/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/data/cells_xilinx_7.v,1691587678,verilog,,/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/data/cells_cmos.v,,BUF;BUFCF;BUFE;BUFG;BUFGCE;BUFGCE_1;BUFGCTRL;BUFGMUX;BUFGMUX_1;BUFGMUX_CTRL;BUFGMUX_VIRTEX4;BUFGP;BUFG_LB;BUFH;BUFHCE;BUFIO;BUFIO2FB;BUFIODQS;BUFMR;BUFMRCE;BUFT;CARRY4;FD;FDC;FDCE;FDCE_1;FDCP;FDCPE;FDCPE_1;FDCP_1;FDC_1;FDDRCPE;FDDRRSE;FDE;FDE_1;FDP;FDPE;FDPE_1;FDP_1;FDR;FDRE;FDRE_1;FDRS;FDRSE;FDRSE_1;FDRS_1;FDR_1;FDS;FDSE;FDSE_1;FDS_1;FD_1;GND;IBUF;INV;LD;LDC;LDCE;LDCE_1;LDCP;LDCPE;LDCPE_1;LDCP_1;LDC_1;LDE;LDE_1;LDP;LDPE;LDPE_1;LDP_1;LD_1;LUT1;LUT2;LUT3;LUT4;LUT5;LUT6;MUXCY;MUXF7;MUXF8;OBUF;OBUFT;VCC;XORCY,,,../../../../../data;../../../../sim.srcs/sources_1/imports/vivado_project_2,,,,,
/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/data/cells_yosys.v,1691587678,verilog,,/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/vivado_sim_test/sim.srcs/sources_1/imports/vivado_project_2/syn_vivado.v,,$_DLATCH_N_;$_DLATCH_P_,,,../../../../../data;../../../../sim.srcs/sources_1/imports/vivado_project_2,,,,,
/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/vivado_sim_test/sim.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/vivado_sim_test/sim.srcs/sim_1/imports/vivado_project_2/vivado_testbench.v,1715835317,verilog,,,/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/data/cells_cmos.v;/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/data/cells_cyclone_v.v;/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/data/cells_verific.v;/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/data/cells_xilinx_7.v;/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/data/cells_yosys.v;/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/vivado_sim_test/sim.srcs/sources_1/imports/vivado_project_2/syn_vivado.v,testbench,,,../../../../../data;../../../../sim.srcs/sources_1/imports/vivado_project_2,,,,,
/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/vivado_sim_test/sim.srcs/sources_1/imports/vivado_project_2/syn_vivado.v,1715846514,verilog,,/home/zw/data/vivado_sim/vivado_sim/vivado_project_2/vivado_sim_test/sim.srcs/sim_1/imports/vivado_project_2/vivado_testbench.v,,top,,,../../../../../data;../../../../sim.srcs/sources_1/imports/vivado_project_2,,,,,
