//
// File created by:  ncverilog
// Do not modify this file
//
-VFILE
/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v
-DEFINE
GATESIM
