Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"code" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item8.v" into library work
Parsing module <item8>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item64.v" into library work
Parsing module <item64>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item512.v" into library work
Parsing module <item512>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item4.v" into library work
Parsing module <item4>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item32.v" into library work
Parsing module <item32>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item256.v" into library work
Parsing module <item256>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item2048.v" into library work
Parsing module <item2048>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item2.v" into library work
Parsing module <item2>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item16.v" into library work
Parsing module <item16>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item128.v" into library work
Parsing module <item128>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item1024.v" into library work
Parsing module <item1024>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\bg.v" into library work
Parsing module <bg>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\M_datapath_IO.v" into library work
Parsing module <M_datapath>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\mulit_ctrl_IO.v" into library work
Parsing module <ctrl>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v" into library work
Parsing module <VGA_ctrl>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\SSeg7_Dev_IO.v" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\SPIO_IO.v" into library work
Parsing module <SPIO>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\PS2.v" into library work
Parsing module <PS2>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\Multi_8CH32_IO.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\MIO_BUS.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\MCPU.v" into library work
Parsing module <MCPU>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\Counter_3_IO.v" into library work
Parsing module <Counter_x>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" Line 121: Port CPU_MIO is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" Line 138: Port dinb is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" Line 157: Port GPIOf0 is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" Line 163: Port x_ptr is not connected to this instance

Elaborating module <Top>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\code\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" Line 102: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <clk_div>.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\code\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.
WARNING:HDLCompiler:1127 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" Line 112: Assignment to Ai ignored, since the identifier is never used

Elaborating module <SSeg7_Dev>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\code\SSeg7_Dev_IO.v" Line 21: Empty module <SSeg7_Dev> remains a black box.

Elaborating module <MCPU>.

Elaborating module <INV>.

Elaborating module <AND2>.

Elaborating module <ctrl>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\code\mulit_ctrl_IO.v" Line 21: Empty module <ctrl> remains a black box.

Elaborating module <M_datapath>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\code\M_datapath_IO.v" Line 21: Empty module <M_datapath> remains a black box.

Elaborating module <MIO_BUS>.

Elaborating module <PS2>.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <Counter_x>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\code\Counter_3_IO.v" Line 21: Empty module <Counter_x> remains a black box.

Elaborating module <Multi_8CH32>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\code\Multi_8CH32_IO.v" Line 21: Empty module <Multi_8CH32> remains a black box.
WARNING:HDLCompiler:189 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" Line 152: Size mismatch in connection of port <data1>. Formal port size is 32-bit while actual signal size is 28-bit.

Elaborating module <SPIO>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\code\SPIO_IO.v" Line 21: Empty module <SPIO> remains a black box.

Elaborating module <VGA_ctrl>.
WARNING:HDLCompiler:413 - "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v" Line 90: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v" Line 91: Result of 32-bit expression is truncated to fit in 10-bit target.

Elaborating module <item2>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item2.v" Line 39: Empty module <item2> remains a black box.

Elaborating module <item4>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item4.v" Line 39: Empty module <item4> remains a black box.
WARNING:HDLCompiler:604 - "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v" Line 105: Module instantiation should have an instance name

Elaborating module <item8>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item8.v" Line 39: Empty module <item8> remains a black box.
WARNING:HDLCompiler:604 - "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v" Line 106: Module instantiation should have an instance name

Elaborating module <item16>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item16.v" Line 39: Empty module <item16> remains a black box.
WARNING:HDLCompiler:604 - "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v" Line 107: Module instantiation should have an instance name

Elaborating module <item32>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item32.v" Line 39: Empty module <item32> remains a black box.
WARNING:HDLCompiler:604 - "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v" Line 108: Module instantiation should have an instance name

Elaborating module <item64>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item64.v" Line 39: Empty module <item64> remains a black box.
WARNING:HDLCompiler:604 - "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v" Line 109: Module instantiation should have an instance name

Elaborating module <item128>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item128.v" Line 39: Empty module <item128> remains a black box.
WARNING:HDLCompiler:604 - "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v" Line 110: Module instantiation should have an instance name

Elaborating module <item256>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item256.v" Line 39: Empty module <item256> remains a black box.
WARNING:HDLCompiler:604 - "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v" Line 111: Module instantiation should have an instance name

Elaborating module <item512>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item512.v" Line 39: Empty module <item512> remains a black box.
WARNING:HDLCompiler:604 - "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v" Line 112: Module instantiation should have an instance name

Elaborating module <item1024>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item1024.v" Line 39: Empty module <item1024> remains a black box.
WARNING:HDLCompiler:604 - "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v" Line 113: Module instantiation should have an instance name

Elaborating module <item2048>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item2048.v" Line 39: Empty module <item2048> remains a black box.

Elaborating module <bg>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\bg.v" Line 39: Empty module <bg> remains a black box.
WARNING:HDLCompiler:634 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" Line 152: Net <findrun> does not have a driver.
WARNING:HDLCompiler:552 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" Line 138: Input port dinb[31] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "D:\work\cs\JSJZC\0x2048\src\code\Top.v".
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 100: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 110: Output port <Ai> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 110: Output port <Bi> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 110: Output port <blink> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 121: Output port <CPU_MIO> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 135: Output port <ready> of the instance <ps2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 157: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 163: Output port <x_ptr> of the instance <U11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 163: Output port <y_ptr> of the instance <U11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 163: Output port <valid> of the instance <U11> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <findrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "D:\work\cs\JSJZC\0x2048\src\code\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_3_o_add_0_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <MCPU>.
    Related source file is "D:\work\cs\JSJZC\0x2048\src\code\MCPU.v".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <MCPU> synthesized.

Synthesizing Unit <MIO_BUS>.
    Related source file is "D:\work\cs\JSJZC\0x2048\src\code\MIO_BUS.v".
WARNING:Xst:647 - Input <SW<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_bus<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_bus<27:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <led_out> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  28 Multiplexer(s).
Unit <MIO_BUS> synthesized.

Synthesizing Unit <PS2>.
    Related source file is "D:\work\cs\JSJZC\0x2048\src\code\PS2.v".
    Found 4-bit register for signal <cnt>.
    Found 8-bit register for signal <data_in>.
    Found 10-bit register for signal <data>.
    Found 1-bit register for signal <ps2_clk_sign1>.
    Found 1-bit register for signal <ps2_clk_sign2>.
    Found 1-bit register for signal <ps2_clk_sign3>.
    Found 1-bit register for signal <key_break>.
    Found 1-bit register for signal <key_done>.
    Found 1-bit register for signal <key_expand>.
    Found 1-bit register for signal <ps2_clk_sign0>.
    Found 1-bit register for signal <negedge_ps2_clk_shift>.
    Found 4-bit adder for signal <cnt[3]_GND_12_o_add_1_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <PS2> synthesized.

Synthesizing Unit <VGA_ctrl>.
    Related source file is "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v".
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <cnt_y>.
    Found 1-bit register for signal <isin>.
    Found 11-bit register for signal <addrb>.
    Found 1-bit register for signal <block_cnt<15><31>>.
    Found 1-bit register for signal <block_cnt<15><30>>.
    Found 1-bit register for signal <block_cnt<15><29>>.
    Found 1-bit register for signal <block_cnt<15><28>>.
    Found 1-bit register for signal <block_cnt<15><27>>.
    Found 1-bit register for signal <block_cnt<15><26>>.
    Found 1-bit register for signal <block_cnt<15><25>>.
    Found 1-bit register for signal <block_cnt<15><24>>.
    Found 1-bit register for signal <block_cnt<15><23>>.
    Found 1-bit register for signal <block_cnt<15><22>>.
    Found 1-bit register for signal <block_cnt<15><21>>.
    Found 1-bit register for signal <block_cnt<15><20>>.
    Found 1-bit register for signal <block_cnt<15><19>>.
    Found 1-bit register for signal <block_cnt<15><18>>.
    Found 1-bit register for signal <block_cnt<15><17>>.
    Found 1-bit register for signal <block_cnt<15><16>>.
    Found 1-bit register for signal <block_cnt<15><15>>.
    Found 1-bit register for signal <block_cnt<15><14>>.
    Found 1-bit register for signal <block_cnt<15><13>>.
    Found 1-bit register for signal <block_cnt<15><12>>.
    Found 1-bit register for signal <block_cnt<15><11>>.
    Found 1-bit register for signal <block_cnt<15><10>>.
    Found 1-bit register for signal <block_cnt<15><9>>.
    Found 1-bit register for signal <block_cnt<15><8>>.
    Found 1-bit register for signal <block_cnt<15><7>>.
    Found 1-bit register for signal <block_cnt<15><6>>.
    Found 1-bit register for signal <block_cnt<15><5>>.
    Found 1-bit register for signal <block_cnt<15><4>>.
    Found 1-bit register for signal <block_cnt<15><3>>.
    Found 1-bit register for signal <block_cnt<15><2>>.
    Found 1-bit register for signal <block_cnt<15><1>>.
    Found 1-bit register for signal <block_cnt<15><0>>.
    Found 1-bit register for signal <block_cnt<14><31>>.
    Found 1-bit register for signal <block_cnt<14><30>>.
    Found 1-bit register for signal <block_cnt<14><29>>.
    Found 1-bit register for signal <block_cnt<14><28>>.
    Found 1-bit register for signal <block_cnt<14><27>>.
    Found 1-bit register for signal <block_cnt<14><26>>.
    Found 1-bit register for signal <block_cnt<14><25>>.
    Found 1-bit register for signal <block_cnt<14><24>>.
    Found 1-bit register for signal <block_cnt<14><23>>.
    Found 1-bit register for signal <block_cnt<14><22>>.
    Found 1-bit register for signal <block_cnt<14><21>>.
    Found 1-bit register for signal <block_cnt<14><20>>.
    Found 1-bit register for signal <block_cnt<14><19>>.
    Found 1-bit register for signal <block_cnt<14><18>>.
    Found 1-bit register for signal <block_cnt<14><17>>.
    Found 1-bit register for signal <block_cnt<14><16>>.
    Found 1-bit register for signal <block_cnt<14><15>>.
    Found 1-bit register for signal <block_cnt<14><14>>.
    Found 1-bit register for signal <block_cnt<14><13>>.
    Found 1-bit register for signal <block_cnt<14><12>>.
    Found 1-bit register for signal <block_cnt<14><11>>.
    Found 1-bit register for signal <block_cnt<14><10>>.
    Found 1-bit register for signal <block_cnt<14><9>>.
    Found 1-bit register for signal <block_cnt<14><8>>.
    Found 1-bit register for signal <block_cnt<14><7>>.
    Found 1-bit register for signal <block_cnt<14><6>>.
    Found 1-bit register for signal <block_cnt<14><5>>.
    Found 1-bit register for signal <block_cnt<14><4>>.
    Found 1-bit register for signal <block_cnt<14><3>>.
    Found 1-bit register for signal <block_cnt<14><2>>.
    Found 1-bit register for signal <block_cnt<14><1>>.
    Found 1-bit register for signal <block_cnt<14><0>>.
    Found 1-bit register for signal <block_cnt<13><31>>.
    Found 1-bit register for signal <block_cnt<13><30>>.
    Found 1-bit register for signal <block_cnt<13><29>>.
    Found 1-bit register for signal <block_cnt<13><28>>.
    Found 1-bit register for signal <block_cnt<13><27>>.
    Found 1-bit register for signal <block_cnt<13><26>>.
    Found 1-bit register for signal <block_cnt<13><25>>.
    Found 1-bit register for signal <block_cnt<13><24>>.
    Found 1-bit register for signal <block_cnt<13><23>>.
    Found 1-bit register for signal <block_cnt<13><22>>.
    Found 1-bit register for signal <block_cnt<13><21>>.
    Found 1-bit register for signal <block_cnt<13><20>>.
    Found 1-bit register for signal <block_cnt<13><19>>.
    Found 1-bit register for signal <block_cnt<13><18>>.
    Found 1-bit register for signal <block_cnt<13><17>>.
    Found 1-bit register for signal <block_cnt<13><16>>.
    Found 1-bit register for signal <block_cnt<13><15>>.
    Found 1-bit register for signal <block_cnt<13><14>>.
    Found 1-bit register for signal <block_cnt<13><13>>.
    Found 1-bit register for signal <block_cnt<13><12>>.
    Found 1-bit register for signal <block_cnt<13><11>>.
    Found 1-bit register for signal <block_cnt<13><10>>.
    Found 1-bit register for signal <block_cnt<13><9>>.
    Found 1-bit register for signal <block_cnt<13><8>>.
    Found 1-bit register for signal <block_cnt<13><7>>.
    Found 1-bit register for signal <block_cnt<13><6>>.
    Found 1-bit register for signal <block_cnt<13><5>>.
    Found 1-bit register for signal <block_cnt<13><4>>.
    Found 1-bit register for signal <block_cnt<13><3>>.
    Found 1-bit register for signal <block_cnt<13><2>>.
    Found 1-bit register for signal <block_cnt<13><1>>.
    Found 1-bit register for signal <block_cnt<13><0>>.
    Found 1-bit register for signal <block_cnt<12><31>>.
    Found 1-bit register for signal <block_cnt<12><30>>.
    Found 1-bit register for signal <block_cnt<12><29>>.
    Found 1-bit register for signal <block_cnt<12><28>>.
    Found 1-bit register for signal <block_cnt<12><27>>.
    Found 1-bit register for signal <block_cnt<12><26>>.
    Found 1-bit register for signal <block_cnt<12><25>>.
    Found 1-bit register for signal <block_cnt<12><24>>.
    Found 1-bit register for signal <block_cnt<12><23>>.
    Found 1-bit register for signal <block_cnt<12><22>>.
    Found 1-bit register for signal <block_cnt<12><21>>.
    Found 1-bit register for signal <block_cnt<12><20>>.
    Found 1-bit register for signal <block_cnt<12><19>>.
    Found 1-bit register for signal <block_cnt<12><18>>.
    Found 1-bit register for signal <block_cnt<12><17>>.
    Found 1-bit register for signal <block_cnt<12><16>>.
    Found 1-bit register for signal <block_cnt<12><15>>.
    Found 1-bit register for signal <block_cnt<12><14>>.
    Found 1-bit register for signal <block_cnt<12><13>>.
    Found 1-bit register for signal <block_cnt<12><12>>.
    Found 1-bit register for signal <block_cnt<12><11>>.
    Found 1-bit register for signal <block_cnt<12><10>>.
    Found 1-bit register for signal <block_cnt<12><9>>.
    Found 1-bit register for signal <block_cnt<12><8>>.
    Found 1-bit register for signal <block_cnt<12><7>>.
    Found 1-bit register for signal <block_cnt<12><6>>.
    Found 1-bit register for signal <block_cnt<12><5>>.
    Found 1-bit register for signal <block_cnt<12><4>>.
    Found 1-bit register for signal <block_cnt<12><3>>.
    Found 1-bit register for signal <block_cnt<12><2>>.
    Found 1-bit register for signal <block_cnt<12><1>>.
    Found 1-bit register for signal <block_cnt<12><0>>.
    Found 1-bit register for signal <block_cnt<11><31>>.
    Found 1-bit register for signal <block_cnt<11><30>>.
    Found 1-bit register for signal <block_cnt<11><29>>.
    Found 1-bit register for signal <block_cnt<11><28>>.
    Found 1-bit register for signal <block_cnt<11><27>>.
    Found 1-bit register for signal <block_cnt<11><26>>.
    Found 1-bit register for signal <block_cnt<11><25>>.
    Found 1-bit register for signal <block_cnt<11><24>>.
    Found 1-bit register for signal <block_cnt<11><23>>.
    Found 1-bit register for signal <block_cnt<11><22>>.
    Found 1-bit register for signal <block_cnt<11><21>>.
    Found 1-bit register for signal <block_cnt<11><20>>.
    Found 1-bit register for signal <block_cnt<11><19>>.
    Found 1-bit register for signal <block_cnt<11><18>>.
    Found 1-bit register for signal <block_cnt<11><17>>.
    Found 1-bit register for signal <block_cnt<11><16>>.
    Found 1-bit register for signal <block_cnt<11><15>>.
    Found 1-bit register for signal <block_cnt<11><14>>.
    Found 1-bit register for signal <block_cnt<11><13>>.
    Found 1-bit register for signal <block_cnt<11><12>>.
    Found 1-bit register for signal <block_cnt<11><11>>.
    Found 1-bit register for signal <block_cnt<11><10>>.
    Found 1-bit register for signal <block_cnt<11><9>>.
    Found 1-bit register for signal <block_cnt<11><8>>.
    Found 1-bit register for signal <block_cnt<11><7>>.
    Found 1-bit register for signal <block_cnt<11><6>>.
    Found 1-bit register for signal <block_cnt<11><5>>.
    Found 1-bit register for signal <block_cnt<11><4>>.
    Found 1-bit register for signal <block_cnt<11><3>>.
    Found 1-bit register for signal <block_cnt<11><2>>.
    Found 1-bit register for signal <block_cnt<11><1>>.
    Found 1-bit register for signal <block_cnt<11><0>>.
    Found 1-bit register for signal <block_cnt<10><31>>.
    Found 1-bit register for signal <block_cnt<10><30>>.
    Found 1-bit register for signal <block_cnt<10><29>>.
    Found 1-bit register for signal <block_cnt<10><28>>.
    Found 1-bit register for signal <block_cnt<10><27>>.
    Found 1-bit register for signal <block_cnt<10><26>>.
    Found 1-bit register for signal <block_cnt<10><25>>.
    Found 1-bit register for signal <block_cnt<10><24>>.
    Found 1-bit register for signal <block_cnt<10><23>>.
    Found 1-bit register for signal <block_cnt<10><22>>.
    Found 1-bit register for signal <block_cnt<10><21>>.
    Found 1-bit register for signal <block_cnt<10><20>>.
    Found 1-bit register for signal <block_cnt<10><19>>.
    Found 1-bit register for signal <block_cnt<10><18>>.
    Found 1-bit register for signal <block_cnt<10><17>>.
    Found 1-bit register for signal <block_cnt<10><16>>.
    Found 1-bit register for signal <block_cnt<10><15>>.
    Found 1-bit register for signal <block_cnt<10><14>>.
    Found 1-bit register for signal <block_cnt<10><13>>.
    Found 1-bit register for signal <block_cnt<10><12>>.
    Found 1-bit register for signal <block_cnt<10><11>>.
    Found 1-bit register for signal <block_cnt<10><10>>.
    Found 1-bit register for signal <block_cnt<10><9>>.
    Found 1-bit register for signal <block_cnt<10><8>>.
    Found 1-bit register for signal <block_cnt<10><7>>.
    Found 1-bit register for signal <block_cnt<10><6>>.
    Found 1-bit register for signal <block_cnt<10><5>>.
    Found 1-bit register for signal <block_cnt<10><4>>.
    Found 1-bit register for signal <block_cnt<10><3>>.
    Found 1-bit register for signal <block_cnt<10><2>>.
    Found 1-bit register for signal <block_cnt<10><1>>.
    Found 1-bit register for signal <block_cnt<10><0>>.
    Found 1-bit register for signal <block_cnt<9><31>>.
    Found 1-bit register for signal <block_cnt<9><30>>.
    Found 1-bit register for signal <block_cnt<9><29>>.
    Found 1-bit register for signal <block_cnt<9><28>>.
    Found 1-bit register for signal <block_cnt<9><27>>.
    Found 1-bit register for signal <block_cnt<9><26>>.
    Found 1-bit register for signal <block_cnt<9><25>>.
    Found 1-bit register for signal <block_cnt<9><24>>.
    Found 1-bit register for signal <block_cnt<9><23>>.
    Found 1-bit register for signal <block_cnt<9><22>>.
    Found 1-bit register for signal <block_cnt<9><21>>.
    Found 1-bit register for signal <block_cnt<9><20>>.
    Found 1-bit register for signal <block_cnt<9><19>>.
    Found 1-bit register for signal <block_cnt<9><18>>.
    Found 1-bit register for signal <block_cnt<9><17>>.
    Found 1-bit register for signal <block_cnt<9><16>>.
    Found 1-bit register for signal <block_cnt<9><15>>.
    Found 1-bit register for signal <block_cnt<9><14>>.
    Found 1-bit register for signal <block_cnt<9><13>>.
    Found 1-bit register for signal <block_cnt<9><12>>.
    Found 1-bit register for signal <block_cnt<9><11>>.
    Found 1-bit register for signal <block_cnt<9><10>>.
    Found 1-bit register for signal <block_cnt<9><9>>.
    Found 1-bit register for signal <block_cnt<9><8>>.
    Found 1-bit register for signal <block_cnt<9><7>>.
    Found 1-bit register for signal <block_cnt<9><6>>.
    Found 1-bit register for signal <block_cnt<9><5>>.
    Found 1-bit register for signal <block_cnt<9><4>>.
    Found 1-bit register for signal <block_cnt<9><3>>.
    Found 1-bit register for signal <block_cnt<9><2>>.
    Found 1-bit register for signal <block_cnt<9><1>>.
    Found 1-bit register for signal <block_cnt<9><0>>.
    Found 1-bit register for signal <block_cnt<8><31>>.
    Found 1-bit register for signal <block_cnt<8><30>>.
    Found 1-bit register for signal <block_cnt<8><29>>.
    Found 1-bit register for signal <block_cnt<8><28>>.
    Found 1-bit register for signal <block_cnt<8><27>>.
    Found 1-bit register for signal <block_cnt<8><26>>.
    Found 1-bit register for signal <block_cnt<8><25>>.
    Found 1-bit register for signal <block_cnt<8><24>>.
    Found 1-bit register for signal <block_cnt<8><23>>.
    Found 1-bit register for signal <block_cnt<8><22>>.
    Found 1-bit register for signal <block_cnt<8><21>>.
    Found 1-bit register for signal <block_cnt<8><20>>.
    Found 1-bit register for signal <block_cnt<8><19>>.
    Found 1-bit register for signal <block_cnt<8><18>>.
    Found 1-bit register for signal <block_cnt<8><17>>.
    Found 1-bit register for signal <block_cnt<8><16>>.
    Found 1-bit register for signal <block_cnt<8><15>>.
    Found 1-bit register for signal <block_cnt<8><14>>.
    Found 1-bit register for signal <block_cnt<8><13>>.
    Found 1-bit register for signal <block_cnt<8><12>>.
    Found 1-bit register for signal <block_cnt<8><11>>.
    Found 1-bit register for signal <block_cnt<8><10>>.
    Found 1-bit register for signal <block_cnt<8><9>>.
    Found 1-bit register for signal <block_cnt<8><8>>.
    Found 1-bit register for signal <block_cnt<8><7>>.
    Found 1-bit register for signal <block_cnt<8><6>>.
    Found 1-bit register for signal <block_cnt<8><5>>.
    Found 1-bit register for signal <block_cnt<8><4>>.
    Found 1-bit register for signal <block_cnt<8><3>>.
    Found 1-bit register for signal <block_cnt<8><2>>.
    Found 1-bit register for signal <block_cnt<8><1>>.
    Found 1-bit register for signal <block_cnt<8><0>>.
    Found 1-bit register for signal <block_cnt<7><31>>.
    Found 1-bit register for signal <block_cnt<7><30>>.
    Found 1-bit register for signal <block_cnt<7><29>>.
    Found 1-bit register for signal <block_cnt<7><28>>.
    Found 1-bit register for signal <block_cnt<7><27>>.
    Found 1-bit register for signal <block_cnt<7><26>>.
    Found 1-bit register for signal <block_cnt<7><25>>.
    Found 1-bit register for signal <block_cnt<7><24>>.
    Found 1-bit register for signal <block_cnt<7><23>>.
    Found 1-bit register for signal <block_cnt<7><22>>.
    Found 1-bit register for signal <block_cnt<7><21>>.
    Found 1-bit register for signal <block_cnt<7><20>>.
    Found 1-bit register for signal <block_cnt<7><19>>.
    Found 1-bit register for signal <block_cnt<7><18>>.
    Found 1-bit register for signal <block_cnt<7><17>>.
    Found 1-bit register for signal <block_cnt<7><16>>.
    Found 1-bit register for signal <block_cnt<7><15>>.
    Found 1-bit register for signal <block_cnt<7><14>>.
    Found 1-bit register for signal <block_cnt<7><13>>.
    Found 1-bit register for signal <block_cnt<7><12>>.
    Found 1-bit register for signal <block_cnt<7><11>>.
    Found 1-bit register for signal <block_cnt<7><10>>.
    Found 1-bit register for signal <block_cnt<7><9>>.
    Found 1-bit register for signal <block_cnt<7><8>>.
    Found 1-bit register for signal <block_cnt<7><7>>.
    Found 1-bit register for signal <block_cnt<7><6>>.
    Found 1-bit register for signal <block_cnt<7><5>>.
    Found 1-bit register for signal <block_cnt<7><4>>.
    Found 1-bit register for signal <block_cnt<7><3>>.
    Found 1-bit register for signal <block_cnt<7><2>>.
    Found 1-bit register for signal <block_cnt<7><1>>.
    Found 1-bit register for signal <block_cnt<7><0>>.
    Found 1-bit register for signal <block_cnt<6><31>>.
    Found 1-bit register for signal <block_cnt<6><30>>.
    Found 1-bit register for signal <block_cnt<6><29>>.
    Found 1-bit register for signal <block_cnt<6><28>>.
    Found 1-bit register for signal <block_cnt<6><27>>.
    Found 1-bit register for signal <block_cnt<6><26>>.
    Found 1-bit register for signal <block_cnt<6><25>>.
    Found 1-bit register for signal <block_cnt<6><24>>.
    Found 1-bit register for signal <block_cnt<6><23>>.
    Found 1-bit register for signal <block_cnt<6><22>>.
    Found 1-bit register for signal <block_cnt<6><21>>.
    Found 1-bit register for signal <block_cnt<6><20>>.
    Found 1-bit register for signal <block_cnt<6><19>>.
    Found 1-bit register for signal <block_cnt<6><18>>.
    Found 1-bit register for signal <block_cnt<6><17>>.
    Found 1-bit register for signal <block_cnt<6><16>>.
    Found 1-bit register for signal <block_cnt<6><15>>.
    Found 1-bit register for signal <block_cnt<6><14>>.
    Found 1-bit register for signal <block_cnt<6><13>>.
    Found 1-bit register for signal <block_cnt<6><12>>.
    Found 1-bit register for signal <block_cnt<6><11>>.
    Found 1-bit register for signal <block_cnt<6><10>>.
    Found 1-bit register for signal <block_cnt<6><9>>.
    Found 1-bit register for signal <block_cnt<6><8>>.
    Found 1-bit register for signal <block_cnt<6><7>>.
    Found 1-bit register for signal <block_cnt<6><6>>.
    Found 1-bit register for signal <block_cnt<6><5>>.
    Found 1-bit register for signal <block_cnt<6><4>>.
    Found 1-bit register for signal <block_cnt<6><3>>.
    Found 1-bit register for signal <block_cnt<6><2>>.
    Found 1-bit register for signal <block_cnt<6><1>>.
    Found 1-bit register for signal <block_cnt<6><0>>.
    Found 1-bit register for signal <block_cnt<5><31>>.
    Found 1-bit register for signal <block_cnt<5><30>>.
    Found 1-bit register for signal <block_cnt<5><29>>.
    Found 1-bit register for signal <block_cnt<5><28>>.
    Found 1-bit register for signal <block_cnt<5><27>>.
    Found 1-bit register for signal <block_cnt<5><26>>.
    Found 1-bit register for signal <block_cnt<5><25>>.
    Found 1-bit register for signal <block_cnt<5><24>>.
    Found 1-bit register for signal <block_cnt<5><23>>.
    Found 1-bit register for signal <block_cnt<5><22>>.
    Found 1-bit register for signal <block_cnt<5><21>>.
    Found 1-bit register for signal <block_cnt<5><20>>.
    Found 1-bit register for signal <block_cnt<5><19>>.
    Found 1-bit register for signal <block_cnt<5><18>>.
    Found 1-bit register for signal <block_cnt<5><17>>.
    Found 1-bit register for signal <block_cnt<5><16>>.
    Found 1-bit register for signal <block_cnt<5><15>>.
    Found 1-bit register for signal <block_cnt<5><14>>.
    Found 1-bit register for signal <block_cnt<5><13>>.
    Found 1-bit register for signal <block_cnt<5><12>>.
    Found 1-bit register for signal <block_cnt<5><11>>.
    Found 1-bit register for signal <block_cnt<5><10>>.
    Found 1-bit register for signal <block_cnt<5><9>>.
    Found 1-bit register for signal <block_cnt<5><8>>.
    Found 1-bit register for signal <block_cnt<5><7>>.
    Found 1-bit register for signal <block_cnt<5><6>>.
    Found 1-bit register for signal <block_cnt<5><5>>.
    Found 1-bit register for signal <block_cnt<5><4>>.
    Found 1-bit register for signal <block_cnt<5><3>>.
    Found 1-bit register for signal <block_cnt<5><2>>.
    Found 1-bit register for signal <block_cnt<5><1>>.
    Found 1-bit register for signal <block_cnt<5><0>>.
    Found 1-bit register for signal <block_cnt<4><31>>.
    Found 1-bit register for signal <block_cnt<4><30>>.
    Found 1-bit register for signal <block_cnt<4><29>>.
    Found 1-bit register for signal <block_cnt<4><28>>.
    Found 1-bit register for signal <block_cnt<4><27>>.
    Found 1-bit register for signal <block_cnt<4><26>>.
    Found 1-bit register for signal <block_cnt<4><25>>.
    Found 1-bit register for signal <block_cnt<4><24>>.
    Found 1-bit register for signal <block_cnt<4><23>>.
    Found 1-bit register for signal <block_cnt<4><22>>.
    Found 1-bit register for signal <block_cnt<4><21>>.
    Found 1-bit register for signal <block_cnt<4><20>>.
    Found 1-bit register for signal <block_cnt<4><19>>.
    Found 1-bit register for signal <block_cnt<4><18>>.
    Found 1-bit register for signal <block_cnt<4><17>>.
    Found 1-bit register for signal <block_cnt<4><16>>.
    Found 1-bit register for signal <block_cnt<4><15>>.
    Found 1-bit register for signal <block_cnt<4><14>>.
    Found 1-bit register for signal <block_cnt<4><13>>.
    Found 1-bit register for signal <block_cnt<4><12>>.
    Found 1-bit register for signal <block_cnt<4><11>>.
    Found 1-bit register for signal <block_cnt<4><10>>.
    Found 1-bit register for signal <block_cnt<4><9>>.
    Found 1-bit register for signal <block_cnt<4><8>>.
    Found 1-bit register for signal <block_cnt<4><7>>.
    Found 1-bit register for signal <block_cnt<4><6>>.
    Found 1-bit register for signal <block_cnt<4><5>>.
    Found 1-bit register for signal <block_cnt<4><4>>.
    Found 1-bit register for signal <block_cnt<4><3>>.
    Found 1-bit register for signal <block_cnt<4><2>>.
    Found 1-bit register for signal <block_cnt<4><1>>.
    Found 1-bit register for signal <block_cnt<4><0>>.
    Found 1-bit register for signal <block_cnt<3><31>>.
    Found 1-bit register for signal <block_cnt<3><30>>.
    Found 1-bit register for signal <block_cnt<3><29>>.
    Found 1-bit register for signal <block_cnt<3><28>>.
    Found 1-bit register for signal <block_cnt<3><27>>.
    Found 1-bit register for signal <block_cnt<3><26>>.
    Found 1-bit register for signal <block_cnt<3><25>>.
    Found 1-bit register for signal <block_cnt<3><24>>.
    Found 1-bit register for signal <block_cnt<3><23>>.
    Found 1-bit register for signal <block_cnt<3><22>>.
    Found 1-bit register for signal <block_cnt<3><21>>.
    Found 1-bit register for signal <block_cnt<3><20>>.
    Found 1-bit register for signal <block_cnt<3><19>>.
    Found 1-bit register for signal <block_cnt<3><18>>.
    Found 1-bit register for signal <block_cnt<3><17>>.
    Found 1-bit register for signal <block_cnt<3><16>>.
    Found 1-bit register for signal <block_cnt<3><15>>.
    Found 1-bit register for signal <block_cnt<3><14>>.
    Found 1-bit register for signal <block_cnt<3><13>>.
    Found 1-bit register for signal <block_cnt<3><12>>.
    Found 1-bit register for signal <block_cnt<3><11>>.
    Found 1-bit register for signal <block_cnt<3><10>>.
    Found 1-bit register for signal <block_cnt<3><9>>.
    Found 1-bit register for signal <block_cnt<3><8>>.
    Found 1-bit register for signal <block_cnt<3><7>>.
    Found 1-bit register for signal <block_cnt<3><6>>.
    Found 1-bit register for signal <block_cnt<3><5>>.
    Found 1-bit register for signal <block_cnt<3><4>>.
    Found 1-bit register for signal <block_cnt<3><3>>.
    Found 1-bit register for signal <block_cnt<3><2>>.
    Found 1-bit register for signal <block_cnt<3><1>>.
    Found 1-bit register for signal <block_cnt<3><0>>.
    Found 1-bit register for signal <block_cnt<2><31>>.
    Found 1-bit register for signal <block_cnt<2><30>>.
    Found 1-bit register for signal <block_cnt<2><29>>.
    Found 1-bit register for signal <block_cnt<2><28>>.
    Found 1-bit register for signal <block_cnt<2><27>>.
    Found 1-bit register for signal <block_cnt<2><26>>.
    Found 1-bit register for signal <block_cnt<2><25>>.
    Found 1-bit register for signal <block_cnt<2><24>>.
    Found 1-bit register for signal <block_cnt<2><23>>.
    Found 1-bit register for signal <block_cnt<2><22>>.
    Found 1-bit register for signal <block_cnt<2><21>>.
    Found 1-bit register for signal <block_cnt<2><20>>.
    Found 1-bit register for signal <block_cnt<2><19>>.
    Found 1-bit register for signal <block_cnt<2><18>>.
    Found 1-bit register for signal <block_cnt<2><17>>.
    Found 1-bit register for signal <block_cnt<2><16>>.
    Found 1-bit register for signal <block_cnt<2><15>>.
    Found 1-bit register for signal <block_cnt<2><14>>.
    Found 1-bit register for signal <block_cnt<2><13>>.
    Found 1-bit register for signal <block_cnt<2><12>>.
    Found 1-bit register for signal <block_cnt<2><11>>.
    Found 1-bit register for signal <block_cnt<2><10>>.
    Found 1-bit register for signal <block_cnt<2><9>>.
    Found 1-bit register for signal <block_cnt<2><8>>.
    Found 1-bit register for signal <block_cnt<2><7>>.
    Found 1-bit register for signal <block_cnt<2><6>>.
    Found 1-bit register for signal <block_cnt<2><5>>.
    Found 1-bit register for signal <block_cnt<2><4>>.
    Found 1-bit register for signal <block_cnt<2><3>>.
    Found 1-bit register for signal <block_cnt<2><2>>.
    Found 1-bit register for signal <block_cnt<2><1>>.
    Found 1-bit register for signal <block_cnt<2><0>>.
    Found 1-bit register for signal <block_cnt<1><31>>.
    Found 1-bit register for signal <block_cnt<1><30>>.
    Found 1-bit register for signal <block_cnt<1><29>>.
    Found 1-bit register for signal <block_cnt<1><28>>.
    Found 1-bit register for signal <block_cnt<1><27>>.
    Found 1-bit register for signal <block_cnt<1><26>>.
    Found 1-bit register for signal <block_cnt<1><25>>.
    Found 1-bit register for signal <block_cnt<1><24>>.
    Found 1-bit register for signal <block_cnt<1><23>>.
    Found 1-bit register for signal <block_cnt<1><22>>.
    Found 1-bit register for signal <block_cnt<1><21>>.
    Found 1-bit register for signal <block_cnt<1><20>>.
    Found 1-bit register for signal <block_cnt<1><19>>.
    Found 1-bit register for signal <block_cnt<1><18>>.
    Found 1-bit register for signal <block_cnt<1><17>>.
    Found 1-bit register for signal <block_cnt<1><16>>.
    Found 1-bit register for signal <block_cnt<1><15>>.
    Found 1-bit register for signal <block_cnt<1><14>>.
    Found 1-bit register for signal <block_cnt<1><13>>.
    Found 1-bit register for signal <block_cnt<1><12>>.
    Found 1-bit register for signal <block_cnt<1><11>>.
    Found 1-bit register for signal <block_cnt<1><10>>.
    Found 1-bit register for signal <block_cnt<1><9>>.
    Found 1-bit register for signal <block_cnt<1><8>>.
    Found 1-bit register for signal <block_cnt<1><7>>.
    Found 1-bit register for signal <block_cnt<1><6>>.
    Found 1-bit register for signal <block_cnt<1><5>>.
    Found 1-bit register for signal <block_cnt<1><4>>.
    Found 1-bit register for signal <block_cnt<1><3>>.
    Found 1-bit register for signal <block_cnt<1><2>>.
    Found 1-bit register for signal <block_cnt<1><1>>.
    Found 1-bit register for signal <block_cnt<1><0>>.
    Found 1-bit register for signal <block_cnt<0><31>>.
    Found 1-bit register for signal <block_cnt<0><30>>.
    Found 1-bit register for signal <block_cnt<0><29>>.
    Found 1-bit register for signal <block_cnt<0><28>>.
    Found 1-bit register for signal <block_cnt<0><27>>.
    Found 1-bit register for signal <block_cnt<0><26>>.
    Found 1-bit register for signal <block_cnt<0><25>>.
    Found 1-bit register for signal <block_cnt<0><24>>.
    Found 1-bit register for signal <block_cnt<0><23>>.
    Found 1-bit register for signal <block_cnt<0><22>>.
    Found 1-bit register for signal <block_cnt<0><21>>.
    Found 1-bit register for signal <block_cnt<0><20>>.
    Found 1-bit register for signal <block_cnt<0><19>>.
    Found 1-bit register for signal <block_cnt<0><18>>.
    Found 1-bit register for signal <block_cnt<0><17>>.
    Found 1-bit register for signal <block_cnt<0><16>>.
    Found 1-bit register for signal <block_cnt<0><15>>.
    Found 1-bit register for signal <block_cnt<0><14>>.
    Found 1-bit register for signal <block_cnt<0><13>>.
    Found 1-bit register for signal <block_cnt<0><12>>.
    Found 1-bit register for signal <block_cnt<0><11>>.
    Found 1-bit register for signal <block_cnt<0><10>>.
    Found 1-bit register for signal <block_cnt<0><9>>.
    Found 1-bit register for signal <block_cnt<0><8>>.
    Found 1-bit register for signal <block_cnt<0><7>>.
    Found 1-bit register for signal <block_cnt<0><6>>.
    Found 1-bit register for signal <block_cnt<0><5>>.
    Found 1-bit register for signal <block_cnt<0><4>>.
    Found 1-bit register for signal <block_cnt<0><3>>.
    Found 1-bit register for signal <block_cnt<0><2>>.
    Found 1-bit register for signal <block_cnt<0><1>>.
    Found 1-bit register for signal <block_cnt<0><0>>.
    Found 10-bit register for signal <cnt_x>.
    Found 11-bit subtractor for signal <GND_17_o_GND_17_o_sub_32_OUT> created at line 95.
    Found 32-bit subtractor for signal <n4737> created at line 95.
    Found 11-bit subtractor for signal <GND_17_o_GND_17_o_sub_37_OUT> created at line 95.
    Found 32-bit subtractor for signal <GND_17_o_GND_17_o_sub_41_OUT> created at line 95.
    Found 10-bit adder for signal <cnt_x[9]_GND_17_o_add_2_OUT> created at line 79.
    Found 10-bit adder for signal <cnt_y[9]_GND_17_o_add_9_OUT> created at line 86.
    Found 32-bit adder for signal <n4695> created at line 92.
    Found 32-bit adder for signal <n4698> created at line 92.
    Found 32-bit adder for signal <n4701> created at line 92.
    Found 32-bit adder for signal <n4704> created at line 92.
    Found 32-bit adder for signal <n4707> created at line 92.
    Found 32-bit adder for signal <n4710> created at line 92.
    Found 32-bit adder for signal <n4713> created at line 92.
    Found 32-bit adder for signal <n4716> created at line 92.
    Found 32-bit adder for signal <n4719> created at line 92.
    Found 32-bit adder for signal <n4722> created at line 92.
    Found 32-bit adder for signal <n4725> created at line 92.
    Found 32-bit adder for signal <n4728> created at line 92.
    Found 32-bit adder for signal <n4731> created at line 92.
    Found 32-bit adder for signal <n4734> created at line 92.
    Found 32-bit adder for signal <score> created at line 92.
    Found 32-bit adder for signal <n4573> created at line 95.
    Found 20-bit adder for signal <n4574> created at line 96.
    Found 10-bit subtractor for signal <x_ptr> created at line 31.
    Found 10-bit subtractor for signal <y_ptr> created at line 32.
    Found 32x7-bit multiplier for signal <n4598> created at line 95.
    Found 32x7-bit multiplier for signal <n4602> created at line 95.
    Found 7x32-bit multiplier for signal <n4604> created at line 95.
    Found 10x10-bit multiplier for signal <n4741> created at line 96.
    Found 4-bit 13-to-1 multiplexer for signal <_n5273> created at line 137.
    Found 4-bit 13-to-1 multiplexer for signal <_n5276> created at line 149.
    Found 4-bit 13-to-1 multiplexer for signal <_n5279> created at line 161.
    Found 10-bit comparator lessequal for signal <cnt_x[9]_GND_17_o_LessThan_46_o> created at line 99
    Found 10-bit comparator lessequal for signal <cnt_y[9]_GND_17_o_LessThan_47_o> created at line 100
    Found 10-bit comparator greater for signal <x_ptr[9]_PWR_17_o_LessThan_48_o> created at line 101
    Found 10-bit comparator greater for signal <y_ptr[9]_GND_17_o_LessThan_49_o> created at line 101
    Found 10-bit comparator lessequal for signal <n0051> created at line 121
    Found 10-bit comparator lessequal for signal <n0054> created at line 121
    Found 10-bit comparator lessequal for signal <n0063> created at line 125
    Found 10-bit comparator lessequal for signal <n0066> created at line 125
    Found 10-bit comparator lessequal for signal <n0075> created at line 129
    Found 10-bit comparator lessequal for signal <n0078> created at line 129
    Found 10-bit comparator lessequal for signal <n0081> created at line 130
    Found 10-bit comparator lessequal for signal <n0083> created at line 130
    Found 10-bit comparator lessequal for signal <n0088> created at line 131
    Found 10-bit comparator lessequal for signal <n0090> created at line 131
    Found 10-bit comparator lessequal for signal <n0095> created at line 132
    Found 10-bit comparator lessequal for signal <n0097> created at line 132
    Found 10-bit comparator lessequal for signal <n0102> created at line 133
    Found 10-bit comparator lessequal for signal <n0104> created at line 133
    Found 10-bit comparator lessequal for signal <n0107> created at line 133
    Found 10-bit comparator lessequal for signal <n0110> created at line 133
    Summary:
	inferred   4 Multiplier(s).
	inferred  25 Adder/Subtractor(s).
	inferred 544 D-type flip-flop(s).
	inferred  20 Comparator(s).
	inferred  36 Multiplexer(s).
Unit <VGA_ctrl> synthesized.

Synthesizing Unit <div_32u_7u>.
    Related source file is "".
    Found 39-bit adder for signal <n2437> created at line 0.
    Found 39-bit adder for signal <GND_18_o_b[6]_add_1_OUT> created at line 0.
    Found 38-bit adder for signal <n2441> created at line 0.
    Found 38-bit adder for signal <GND_18_o_b[6]_add_3_OUT> created at line 0.
    Found 37-bit adder for signal <n2445> created at line 0.
    Found 37-bit adder for signal <GND_18_o_b[6]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <n2449> created at line 0.
    Found 36-bit adder for signal <GND_18_o_b[6]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <n2453> created at line 0.
    Found 35-bit adder for signal <GND_18_o_b[6]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <n2457> created at line 0.
    Found 34-bit adder for signal <GND_18_o_b[6]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <n2461> created at line 0.
    Found 33-bit adder for signal <GND_18_o_b[6]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <n2465> created at line 0.
    Found 32-bit adder for signal <a[31]_b[6]_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <n2469> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <n2473> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2477> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2481> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2485> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2489> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2493> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2497> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2501> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2505> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2509> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2513> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2517> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2521> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2525> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2529> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2533> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2537> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2541> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2545> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2549> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2553> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2557> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2561> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_63_OUT[31:0]> created at line 0.
    Found 39-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_7u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 10x10-bit multiplier                                  : 1
 32x7-bit multiplier                                   : 3
# Adders/Subtractors                                   : 155
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 2
 20-bit adder                                          : 1
 32-bit adder                                          : 117
 32-bit subtractor                                     : 2
 33-bit adder                                          : 4
 34-bit adder                                          : 4
 35-bit adder                                          : 4
 36-bit adder                                          : 4
 37-bit adder                                          : 4
 38-bit adder                                          : 4
 39-bit adder                                          : 4
 4-bit adder                                           : 1
# Registers                                            : 32
 1-bit register                                        : 9
 10-bit register                                       : 3
 11-bit register                                       : 1
 32-bit register                                       : 17
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 86
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 18
 32-bit comparator lessequal                           : 52
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator lessequal                           : 2
 38-bit comparator lessequal                           : 2
 39-bit comparator lessequal                           : 2
# Multiplexers                                         : 1928
 1-bit 2-to-1 multiplexer                              : 1893
 11-bit 2-to-1 multiplexer                             : 13
 32-bit 2-to-1 multiplexer                             : 12
 4-bit 13-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <code/SAnti_jitter.ngc>.
Reading core <code/SEnter_2_32.ngc>.
Reading core <code/SSeg7_Dev.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <code/Counter_x.ngc>.
Reading core <code/Multi_8CH32.ngc>.
Reading core <code/SPIO.ngc>.
Reading core <code/M_datapath.ngc>.
Reading core <code/ctrl.ngc>.
Reading core <ipcore_dir/item2.ngc>.
Reading core <ipcore_dir/item4.ngc>.
Reading core <ipcore_dir/item8.ngc>.
Reading core <ipcore_dir/item16.ngc>.
Reading core <ipcore_dir/item32.ngc>.
Reading core <ipcore_dir/item64.ngc>.
Reading core <ipcore_dir/item128.ngc>.
Reading core <ipcore_dir/item256.ngc>.
Reading core <ipcore_dir/item512.ngc>.
Reading core <ipcore_dir/item1024.ngc>.
Reading core <ipcore_dir/item2048.ngc>.
Reading core <ipcore_dir/bg.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <SSeg7_Dev> for timing and area information for instance <U6>.
Loading core <RAM_B> for timing and area information for instance <U3>.
Loading core <Counter_x> for timing and area information for instance <U10>.
Loading core <Multi_8CH32> for timing and area information for instance <U5>.
Loading core <SPIO> for timing and area information for instance <U7>.
Loading core <M_datapath> for timing and area information for instance <U1_2>.
Loading core <ctrl> for timing and area information for instance <U11>.
Loading core <item2> for timing and area information for instance <m2>.
Loading core <item4> for timing and area information for instance <m4>.
Loading core <item8> for timing and area information for instance <_i000050>.
Loading core <item16> for timing and area information for instance <_i000051>.
Loading core <item32> for timing and area information for instance <_i000052>.
Loading core <item64> for timing and area information for instance <_i000053>.
Loading core <item128> for timing and area information for instance <_i000054>.
Loading core <item256> for timing and area information for instance <_i000055>.
Loading core <item512> for timing and area information for instance <_i000056>.
Loading core <item1024> for timing and area information for instance <_i000057>.
Loading core <item2048> for timing and area information for instance <_i000058>.
Loading core <bg> for timing and area information for instance <mbg>.

Synthesizing (advanced) Unit <PS2>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <PS2> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_ctrl>.
The following registers are absorbed into counter <cnt_x>: 1 register on signal <cnt_x>.
The following registers are absorbed into counter <cnt_y>: 1 register on signal <cnt_y>.
	The following adders/subtractors are grouped into adder tree <Madd_score1> :
 	<Madd_n4695> in block <VGA_ctrl>, 	<Madd_n4698> in block <VGA_ctrl>, 	<Madd_n4701> in block <VGA_ctrl>, 	<Madd_n4704> in block <VGA_ctrl>, 	<Madd_n4707> in block <VGA_ctrl>, 	<Madd_n4710> in block <VGA_ctrl>, 	<Madd_n4713> in block <VGA_ctrl>, 	<Madd_n4716> in block <VGA_ctrl>, 	<Madd_n4719> in block <VGA_ctrl>, 	<Madd_n4722> in block <VGA_ctrl>, 	<Madd_n4725> in block <VGA_ctrl>, 	<Madd_n4728> in block <VGA_ctrl>, 	<Madd_n4731> in block <VGA_ctrl>, 	<Madd_n4734> in block <VGA_ctrl>, 	<Madd_score> in block <VGA_ctrl>.
	Multiplier <Mmult_n4741> in block <VGA_ctrl> and adder/subtractor <Madd_n4574_Madd> in block <VGA_ctrl> are combined into a MAC<Maddsub_n4741>.
Unit <VGA_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 10x10-to-19-bit MAC                                   : 1
# Multipliers                                          : 3
 32x7-bit multiplier                                   : 3
# Adders/Subtractors                                   : 71
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 2
 13-bit adder                                          : 1
 13-bit subtractor                                     : 1
 32-bit adder carry in                                 : 64
 32-bit subtractor                                     : 1
# Adder Trees                                          : 1
 32-bit / 16-inputs adder tree                         : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 550
 Flip-Flops                                            : 550
# Comparators                                          : 86
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 18
 32-bit comparator lessequal                           : 52
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator lessequal                           : 2
 38-bit comparator lessequal                           : 2
 39-bit comparator lessequal                           : 2
# Multiplexers                                         : 1926
 1-bit 2-to-1 multiplexer                              : 1892
 11-bit 2-to-1 multiplexer                             : 13
 32-bit 2-to-1 multiplexer                             : 12
 4-bit 13-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_n45981> of sequential type is unconnected in block <VGA_ctrl>.
WARNING:Xst:2677 - Node <Mmult_n46041> of sequential type is unconnected in block <VGA_ctrl>.
WARNING:Xst:1710 - FF/Latch <addrb_4> (without init value) has a constant value of 0 in block <VGA_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addrb_5> (without init value) has a constant value of 0 in block <VGA_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addrb_6> (without init value) has a constant value of 0 in block <VGA_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addrb_7> (without init value) has a constant value of 0 in block <VGA_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addrb_8> (without init value) has a constant value of 1 in block <VGA_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addrb_9> (without init value) has a constant value of 0 in block <VGA_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addrb_10> (without init value) has a constant value of 0 in block <VGA_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_n46021> of sequential type is unconnected in block <VGA_ctrl>.

Optimizing unit <Top> ...

Optimizing unit <PS2> ...

Optimizing unit <MIO_BUS> ...

Optimizing unit <VGA_ctrl> ...
WARNING:Xst:2677 - Node <ps2/key_done> of sequential type is unconnected in block <Top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 5.
INFO:Xst:2260 - The FF/Latch <IR/Q_20> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_20_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_21> in Unit <U1/U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_21_1> <IR/Q_21_2> <IR/Q_21_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_16> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_16_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_22> in Unit <U1/U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_22_1> <IR/Q_22_2> <IR/Q_22_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_17> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_17_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_25> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_25_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_20> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_20_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_21> in Unit <U1/U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_21_1> <IR/Q_21_2> <IR/Q_21_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_16> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_16_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_22> in Unit <U1/U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_22_1> <IR/Q_22_2> <IR/Q_22_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_17> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_17_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_25> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_25_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 598
 Flip-Flops                                            : 598

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 8995
#      AND2                        : 11
#      AND3                        : 88
#      AND4                        : 72
#      GND                         : 17
#      INV                         : 94
#      LUT1                        : 125
#      LUT2                        : 286
#      LUT3                        : 1824
#      LUT4                        : 583
#      LUT5                        : 1226
#      LUT6                        : 1788
#      MUXCY                       : 1375
#      MUXF7                       : 70
#      OR2                         : 57
#      OR3                         : 24
#      OR4                         : 32
#      VCC                         : 18
#      XOR2                        : 1
#      XORCY                       : 1304
# FlipFlops/Latches                : 2220
#      FD                          : 254
#      FDC                         : 112
#      FDCE                        : 1086
#      FDCE_1                      : 15
#      FDE                         : 673
#      FDE_1                       : 14
#      FDP                         : 6
#      FDPE                        : 1
#      FDPE_1                      : 3
#      FDR                         : 12
#      FDRE                        : 43
#      FDS                         : 1
# RAMS                             : 139
#      RAMB18E1                    : 1
#      RAMB36E1                    : 138
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGP                       : 1
# IO Buffers                       : 54
#      IBUF                        : 23
#      OBUF                        : 31
# DSPs                             : 4
#      DSP48E1                     : 4

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:            2220  out of  202800     1%  
 Number of Slice LUTs:                 5926  out of  101400     5%  
    Number used as Logic:              5926  out of  101400     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7493
   Number with an unused Flip Flop:    5273  out of   7493    70%  
   Number with an unused LUT:          1567  out of   7493    20%  
   Number of fully used LUT-FF pairs:   653  out of   7493     8%  
   Number of unique control sets:        60

IO Utilization: 
 Number of IOs:                          55
 Number of bonded IOBs:                  55  out of    400    13%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              139  out of    325    42%  
    Number using Block RAM only:        139
 Number of BUFG/BUFGCTRLs:                6  out of     32    18%  
 Number of DSP48E1s:                      4  out of    600     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk_100mhz                         | BUFGP                       | 292   |
U8/clkdiv_1                        | BUFG                        | 681   |
U9/clk1                            | BUFG                        | 41    |
M4/push(M4/push1:O)                | NONE(*)(M4/state_0)         | 3     |
IO_clk(IO_clk1:O)                  | BUFG(*)(U10/counter0_Lock_0)| 141   |
U8/clkdiv_8                        | BUFG                        | 35    |
Clk_CPU(U8/Mmux_Clk_CPU11:O)       | BUFG(*)(U1/U1_2/PC/Q_31)    | 1166  |
-----------------------------------+-----------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                   | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1212(U11/mbg/XST_GND:G)                                                                                                                                                      | NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)    | 182   |
U11/_i000050/N1(U11/_i000050/XST_GND:G)                                                                                                                                                                                                                                          | NONE(U11/_i000050/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U11/_i000051/N1(U11/_i000051/XST_GND:G)                                                                                                                                                                                                                                          | NONE(U11/_i000051/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U11/_i000052/N1(U11/_i000052/XST_GND:G)                                                                                                                                                                                                                                          | NONE(U11/_i000052/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U11/_i000053/N1(U11/_i000053/XST_GND:G)                                                                                                                                                                                                                                          | NONE(U11/_i000053/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U11/_i000054/N1(U11/_i000054/XST_GND:G)                                                                                                                                                                                                                                          | NONE(U11/_i000054/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U11/_i000055/N1(U11/_i000055/XST_GND:G)                                                                                                                                                                                                                                          | NONE(U11/_i000055/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U11/_i000056/N1(U11/_i000056/XST_GND:G)                                                                                                                                                                                                                                          | NONE(U11/_i000056/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U11/_i000057/N1(U11/_i000057/XST_GND:G)                                                                                                                                                                                                                                          | NONE(U11/_i000057/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U11/_i000058/N1(U11/_i000058/XST_GND:G)                                                                                                                                                                                                                                          | NONE(U11/_i000058/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U11/m2/N1(U11/m2/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(U11/m2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)      | 6     |
U11/m4/N1(U11/m4/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(U11/m4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)      | 6     |
U3/N1(U3/XST_GND:G)                                                                                                                                                                                                                                                              | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)     | 4     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelata_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelatb_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/cascadelata_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/cascadelatb_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/cascadelata_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/cascadelatb_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/cascadelata_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/cascadelatb_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/cascadelata_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/cascadelatb_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/cascadelata_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/cascadelatb_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelata_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelatb_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/cascadelata_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/cascadelatb_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelata_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelatb_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/cascadelata_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/cascadelatb_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/cascadelata_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/cascadelatb_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/cascadelata_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/cascadelatb_tmp(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 9.900ns (Maximum Frequency: 101.015MHz)
   Minimum input arrival time before clock: 2.542ns
   Maximum output required time after clock: 3.937ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 6.694ns (frequency: 149.388MHz)
  Total number of paths / destination ports: 12454 / 413
-------------------------------------------------------------------------
Delay:               6.694ns (Levels of Logic = 12)
  Source:            ps2/data_9 (FF)
  Destination:       U6/M2/buffer_43 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: ps2/data_9 to U6/M2/buffer_43
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.282   0.725  ps2/data_9 (ps2/data_9)
     LUT5:I0->O            1   0.053   0.635  U4/Mmux_Cpu_data4bus322 (U4/Mmux_Cpu_data4bus321)
     LUT4:I0->O            3   0.053   0.649  U4/Mmux_Cpu_data4bus323 (Data_in<9>)
     begin scope: 'U5:data6<9>'
     LUT6:I2->O            1   0.053   0.000  MUX1_DispData/Mmux_o_331 (MUX1_DispData/Mmux_o_331)
     MUXF7:I1->O          13   0.217   0.479  MUX1_DispData/Mmux_o_2_f7_30 (Disp_num<9>)
     end scope: 'U5:Disp_num<9>'
     begin scope: 'U6:Hexs<9>'
     INV:I->O              8   0.067   0.771  SM1/HTS5/MSEG/XLXI_3 (SM1/HTS5/MSEG/XLXN_62)
     AND3:I1->O            1   0.053   0.739  SM1/HTS5/MSEG/XLXI_35 (SM1/HTS5/MSEG/XLXN_172)
     OR3:I0->O             1   0.053   0.725  SM1/HTS5/MSEG/XLXI_36 (SM1/HTS5/MSEG/XLXN_212)
     OR2:I1->O             1   0.053   0.485  SM1/HTS5/MSEG/XLXI_51 (XLXN_390<43>)
     LUT6:I4->O            1   0.053   0.485  M2/mux10111 (M2/state[1]_GND_3_o_wide_mux_15_OUT<43>)
     LUT3:I1->O            1   0.053   0.000  M2/buffer_43_rstpot (M2/buffer_43_rstpot)
     FD:D                      0.011          M2/buffer_43
    ----------------------------------------
    Total                      6.694ns (1.001ns logic, 5.693ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_1'
  Clock period: 8.371ns (frequency: 119.464MHz)
  Total number of paths / destination ports: 408981 / 598
-------------------------------------------------------------------------
Delay:               8.371ns (Levels of Logic = 21)
  Source:            U11/cnt_y_4 (FF)
  Destination:       U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      U8/clkdiv_1 rising
  Destination Clock: U8/clkdiv_1 rising

  Data Path: U11/cnt_y_4 to U11/mbg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            17   0.282   0.831  U11/cnt_y_4 (U11/cnt_y_4)
     LUT6:I1->O           30   0.053   0.565  U11/Msub_y_ptr_cy<5>11 (U11/Msub_y_ptr_cy<5>)
     LUT3:I2->O           17   0.053   0.505  U11/Msub_y_ptr_xor<7>11 (U11/y_ptr<7>)
     DSP48E1:B7->P0        1   3.098   0.413  U11/Maddsub_n4741 (U11/Maddsub_n4741_0)
     LUT2:I1->O            1   0.053   0.000  U11/Maddsub_n4741_Madd_lut<0> (U11/Maddsub_n4741_Madd_lut<0>)
     MUXCY:S->O            1   0.291   0.000  U11/Maddsub_n4741_Madd_cy<0> (U11/Maddsub_n4741_Madd_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  U11/Maddsub_n4741_Madd_cy<1> (U11/Maddsub_n4741_Madd_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  U11/Maddsub_n4741_Madd_cy<2> (U11/Maddsub_n4741_Madd_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  U11/Maddsub_n4741_Madd_cy<3> (U11/Maddsub_n4741_Madd_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  U11/Maddsub_n4741_Madd_cy<4> (U11/Maddsub_n4741_Madd_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  U11/Maddsub_n4741_Madd_cy<5> (U11/Maddsub_n4741_Madd_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  U11/Maddsub_n4741_Madd_cy<6> (U11/Maddsub_n4741_Madd_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  U11/Maddsub_n4741_Madd_cy<7> (U11/Maddsub_n4741_Madd_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  U11/Maddsub_n4741_Madd_cy<8> (U11/Maddsub_n4741_Madd_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  U11/Maddsub_n4741_Madd_cy<9> (U11/Maddsub_n4741_Madd_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  U11/Maddsub_n4741_Madd_cy<10> (U11/Maddsub_n4741_Madd_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  U11/Maddsub_n4741_Madd_cy<11> (U11/Maddsub_n4741_Madd_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  U11/Maddsub_n4741_Madd_cy<12> (U11/Maddsub_n4741_Madd_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  U11/Maddsub_n4741_Madd_cy<13> (U11/Maddsub_n4741_Madd_cy<13>)
     XORCY:CI->O          37   0.320   0.879  U11/Maddsub_n4741_Madd_xor<14> (U11/n4574<14>)
     begin scope: 'U11/mbg:addra<14>'
     LUT5:I0->O            2   0.053   0.405  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out71 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_ena)
     RAMB18E1:ENARDEN          0.375          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      8.371ns (4.773ns logic, 3.598ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.576ns (frequency: 388.199MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.576ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.282   0.739  counter_8 (counter<8>)
     LUT5:I0->O            1   0.053   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.015   0.445  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.067   0.439  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.200          Key_x_0
    ----------------------------------------
    Total                      2.576ns (0.953ns logic, 1.623ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.277ns (frequency: 783.085MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.277ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.282   0.518  state_0 (state<0>)
     INV:I->O              1   0.067   0.399  Result<0>1_INV_0 (Result<0>)
     FDE:D                     0.011          state_0
    ----------------------------------------
    Total                      1.277ns (0.360ns logic, 0.917ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'IO_clk'
  Clock period: 3.419ns (frequency: 292.478MHz)
  Total number of paths / destination ports: 351 / 80
-------------------------------------------------------------------------
Delay:               1.710ns (Levels of Logic = 2)
  Source:            U7/counter_set_1 (FF)
  Destination:       U10/counter0_Lock_0 (FF)
  Source Clock:      IO_clk falling
  Destination Clock: IO_clk rising

  Data Path: U7/counter_set_1 to U10/counter0_Lock_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.289   0.616  counter_set_1 (counter_set<1>)
     end scope: 'U7:counter_set<1>'
     begin scope: 'U10:counter_ch<1>'
     LUT3:I0->O           32   0.053   0.552  _n0094<1>11 (_n0094<1>1)
     FDCE:CE                   0.200          counter0_Lock_0
    ----------------------------------------
    Total                      1.710ns (0.542ns logic, 1.168ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_8'
  Clock period: 2.315ns (frequency: 431.966MHz)
  Total number of paths / destination ports: 788 / 36
-------------------------------------------------------------------------
Delay:               2.315ns (Levels of Logic = 35)
  Source:            U10/counter0_0 (FF)
  Destination:       U10/counter0_32 (FF)
  Source Clock:      U8/clkdiv_8 rising
  Destination Clock: U8/clkdiv_8 rising

  Data Path: U10/counter0_0 to U10/counter0_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.282   0.427  counter0_0 (counter_out<0>)
     LUT1:I0->O            1   0.053   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0>_rt (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.291   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<1> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<2> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<3> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<4> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<5> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<6> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<7> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<8> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<9> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<10> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<11> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<12> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<13> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<14> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<15> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<16> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<17> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<18> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<19> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<20> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<21> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<22> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<23> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<24> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<25> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<26> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<27> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<28> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<29> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<30> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<30>)
     MUXCY:CI->O           0   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<31> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<31>)
     XORCY:CI->O           1   0.320   0.413  Msub_counter0[32]_GND_1_o_sub_26_OUT_xor<32> (counter0[32]_GND_1_o_sub_26_OUT<32>)
     LUT6:I5->O            1   0.053   0.000  Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT261 (counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<32>)
     FDC:D                     0.011          counter0_32
    ----------------------------------------
    Total                      2.315ns (1.475ns logic, 0.840ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_CPU'
  Clock period: 9.900ns (frequency: 101.015MHz)
  Total number of paths / destination ports: 3713308 / 2233
-------------------------------------------------------------------------
Delay:               9.900ns (Levels of Logic = 41)
  Source:            U1/U1_2/U2/register_31_224 (FF)
  Destination:       U1/U1_2/PC/Q_31 (FF)
  Source Clock:      Clk_CPU rising
  Destination Clock: Clk_CPU rising

  Data Path: U1/U1_2/U2/register_31_224 to U1/U1_2/PC/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.282   0.753  U2/register_31_224 (U2/register_31<224>)
     LUT6:I0->O            1   0.053   0.635  U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_81 (U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_81)
     LUT6:I2->O            1   0.053   0.485  U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_3 (U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_3)
     LUT6:I4->O            4   0.053   0.505  MUX4/Mmux_o11 (XLXN_746<0>)
     LUT3:I1->O            1   0.053   0.000  U1/ADC_32/Madd_S_Madd_lut<0> (U1/ADC_32/Madd_S_Madd_lut<0>)
     MUXCY:S->O            1   0.291   0.000  U1/ADC_32/Madd_S_Madd_cy<0> (U1/ADC_32/Madd_S_Madd_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<1> (U1/ADC_32/Madd_S_Madd_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<2> (U1/ADC_32/Madd_S_Madd_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<3> (U1/ADC_32/Madd_S_Madd_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<4> (U1/ADC_32/Madd_S_Madd_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<5> (U1/ADC_32/Madd_S_Madd_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<6> (U1/ADC_32/Madd_S_Madd_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<7> (U1/ADC_32/Madd_S_Madd_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<8> (U1/ADC_32/Madd_S_Madd_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<9> (U1/ADC_32/Madd_S_Madd_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<10> (U1/ADC_32/Madd_S_Madd_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<11> (U1/ADC_32/Madd_S_Madd_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<12> (U1/ADC_32/Madd_S_Madd_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<13> (U1/ADC_32/Madd_S_Madd_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<14> (U1/ADC_32/Madd_S_Madd_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<15> (U1/ADC_32/Madd_S_Madd_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<16> (U1/ADC_32/Madd_S_Madd_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<17> (U1/ADC_32/Madd_S_Madd_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<18> (U1/ADC_32/Madd_S_Madd_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<19> (U1/ADC_32/Madd_S_Madd_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<20> (U1/ADC_32/Madd_S_Madd_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<21> (U1/ADC_32/Madd_S_Madd_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<22> (U1/ADC_32/Madd_S_Madd_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<23> (U1/ADC_32/Madd_S_Madd_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<24> (U1/ADC_32/Madd_S_Madd_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<25> (U1/ADC_32/Madd_S_Madd_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<26> (U1/ADC_32/Madd_S_Madd_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<27> (U1/ADC_32/Madd_S_Madd_cy<27>)
     XORCY:CI->O           2   0.320   0.641  U1/ADC_32/Madd_S_Madd_xor<28> (U1/S<28>)
     LUT6:I2->O            1   0.053   0.413  U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>4 (U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>3)
     LUT6:I5->O            1   0.053   0.413  U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>2_SW0_SW0_SW0 (N70)
     LUT6:I5->O            1   0.053   0.739  U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>8 (zero)
     XOR2:I0->O            1   0.053   0.399  XLXI_4 (XLXN_911)
     INV:I->O              1   0.067   0.739  XLXI_7 (XLXN_887)
     AND2:I0->O            1   0.053   0.739  XLXI_5 (XLXN_905)
     OR2:I0->O             1   0.053   0.739  XLXI_11 (XLXN_910)
     AND2:I0->O           32   0.053   0.552  XLXI_6 (XLXN_929)
     FDCE:CE                   0.200          PC/Q_0
    ----------------------------------------
    Total                      9.900ns (2.148ns logic, 7.752ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1204 / 109
-------------------------------------------------------------------------
Offset:              2.498ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<2> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.753  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'U9:SW<2>'
     LUT6:I0->O            1   0.053   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.015   0.554  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.067   0.505  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.200          SW_OK_0
    ----------------------------------------
    Total                      2.498ns (0.686ns logic, 1.812ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.542ns (Levels of Logic = 6)
  Source:            BTN_y<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: BTN_y<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.668  BTN_y_3_IBUF (BTN_y_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.053   0.811  out1 (n0016)
     LUT6:I0->O            3   0.053   0.427  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.053   0.413  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.053   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                     0.011          Key_x_4
    ----------------------------------------
    Total                      2.542ns (0.223ns logic, 2.319ns route)
                                       (8.8% logic, 91.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.779ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       BTN_x<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to BTN_x<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.282   0.497  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          BTN_x_4_OBUF (BTN_x<4>)
    ----------------------------------------
    Total                      0.779ns (0.282ns logic, 0.497ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/clkdiv_1'
  Total number of paths / destination ports: 1077 / 14
-------------------------------------------------------------------------
Offset:              3.937ns (Levels of Logic = 5)
  Source:            U11/cnt_y_4 (FF)
  Destination:       Red<3> (PAD)
  Source Clock:      U8/clkdiv_1 rising

  Data Path: U11/cnt_y_4 to Red<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            17   0.282   0.831  U11/cnt_y_4 (U11/cnt_y_4)
     LUT6:I1->O           30   0.053   0.565  U11/Msub_y_ptr_cy<5>11 (U11/Msub_y_ptr_cy<5>)
     LUT5:I4->O           15   0.053   0.831  U11/Msub_y_ptr_xor<9>11 (U11/y_ptr<9>)
     LUT6:I0->O           12   0.053   0.811  U11/valid (U11/valid)
     LUT6:I0->O            2   0.053   0.405  U11/Mmux_red4 (Red_3_OBUF)
     OBUF:I->O                 0.000          Red_3_OBUF (Red<3>)
    ----------------------------------------
    Total                      3.937ns (0.494ns logic, 3.443ns route)
                                       (12.5% logic, 87.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.740ns (Levels of Logic = 2)
  Source:            U6/M2/s_clk (FF)
  Destination:       seg_clk (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: U6/M2/s_clk to seg_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.282   0.458  M2/s_clk (seg_clk)
     end scope: 'U6:seg_clk'
     OBUF:I->O                 0.000          seg_clk_OBUF (seg_clk)
    ----------------------------------------
    Total                      0.740ns (0.282ns logic, 0.458ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IO_clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.701ns (Levels of Logic = 2)
  Source:            U7/P2S_led/s_clk (FF)
  Destination:       led_clk (PAD)
  Source Clock:      IO_clk rising

  Data Path: U7/P2S_led/s_clk to led_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.282   0.419  P2S_led/s_clk (led_clk)
     end scope: 'U7:led_clk'
     OBUF:I->O                 0.000          led_clk_OBUF (led_clk)
    ----------------------------------------
    Total                      0.701ns (0.282ns logic, 0.419ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_CPU
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    9.900|         |         |         |
U8/clkdiv_8    |    2.149|         |         |         |
U9/clk1        |    1.927|         |         |         |
clk_100mhz     |    1.759|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IO_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    4.204|         |    4.074|         |
IO_clk         |    2.243|    1.710|         |         |
U8/clkdiv_8    |    1.478|         |         |         |
clk_100mhz     |    2.058|         |    1.791|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.277|         |         |         |
U9/clk1        |    1.008|         |         |         |
clk_100mhz     |    1.603|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/clkdiv_1    |    8.371|         |         |         |
clk_100mhz     |    1.890|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IO_clk         |    2.291|         |         |         |
U8/clkdiv_8    |    2.315|         |         |         |
clk_100mhz     |    1.948|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U9/clk1        |    2.576|         |         |         |
clk_100mhz     |    1.557|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    9.141|         |         |         |
IO_clk         |    4.995|         |         |         |
M4/push        |    2.339|         |         |         |
U8/clkdiv_1    |   10.920|         |         |         |
U8/clkdiv_8    |    7.084|         |         |         |
U9/clk1        |    6.862|         |         |         |
clk_100mhz     |    6.694|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 55.00 secs
Total CPU time to Xst completion: 55.28 secs
 
--> 

Total memory usage is 4747776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   61 (   0 filtered)
Number of infos    :   23 (   0 filtered)

