Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec 14 13:44:50 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3402 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.043        0.000                      0                14268        0.032        0.000                      0                14268        3.000        0.000                       0                  3408  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
EXCLK                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.043        0.000                      0                14205        0.100        0.000                      0                14205        3.750        0.000                       0                  3404  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.044        0.000                      0                14205        0.100        0.000                      0                14205        3.750        0.000                       0                  3404  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.043        0.000                      0                14205        0.032        0.000                      0                14205  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.043        0.000                      0                14205        0.032        0.000                      0                14205  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          4.553        0.000                      0                   63        0.655        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.553        0.000                      0                   63        0.587        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.553        0.000                      0                   63        0.587        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        4.554        0.000                      0                   63        0.655        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_rd_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 3.421ns (35.467%)  route 6.225ns (64.533%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.754     7.359    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.607     8.094    cpu0/id_ex0/clk_out1
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[0]/C
                         clock pessimism             -0.418     7.675    
                         clock uncertainty           -0.068     7.608    
    SLICE_X27Y114        FDRE (Setup_fdre_C_CE)      -0.205     7.403    cpu0/id_ex0/ex_rd_reg[0]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_rd_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 3.421ns (35.467%)  route 6.225ns (64.533%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.754     7.359    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.607     8.094    cpu0/id_ex0/clk_out1
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[1]/C
                         clock pessimism             -0.418     7.675    
                         clock uncertainty           -0.068     7.608    
    SLICE_X27Y114        FDRE (Setup_fdre_C_CE)      -0.205     7.403    cpu0/id_ex0/ex_rd_reg[1]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_rd_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 3.421ns (35.467%)  route 6.225ns (64.533%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.754     7.359    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.607     8.094    cpu0/id_ex0/clk_out1
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[3]/C
                         clock pessimism             -0.418     7.675    
                         clock uncertainty           -0.068     7.608    
    SLICE_X27Y114        FDRE (Setup_fdre_C_CE)      -0.205     7.403    cpu0/id_ex0/ex_rd_reg[3]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_rd_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 3.421ns (35.467%)  route 6.225ns (64.533%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.754     7.359    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.607     8.094    cpu0/id_ex0/clk_out1
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[4]/C
                         clock pessimism             -0.418     7.675    
                         clock uncertainty           -0.068     7.608    
    SLICE_X27Y114        FDRE (Setup_fdre_C_CE)      -0.205     7.403    cpu0/id_ex0/ex_rd_reg[4]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[2]_fret__22/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 3.421ns (35.553%)  route 6.201ns (64.447%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 8.091 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.731     7.336    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__22/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.604     8.091    cpu0/id_ex0/clk_out1
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__22/C
                         clock pessimism             -0.418     7.672    
                         clock uncertainty           -0.068     7.605    
    SLICE_X24Y117        FDRE (Setup_fdre_C_CE)      -0.205     7.400    cpu0/id_ex0/ex_pc_reg[2]_fret__22
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[2]_fret__23/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 3.421ns (35.553%)  route 6.201ns (64.447%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 8.091 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.731     7.336    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__23/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.604     8.091    cpu0/id_ex0/clk_out1
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__23/C
                         clock pessimism             -0.418     7.672    
                         clock uncertainty           -0.068     7.605    
    SLICE_X24Y117        FDRE (Setup_fdre_C_CE)      -0.205     7.400    cpu0/id_ex0/ex_pc_reg[2]_fret__23
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[2]_fret__24/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 3.421ns (35.553%)  route 6.201ns (64.447%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 8.091 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.731     7.336    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__24/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.604     8.091    cpu0/id_ex0/clk_out1
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__24/C
                         clock pessimism             -0.418     7.672    
                         clock uncertainty           -0.068     7.605    
    SLICE_X24Y117        FDRE (Setup_fdre_C_CE)      -0.205     7.400    cpu0/id_ex0/ex_pc_reg[2]_fret__24
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 3.421ns (35.576%)  route 6.195ns (64.424%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.725     7.329    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.606     8.093    cpu0/id_ex0/clk_out1
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[22]/C
                         clock pessimism             -0.418     7.674    
                         clock uncertainty           -0.068     7.607    
    SLICE_X26Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.402    cpu0/id_ex0/ex_pc_reg[22]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 3.421ns (35.576%)  route 6.195ns (64.424%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.725     7.329    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.606     8.093    cpu0/id_ex0/clk_out1
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[23]/C
                         clock pessimism             -0.418     7.674    
                         clock uncertainty           -0.068     7.607    
    SLICE_X26Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.402    cpu0/id_ex0/ex_pc_reg[23]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 3.421ns (35.576%)  route 6.195ns (64.424%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.725     7.329    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.606     8.093    cpu0/id_ex0/clk_out1
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[24]/C
                         clock pessimism             -0.418     7.674    
                         clock uncertainty           -0.068     7.607    
    SLICE_X26Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.402    cpu0/id_ex0/ex_pc_reg[24]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  0.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.194    -0.536    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.282    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.194    -0.536    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.282    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.194    -0.536    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.282    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.194    -0.536    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.282    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.194    -0.536    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.282    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.194    -0.536    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.282    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.194    -0.536    
    SLICE_X34Y89         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.282    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.194    -0.536    
    SLICE_X34Y89         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.282    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.555    -0.574    hci0/io_in_fifo/clk_out1
    SLICE_X47Y81         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.284    -0.149    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/ADDRD1
    SLICE_X46Y81         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.822    -0.346    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X46Y81         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMA/CLK
                         clock pessimism             -0.215    -0.561    
    SLICE_X46Y81         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.252    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.555    -0.574    hci0/io_in_fifo/clk_out1
    SLICE_X47Y81         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.284    -0.149    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/ADDRD1
    SLICE_X46Y81         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.822    -0.346    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X46Y81         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMB/CLK
                         clock pessimism             -0.215    -0.561    
    SLICE_X46Y81         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.252    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y25    ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15    ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y26    ram0/ram_bram/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14    ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17    ram0/ram_bram/ram_reg_2_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15    ram0/ram_bram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y18    ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10    ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16    ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11    ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y80    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y80    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y80    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y80    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y87    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y87    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y87    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y87    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y97    cpu0/mem_ctrl0/cache1/entry_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y97    cpu0/mem_ctrl0/cache1/entry_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y72    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y72    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_rd_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 3.421ns (35.467%)  route 6.225ns (64.533%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.754     7.359    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.607     8.094    cpu0/id_ex0/clk_out1
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[0]/C
                         clock pessimism             -0.418     7.675    
                         clock uncertainty           -0.067     7.608    
    SLICE_X27Y114        FDRE (Setup_fdre_C_CE)      -0.205     7.403    cpu0/id_ex0/ex_rd_reg[0]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_rd_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 3.421ns (35.467%)  route 6.225ns (64.533%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.754     7.359    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.607     8.094    cpu0/id_ex0/clk_out1
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[1]/C
                         clock pessimism             -0.418     7.675    
                         clock uncertainty           -0.067     7.608    
    SLICE_X27Y114        FDRE (Setup_fdre_C_CE)      -0.205     7.403    cpu0/id_ex0/ex_rd_reg[1]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_rd_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 3.421ns (35.467%)  route 6.225ns (64.533%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.754     7.359    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.607     8.094    cpu0/id_ex0/clk_out1
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[3]/C
                         clock pessimism             -0.418     7.675    
                         clock uncertainty           -0.067     7.608    
    SLICE_X27Y114        FDRE (Setup_fdre_C_CE)      -0.205     7.403    cpu0/id_ex0/ex_rd_reg[3]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_rd_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 3.421ns (35.467%)  route 6.225ns (64.533%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.754     7.359    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.607     8.094    cpu0/id_ex0/clk_out1
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[4]/C
                         clock pessimism             -0.418     7.675    
                         clock uncertainty           -0.067     7.608    
    SLICE_X27Y114        FDRE (Setup_fdre_C_CE)      -0.205     7.403    cpu0/id_ex0/ex_rd_reg[4]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[2]_fret__22/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 3.421ns (35.553%)  route 6.201ns (64.447%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 8.091 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.731     7.336    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__22/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.604     8.091    cpu0/id_ex0/clk_out1
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__22/C
                         clock pessimism             -0.418     7.672    
                         clock uncertainty           -0.067     7.605    
    SLICE_X24Y117        FDRE (Setup_fdre_C_CE)      -0.205     7.400    cpu0/id_ex0/ex_pc_reg[2]_fret__22
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[2]_fret__23/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 3.421ns (35.553%)  route 6.201ns (64.447%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 8.091 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.731     7.336    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__23/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.604     8.091    cpu0/id_ex0/clk_out1
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__23/C
                         clock pessimism             -0.418     7.672    
                         clock uncertainty           -0.067     7.605    
    SLICE_X24Y117        FDRE (Setup_fdre_C_CE)      -0.205     7.400    cpu0/id_ex0/ex_pc_reg[2]_fret__23
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[2]_fret__24/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 3.421ns (35.553%)  route 6.201ns (64.447%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 8.091 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.731     7.336    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__24/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.604     8.091    cpu0/id_ex0/clk_out1
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__24/C
                         clock pessimism             -0.418     7.672    
                         clock uncertainty           -0.067     7.605    
    SLICE_X24Y117        FDRE (Setup_fdre_C_CE)      -0.205     7.400    cpu0/id_ex0/ex_pc_reg[2]_fret__24
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 3.421ns (35.576%)  route 6.195ns (64.424%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.725     7.329    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.606     8.093    cpu0/id_ex0/clk_out1
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[22]/C
                         clock pessimism             -0.418     7.674    
                         clock uncertainty           -0.067     7.607    
    SLICE_X26Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.402    cpu0/id_ex0/ex_pc_reg[22]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 3.421ns (35.576%)  route 6.195ns (64.424%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.725     7.329    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.606     8.093    cpu0/id_ex0/clk_out1
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[23]/C
                         clock pessimism             -0.418     7.674    
                         clock uncertainty           -0.067     7.607    
    SLICE_X26Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.402    cpu0/id_ex0/ex_pc_reg[23]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 3.421ns (35.576%)  route 6.195ns (64.424%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.725     7.329    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.606     8.093    cpu0/id_ex0/clk_out1
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[24]/C
                         clock pessimism             -0.418     7.674    
                         clock uncertainty           -0.067     7.607    
    SLICE_X26Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.402    cpu0/id_ex0/ex_pc_reg[24]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  0.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.194    -0.536    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.282    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.194    -0.536    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.282    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.194    -0.536    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.282    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.194    -0.536    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.282    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.194    -0.536    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.282    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.194    -0.536    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.282    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.194    -0.536    
    SLICE_X34Y89         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.282    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.194    -0.536    
    SLICE_X34Y89         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.282    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.555    -0.574    hci0/io_in_fifo/clk_out1
    SLICE_X47Y81         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.284    -0.149    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/ADDRD1
    SLICE_X46Y81         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.822    -0.346    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X46Y81         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMA/CLK
                         clock pessimism             -0.215    -0.561    
    SLICE_X46Y81         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.252    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.555    -0.574    hci0/io_in_fifo/clk_out1
    SLICE_X47Y81         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.284    -0.149    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/ADDRD1
    SLICE_X46Y81         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.822    -0.346    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X46Y81         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMB/CLK
                         clock pessimism             -0.215    -0.561    
    SLICE_X46Y81         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.252    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y25    ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15    ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y26    ram0/ram_bram/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14    ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17    ram0/ram_bram/ram_reg_2_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15    ram0/ram_bram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y18    ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10    ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16    ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11    ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y80    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y80    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y80    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y80    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y87    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y87    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y87    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y87    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y97    cpu0/mem_ctrl0/cache1/entry_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y97    cpu0/mem_ctrl0/cache1/entry_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y72    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y72    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_rd_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 3.421ns (35.467%)  route 6.225ns (64.533%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.754     7.359    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.607     8.094    cpu0/id_ex0/clk_out1
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[0]/C
                         clock pessimism             -0.418     7.675    
                         clock uncertainty           -0.068     7.608    
    SLICE_X27Y114        FDRE (Setup_fdre_C_CE)      -0.205     7.403    cpu0/id_ex0/ex_rd_reg[0]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_rd_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 3.421ns (35.467%)  route 6.225ns (64.533%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.754     7.359    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.607     8.094    cpu0/id_ex0/clk_out1
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[1]/C
                         clock pessimism             -0.418     7.675    
                         clock uncertainty           -0.068     7.608    
    SLICE_X27Y114        FDRE (Setup_fdre_C_CE)      -0.205     7.403    cpu0/id_ex0/ex_rd_reg[1]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_rd_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 3.421ns (35.467%)  route 6.225ns (64.533%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.754     7.359    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.607     8.094    cpu0/id_ex0/clk_out1
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[3]/C
                         clock pessimism             -0.418     7.675    
                         clock uncertainty           -0.068     7.608    
    SLICE_X27Y114        FDRE (Setup_fdre_C_CE)      -0.205     7.403    cpu0/id_ex0/ex_rd_reg[3]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_rd_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 3.421ns (35.467%)  route 6.225ns (64.533%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.754     7.359    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.607     8.094    cpu0/id_ex0/clk_out1
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[4]/C
                         clock pessimism             -0.418     7.675    
                         clock uncertainty           -0.068     7.608    
    SLICE_X27Y114        FDRE (Setup_fdre_C_CE)      -0.205     7.403    cpu0/id_ex0/ex_rd_reg[4]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[2]_fret__22/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 3.421ns (35.553%)  route 6.201ns (64.447%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 8.091 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.731     7.336    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__22/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.604     8.091    cpu0/id_ex0/clk_out1
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__22/C
                         clock pessimism             -0.418     7.672    
                         clock uncertainty           -0.068     7.605    
    SLICE_X24Y117        FDRE (Setup_fdre_C_CE)      -0.205     7.400    cpu0/id_ex0/ex_pc_reg[2]_fret__22
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[2]_fret__23/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 3.421ns (35.553%)  route 6.201ns (64.447%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 8.091 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.731     7.336    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__23/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.604     8.091    cpu0/id_ex0/clk_out1
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__23/C
                         clock pessimism             -0.418     7.672    
                         clock uncertainty           -0.068     7.605    
    SLICE_X24Y117        FDRE (Setup_fdre_C_CE)      -0.205     7.400    cpu0/id_ex0/ex_pc_reg[2]_fret__23
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[2]_fret__24/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 3.421ns (35.553%)  route 6.201ns (64.447%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 8.091 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.731     7.336    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__24/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.604     8.091    cpu0/id_ex0/clk_out1
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__24/C
                         clock pessimism             -0.418     7.672    
                         clock uncertainty           -0.068     7.605    
    SLICE_X24Y117        FDRE (Setup_fdre_C_CE)      -0.205     7.400    cpu0/id_ex0/ex_pc_reg[2]_fret__24
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 3.421ns (35.576%)  route 6.195ns (64.424%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.725     7.329    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.606     8.093    cpu0/id_ex0/clk_out1
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[22]/C
                         clock pessimism             -0.418     7.674    
                         clock uncertainty           -0.068     7.607    
    SLICE_X26Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.402    cpu0/id_ex0/ex_pc_reg[22]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 3.421ns (35.576%)  route 6.195ns (64.424%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.725     7.329    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.606     8.093    cpu0/id_ex0/clk_out1
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[23]/C
                         clock pessimism             -0.418     7.674    
                         clock uncertainty           -0.068     7.607    
    SLICE_X26Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.402    cpu0/id_ex0/ex_pc_reg[23]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 3.421ns (35.576%)  route 6.195ns (64.424%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.725     7.329    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.606     8.093    cpu0/id_ex0/clk_out1
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[24]/C
                         clock pessimism             -0.418     7.674    
                         clock uncertainty           -0.068     7.607    
    SLICE_X26Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.402    cpu0/id_ex0/ex_pc_reg[24]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  0.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.194    -0.536    
                         clock uncertainty            0.068    -0.468    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.214    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.194    -0.536    
                         clock uncertainty            0.068    -0.468    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.214    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.194    -0.536    
                         clock uncertainty            0.068    -0.468    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.214    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.194    -0.536    
                         clock uncertainty            0.068    -0.468    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.214    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.194    -0.536    
                         clock uncertainty            0.068    -0.468    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.214    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.194    -0.536    
                         clock uncertainty            0.068    -0.468    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.214    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.194    -0.536    
                         clock uncertainty            0.068    -0.468    
    SLICE_X34Y89         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.214    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.194    -0.536    
                         clock uncertainty            0.068    -0.468    
    SLICE_X34Y89         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.214    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.555    -0.574    hci0/io_in_fifo/clk_out1
    SLICE_X47Y81         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.284    -0.149    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/ADDRD1
    SLICE_X46Y81         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.822    -0.346    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X46Y81         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMA/CLK
                         clock pessimism             -0.215    -0.561    
                         clock uncertainty            0.068    -0.493    
    SLICE_X46Y81         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.184    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.555    -0.574    hci0/io_in_fifo/clk_out1
    SLICE_X47Y81         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.284    -0.149    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/ADDRD1
    SLICE_X46Y81         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.822    -0.346    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X46Y81         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMB/CLK
                         clock pessimism             -0.215    -0.561    
                         clock uncertainty            0.068    -0.493    
    SLICE_X46Y81         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.184    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.035    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_rd_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 3.421ns (35.467%)  route 6.225ns (64.533%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.754     7.359    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.607     8.094    cpu0/id_ex0/clk_out1
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[0]/C
                         clock pessimism             -0.418     7.675    
                         clock uncertainty           -0.068     7.608    
    SLICE_X27Y114        FDRE (Setup_fdre_C_CE)      -0.205     7.403    cpu0/id_ex0/ex_rd_reg[0]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_rd_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 3.421ns (35.467%)  route 6.225ns (64.533%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.754     7.359    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.607     8.094    cpu0/id_ex0/clk_out1
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[1]/C
                         clock pessimism             -0.418     7.675    
                         clock uncertainty           -0.068     7.608    
    SLICE_X27Y114        FDRE (Setup_fdre_C_CE)      -0.205     7.403    cpu0/id_ex0/ex_rd_reg[1]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_rd_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 3.421ns (35.467%)  route 6.225ns (64.533%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.754     7.359    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.607     8.094    cpu0/id_ex0/clk_out1
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[3]/C
                         clock pessimism             -0.418     7.675    
                         clock uncertainty           -0.068     7.608    
    SLICE_X27Y114        FDRE (Setup_fdre_C_CE)      -0.205     7.403    cpu0/id_ex0/ex_rd_reg[3]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_rd_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 3.421ns (35.467%)  route 6.225ns (64.533%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.754     7.359    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.607     8.094    cpu0/id_ex0/clk_out1
    SLICE_X27Y114        FDRE                                         r  cpu0/id_ex0/ex_rd_reg[4]/C
                         clock pessimism             -0.418     7.675    
                         clock uncertainty           -0.068     7.608    
    SLICE_X27Y114        FDRE (Setup_fdre_C_CE)      -0.205     7.403    cpu0/id_ex0/ex_rd_reg[4]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[2]_fret__22/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 3.421ns (35.553%)  route 6.201ns (64.447%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 8.091 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.731     7.336    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__22/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.604     8.091    cpu0/id_ex0/clk_out1
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__22/C
                         clock pessimism             -0.418     7.672    
                         clock uncertainty           -0.068     7.605    
    SLICE_X24Y117        FDRE (Setup_fdre_C_CE)      -0.205     7.400    cpu0/id_ex0/ex_pc_reg[2]_fret__22
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[2]_fret__23/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 3.421ns (35.553%)  route 6.201ns (64.447%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 8.091 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.731     7.336    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__23/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.604     8.091    cpu0/id_ex0/clk_out1
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__23/C
                         clock pessimism             -0.418     7.672    
                         clock uncertainty           -0.068     7.605    
    SLICE_X24Y117        FDRE (Setup_fdre_C_CE)      -0.205     7.400    cpu0/id_ex0/ex_pc_reg[2]_fret__23
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[2]_fret__24/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 3.421ns (35.553%)  route 6.201ns (64.447%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 8.091 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.731     7.336    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__24/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.604     8.091    cpu0/id_ex0/clk_out1
    SLICE_X24Y117        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]_fret__24/C
                         clock pessimism             -0.418     7.672    
                         clock uncertainty           -0.068     7.605    
    SLICE_X24Y117        FDRE (Setup_fdre_C_CE)      -0.205     7.400    cpu0/id_ex0/ex_pc_reg[2]_fret__24
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 3.421ns (35.576%)  route 6.195ns (64.424%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.725     7.329    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.606     8.093    cpu0/id_ex0/clk_out1
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[22]/C
                         clock pessimism             -0.418     7.674    
                         clock uncertainty           -0.068     7.607    
    SLICE_X26Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.402    cpu0/id_ex0/ex_pc_reg[22]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 3.421ns (35.576%)  route 6.195ns (64.424%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.725     7.329    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.606     8.093    cpu0/id_ex0/clk_out1
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[23]/C
                         clock pessimism             -0.418     7.674    
                         clock uncertainty           -0.068     7.607    
    SLICE_X26Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.402    cpu0/id_ex0/ex_pc_reg[23]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 3.421ns (35.576%)  route 6.195ns (64.424%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.732    -2.287    cpu0/id_ex0/clk_out1
    SLICE_X20Y115        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.831 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.205    -0.626    cpu0/id_ex0/ex_reg1[2]
    SLICE_X19Y110        LUT4 (Prop_lut4_I2_O)        0.124    -0.502 r  cpu0/id_ex0/target_reg_0_63_0_2_i_99/O
                         net (fo=1, routed)           0.000    -0.502    cpu0/id_ex0/target_reg_0_63_0_2_i_99_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.048 r  cpu0/id_ex0/target_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.048    cpu0/id_ex0/target_reg_0_63_0_2_i_61_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.162 r  cpu0/id_ex0/target_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.162    cpu0/id_ex0/target_reg_0_63_0_2_i_30_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.276 r  cpu0/id_ex0/target_reg_0_63_0_2_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.276    cpu0/id_ex0/target_reg_0_63_0_2_i_13_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.390 r  cpu0/id_ex0/target_reg_0_63_0_2_i_5/CO[3]
                         net (fo=102, routed)         1.299     1.689    cpu0/id_ex0/target_reg_0_63_0_2_i_5_n_0
    SLICE_X13Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.813 r  cpu0/id_ex0/_jmp_enable_i_224/O
                         net (fo=1, routed)           0.436     2.250    cpu0/id_ex0/_jmp_enable_i_224_n_0
    SLICE_X18Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.374 r  cpu0/id_ex0/_jmp_enable_i_184/O
                         net (fo=1, routed)           0.593     2.967    cpu0/id_ex0/_jmp_enable_i_184_n_0
    SLICE_X21Y111        LUT5 (Prop_lut5_I0_O)        0.124     3.091 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000     3.091    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.641 r  cpu0/id_ex0/_jmp_enable_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.641    cpu0/id_ex0/_jmp_enable_reg_i_74_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.755    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.983 f  cpu0/id_ex0/_jmp_enable_reg_i_15/CO[2]
                         net (fo=1, routed)           0.689     4.671    cpu0/id_ex0/_jmp_enable_reg_i_15_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I2_O)        0.313     4.984 f  cpu0/id_ex0/_jmp_enable_i_6/O
                         net (fo=1, routed)           0.263     5.247    cpu0/id_ex0/_jmp_enable_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.371 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=224, routed)         0.434     5.805    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124     5.929 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.552     6.481    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X25Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=68, routed)          0.725     7.329    cpu0/id_ex0/ex_pc_reg[0]_0
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.606     8.093    cpu0/id_ex0/clk_out1
    SLICE_X26Y115        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[24]/C
                         clock pessimism             -0.418     7.674    
                         clock uncertainty           -0.068     7.607    
    SLICE_X26Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.402    cpu0/id_ex0/ex_pc_reg[24]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  0.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.194    -0.536    
                         clock uncertainty            0.068    -0.468    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.214    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.194    -0.536    
                         clock uncertainty            0.068    -0.468    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.214    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.194    -0.536    
                         clock uncertainty            0.068    -0.468    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.214    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.194    -0.536    
                         clock uncertainty            0.068    -0.468    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.214    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.194    -0.536    
                         clock uncertainty            0.068    -0.468    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.214    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.194    -0.536    
                         clock uncertainty            0.068    -0.468    
    SLICE_X34Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.214    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.194    -0.536    
                         clock uncertainty            0.068    -0.468    
    SLICE_X34Y89         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.214    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X32Y89         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.247    -0.182    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y89         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.342    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y89         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.194    -0.536    
                         clock uncertainty            0.068    -0.468    
    SLICE_X34Y89         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.214    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.555    -0.574    hci0/io_in_fifo/clk_out1
    SLICE_X47Y81         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.284    -0.149    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/ADDRD1
    SLICE_X46Y81         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.822    -0.346    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X46Y81         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMA/CLK
                         clock pessimism             -0.215    -0.561    
                         clock uncertainty            0.068    -0.493    
    SLICE_X46Y81         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.184    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.555    -0.574    hci0/io_in_fifo/clk_out1
    SLICE_X47Y81         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.284    -0.149    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/ADDRD1
    SLICE_X46Y81         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.822    -0.346    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X46Y81         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMB/CLK
                         clock pessimism             -0.215    -0.561    
                         clock uncertainty            0.068    -0.493    
    SLICE_X46Y81         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.184    hci0/io_in_fifo/q_data_array_reg_512_575_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.035    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.655ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.456ns (9.774%)  route 4.209ns (90.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 7.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         4.209     2.380    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X32Y74         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.418     7.904    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X32Y74         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.498     7.406    
                         clock uncertainty           -0.068     7.338    
    SLICE_X32Y74         FDCE (Recov_fdce_C_CLR)     -0.405     6.933    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.456ns (10.586%)  route 3.852ns (89.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.852     2.022    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X29Y74         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.420     7.906    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y74         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.498     7.408    
                         clock uncertainty           -0.068     7.340    
    SLICE_X29Y74         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.456ns (10.586%)  route 3.852ns (89.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.852     2.022    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X29Y74         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.420     7.906    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y74         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.498     7.408    
                         clock uncertainty           -0.068     7.340    
    SLICE_X29Y74         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.456ns (10.797%)  route 3.767ns (89.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.767     1.938    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y79         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.424     7.910    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y79         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.498     7.412    
                         clock uncertainty           -0.068     7.344    
    SLICE_X31Y79         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.456ns (10.797%)  route 3.767ns (89.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.767     1.938    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y79         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.424     7.910    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y79         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     7.412    
                         clock uncertainty           -0.068     7.344    
    SLICE_X31Y79         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.456ns (10.797%)  route 3.767ns (89.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.767     1.938    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y79         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.424     7.910    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y79         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     7.412    
                         clock uncertainty           -0.068     7.344    
    SLICE_X31Y79         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.456ns (10.883%)  route 3.734ns (89.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.734     1.905    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y83         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.428     7.914    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y83         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism             -0.498     7.416    
                         clock uncertainty           -0.068     7.348    
    SLICE_X31Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.943    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.456ns (10.937%)  route 3.713ns (89.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 7.908 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.713     1.884    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X29Y73         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.422     7.908    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y73         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism             -0.498     7.410    
                         clock uncertainty           -0.068     7.342    
    SLICE_X29Y73         FDCE (Recov_fdce_C_CLR)     -0.405     6.937    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.456ns (10.883%)  route 3.734ns (89.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.734     1.905    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y83         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.428     7.914    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y83         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism             -0.498     7.416    
                         clock uncertainty           -0.068     7.348    
    SLICE_X31Y83         FDPE (Recov_fdpe_C_PRE)     -0.359     6.989    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.456ns (11.255%)  route 3.595ns (88.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 7.912 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.595     1.766    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X29Y80         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.426     7.912    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y80         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism             -0.498     7.414    
                         clock uncertainty           -0.068     7.346    
    SLICE_X29Y80         FDCE (Recov_fdce_C_CLR)     -0.405     6.941    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.941    
                         arrival time                          -1.766    
  -------------------------------------------------------------------
                         slack                                  5.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.924%)  route 0.604ns (81.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.604     0.257    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X29Y89         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.829    -0.340    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y89         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism              0.034    -0.305    
    SLICE_X29Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.397    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.924%)  route 0.604ns (81.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.604     0.257    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X29Y89         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.829    -0.340    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y89         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.034    -0.305    
    SLICE_X29Y89         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.400    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.814%)  route 0.608ns (81.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.608     0.262    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X28Y89         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.829    -0.340    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X28Y89         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.034    -0.305    
    SLICE_X28Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.397    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.141ns (16.550%)  route 0.711ns (83.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.711     0.364    hci0/uart_blk/rst_repN_9_alias
    SLICE_X35Y86         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.823    -0.345    hci0/uart_blk/clk_out1
    SLICE_X35Y86         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.034    -0.310    
    SLICE_X35Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.402    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.261%)  route 0.726ns (83.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.726     0.379    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X32Y88         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y88         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism              0.034    -0.306    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.398    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.671%)  route 0.820ns (85.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.820     0.473    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X29Y86         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.343    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y86         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.034    -0.308    
    SLICE_X29Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.400    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.671%)  route 0.820ns (85.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.820     0.473    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X29Y86         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.343    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y86         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.034    -0.308    
    SLICE_X29Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.400    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.600%)  route 0.896ns (86.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.896     0.549    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X28Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.034    -0.309    
    SLICE_X28Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.600%)  route 0.896ns (86.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.896     0.549    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X28Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism              0.034    -0.309    
    SLICE_X28Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.600%)  route 0.896ns (86.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.896     0.549    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X28Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism              0.034    -0.309    
    SLICE_X28Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.950    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.456ns (9.774%)  route 4.209ns (90.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 7.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         4.209     2.380    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X32Y74         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.418     7.904    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X32Y74         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.498     7.406    
                         clock uncertainty           -0.068     7.338    
    SLICE_X32Y74         FDCE (Recov_fdce_C_CLR)     -0.405     6.933    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.456ns (10.586%)  route 3.852ns (89.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.852     2.022    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X29Y74         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.420     7.906    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y74         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.498     7.408    
                         clock uncertainty           -0.068     7.340    
    SLICE_X29Y74         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.456ns (10.586%)  route 3.852ns (89.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.852     2.022    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X29Y74         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.420     7.906    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y74         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.498     7.408    
                         clock uncertainty           -0.068     7.340    
    SLICE_X29Y74         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.456ns (10.797%)  route 3.767ns (89.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.767     1.938    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y79         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.424     7.910    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y79         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.498     7.412    
                         clock uncertainty           -0.068     7.344    
    SLICE_X31Y79         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.456ns (10.797%)  route 3.767ns (89.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.767     1.938    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y79         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.424     7.910    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y79         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     7.412    
                         clock uncertainty           -0.068     7.344    
    SLICE_X31Y79         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.456ns (10.797%)  route 3.767ns (89.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.767     1.938    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y79         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.424     7.910    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y79         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     7.412    
                         clock uncertainty           -0.068     7.344    
    SLICE_X31Y79         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.456ns (10.883%)  route 3.734ns (89.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.734     1.905    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y83         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.428     7.914    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y83         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism             -0.498     7.416    
                         clock uncertainty           -0.068     7.348    
    SLICE_X31Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.943    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.456ns (10.937%)  route 3.713ns (89.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 7.908 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.713     1.884    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X29Y73         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.422     7.908    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y73         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism             -0.498     7.410    
                         clock uncertainty           -0.068     7.342    
    SLICE_X29Y73         FDCE (Recov_fdce_C_CLR)     -0.405     6.937    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.456ns (10.883%)  route 3.734ns (89.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.734     1.905    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y83         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.428     7.914    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y83         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism             -0.498     7.416    
                         clock uncertainty           -0.068     7.348    
    SLICE_X31Y83         FDPE (Recov_fdpe_C_PRE)     -0.359     6.989    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.456ns (11.255%)  route 3.595ns (88.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 7.912 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.595     1.766    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X29Y80         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.426     7.912    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y80         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism             -0.498     7.414    
                         clock uncertainty           -0.068     7.346    
    SLICE_X29Y80         FDCE (Recov_fdce_C_CLR)     -0.405     6.941    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.941    
                         arrival time                          -1.766    
  -------------------------------------------------------------------
                         slack                                  5.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.924%)  route 0.604ns (81.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.604     0.257    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X29Y89         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.829    -0.340    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y89         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.068    -0.238    
    SLICE_X29Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.924%)  route 0.604ns (81.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.604     0.257    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X29Y89         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.829    -0.340    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y89         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.068    -0.238    
    SLICE_X29Y89         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.333    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.814%)  route 0.608ns (81.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.608     0.262    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X28Y89         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.829    -0.340    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X28Y89         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.068    -0.238    
    SLICE_X28Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.141ns (16.550%)  route 0.711ns (83.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.711     0.364    hci0/uart_blk/rst_repN_9_alias
    SLICE_X35Y86         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.823    -0.345    hci0/uart_blk/clk_out1
    SLICE_X35Y86         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.034    -0.310    
                         clock uncertainty            0.068    -0.243    
    SLICE_X35Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.261%)  route 0.726ns (83.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.726     0.379    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X32Y88         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y88         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism              0.034    -0.306    
                         clock uncertainty            0.068    -0.239    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.331    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.671%)  route 0.820ns (85.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.820     0.473    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X29Y86         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.343    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y86         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.034    -0.308    
                         clock uncertainty            0.068    -0.241    
    SLICE_X29Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.671%)  route 0.820ns (85.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.820     0.473    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X29Y86         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.343    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y86         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.034    -0.308    
                         clock uncertainty            0.068    -0.241    
    SLICE_X29Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.600%)  route 0.896ns (86.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.896     0.549    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X28Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.068    -0.242    
    SLICE_X28Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.334    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.600%)  route 0.896ns (86.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.896     0.549    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X28Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.068    -0.242    
    SLICE_X28Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.334    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.600%)  route 0.896ns (86.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.896     0.549    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X28Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.068    -0.242    
    SLICE_X28Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.334    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.883    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.456ns (9.774%)  route 4.209ns (90.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 7.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         4.209     2.380    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X32Y74         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.418     7.904    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X32Y74         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.498     7.406    
                         clock uncertainty           -0.068     7.338    
    SLICE_X32Y74         FDCE (Recov_fdce_C_CLR)     -0.405     6.933    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.456ns (10.586%)  route 3.852ns (89.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.852     2.022    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X29Y74         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.420     7.906    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y74         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.498     7.408    
                         clock uncertainty           -0.068     7.340    
    SLICE_X29Y74         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.456ns (10.586%)  route 3.852ns (89.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.852     2.022    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X29Y74         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.420     7.906    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y74         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.498     7.408    
                         clock uncertainty           -0.068     7.340    
    SLICE_X29Y74         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.456ns (10.797%)  route 3.767ns (89.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.767     1.938    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y79         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.424     7.910    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y79         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.498     7.412    
                         clock uncertainty           -0.068     7.344    
    SLICE_X31Y79         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.456ns (10.797%)  route 3.767ns (89.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.767     1.938    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y79         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.424     7.910    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y79         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     7.412    
                         clock uncertainty           -0.068     7.344    
    SLICE_X31Y79         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.456ns (10.797%)  route 3.767ns (89.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.767     1.938    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y79         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.424     7.910    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y79         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     7.412    
                         clock uncertainty           -0.068     7.344    
    SLICE_X31Y79         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.456ns (10.883%)  route 3.734ns (89.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.734     1.905    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y83         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.428     7.914    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y83         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism             -0.498     7.416    
                         clock uncertainty           -0.068     7.348    
    SLICE_X31Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.943    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.456ns (10.937%)  route 3.713ns (89.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 7.908 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.713     1.884    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X29Y73         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.422     7.908    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y73         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism             -0.498     7.410    
                         clock uncertainty           -0.068     7.342    
    SLICE_X29Y73         FDCE (Recov_fdce_C_CLR)     -0.405     6.937    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.456ns (10.883%)  route 3.734ns (89.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.734     1.905    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y83         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.428     7.914    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y83         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism             -0.498     7.416    
                         clock uncertainty           -0.068     7.348    
    SLICE_X31Y83         FDPE (Recov_fdpe_C_PRE)     -0.359     6.989    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.456ns (11.255%)  route 3.595ns (88.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 7.912 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.595     1.766    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X29Y80         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.426     7.912    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y80         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism             -0.498     7.414    
                         clock uncertainty           -0.068     7.346    
    SLICE_X29Y80         FDCE (Recov_fdce_C_CLR)     -0.405     6.941    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.941    
                         arrival time                          -1.766    
  -------------------------------------------------------------------
                         slack                                  5.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.924%)  route 0.604ns (81.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.604     0.257    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X29Y89         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.829    -0.340    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y89         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.068    -0.238    
    SLICE_X29Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.924%)  route 0.604ns (81.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.604     0.257    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X29Y89         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.829    -0.340    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y89         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.068    -0.238    
    SLICE_X29Y89         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.333    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.814%)  route 0.608ns (81.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.608     0.262    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X28Y89         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.829    -0.340    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X28Y89         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.068    -0.238    
    SLICE_X28Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.141ns (16.550%)  route 0.711ns (83.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.711     0.364    hci0/uart_blk/rst_repN_9_alias
    SLICE_X35Y86         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.823    -0.345    hci0/uart_blk/clk_out1
    SLICE_X35Y86         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.034    -0.310    
                         clock uncertainty            0.068    -0.243    
    SLICE_X35Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.261%)  route 0.726ns (83.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.726     0.379    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X32Y88         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y88         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism              0.034    -0.306    
                         clock uncertainty            0.068    -0.239    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.331    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.671%)  route 0.820ns (85.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.820     0.473    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X29Y86         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.343    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y86         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.034    -0.308    
                         clock uncertainty            0.068    -0.241    
    SLICE_X29Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.671%)  route 0.820ns (85.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.820     0.473    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X29Y86         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.343    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y86         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.034    -0.308    
                         clock uncertainty            0.068    -0.241    
    SLICE_X29Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.600%)  route 0.896ns (86.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.896     0.549    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X28Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.068    -0.242    
    SLICE_X28Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.334    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.600%)  route 0.896ns (86.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.896     0.549    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X28Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.068    -0.242    
    SLICE_X28Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.334    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.600%)  route 0.896ns (86.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.896     0.549    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X28Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.068    -0.242    
    SLICE_X28Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.334    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.883    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.655ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.456ns (9.774%)  route 4.209ns (90.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 7.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         4.209     2.380    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X32Y74         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.418     7.904    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X32Y74         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.498     7.406    
                         clock uncertainty           -0.067     7.339    
    SLICE_X32Y74         FDCE (Recov_fdce_C_CLR)     -0.405     6.934    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.934    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.456ns (10.586%)  route 3.852ns (89.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.852     2.022    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X29Y74         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.420     7.906    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y74         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.498     7.408    
                         clock uncertainty           -0.067     7.341    
    SLICE_X29Y74         FDCE (Recov_fdce_C_CLR)     -0.405     6.936    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.456ns (10.586%)  route 3.852ns (89.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.852     2.022    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X29Y74         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.420     7.906    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y74         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.498     7.408    
                         clock uncertainty           -0.067     7.341    
    SLICE_X29Y74         FDCE (Recov_fdce_C_CLR)     -0.405     6.936    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.456ns (10.797%)  route 3.767ns (89.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.767     1.938    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y79         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.424     7.910    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y79         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.498     7.412    
                         clock uncertainty           -0.067     7.345    
    SLICE_X31Y79         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.456ns (10.797%)  route 3.767ns (89.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.767     1.938    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y79         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.424     7.910    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y79         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     7.412    
                         clock uncertainty           -0.067     7.345    
    SLICE_X31Y79         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.456ns (10.797%)  route 3.767ns (89.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.767     1.938    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y79         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.424     7.910    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y79         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     7.412    
                         clock uncertainty           -0.067     7.345    
    SLICE_X31Y79         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.456ns (10.883%)  route 3.734ns (89.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.734     1.905    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y83         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.428     7.914    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y83         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism             -0.498     7.416    
                         clock uncertainty           -0.067     7.349    
    SLICE_X31Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.944    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.456ns (10.937%)  route 3.713ns (89.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 7.908 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.713     1.884    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X29Y73         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.422     7.908    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y73         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism             -0.498     7.410    
                         clock uncertainty           -0.067     7.343    
    SLICE_X29Y73         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.456ns (10.883%)  route 3.734ns (89.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.734     1.905    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X31Y83         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.428     7.914    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y83         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism             -0.498     7.416    
                         clock uncertainty           -0.067     7.349    
    SLICE_X31Y83         FDPE (Recov_fdpe_C_PRE)     -0.359     6.990    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.456ns (11.255%)  route 3.595ns (88.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 7.912 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.733    -2.286    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.456    -1.830 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         3.595     1.766    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X29Y80         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        1.426     7.912    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y80         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism             -0.498     7.414    
                         clock uncertainty           -0.067     7.347    
    SLICE_X29Y80         FDCE (Recov_fdce_C_CLR)     -0.405     6.942    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.942    
                         arrival time                          -1.766    
  -------------------------------------------------------------------
                         slack                                  5.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.924%)  route 0.604ns (81.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.604     0.257    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X29Y89         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.829    -0.340    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y89         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism              0.034    -0.305    
    SLICE_X29Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.397    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.924%)  route 0.604ns (81.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.604     0.257    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X29Y89         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.829    -0.340    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y89         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.034    -0.305    
    SLICE_X29Y89         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.400    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.814%)  route 0.608ns (81.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.608     0.262    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X28Y89         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.829    -0.340    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X28Y89         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.034    -0.305    
    SLICE_X28Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.397    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.141ns (16.550%)  route 0.711ns (83.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.711     0.364    hci0/uart_blk/rst_repN_9_alias
    SLICE_X35Y86         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.823    -0.345    hci0/uart_blk/clk_out1
    SLICE_X35Y86         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.034    -0.310    
    SLICE_X35Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.402    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.261%)  route 0.726ns (83.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.726     0.379    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X32Y88         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y88         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism              0.034    -0.306    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.398    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.671%)  route 0.820ns (85.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.820     0.473    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X29Y86         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.343    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y86         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.034    -0.308    
    SLICE_X29Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.400    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.671%)  route 0.820ns (85.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.820     0.473    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X29Y86         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.826    -0.343    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y86         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.034    -0.308    
    SLICE_X29Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.400    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.600%)  route 0.896ns (86.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.896     0.549    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X28Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.034    -0.309    
    SLICE_X28Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.600%)  route 0.896ns (86.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.896     0.549    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X28Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism              0.034    -0.309    
    SLICE_X28Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.600%)  route 0.896ns (86.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.641    -0.488    clk
    SLICE_X33Y111        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  rst_reg_replica_9/Q
                         net (fo=145, routed)         0.896     0.549    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X28Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3402, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism              0.034    -0.309    
    SLICE_X28Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.950    





