library IEEE;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all ;

entity or_maker is port(
  a : in std_logic_vector( 7 downto 0 ) ;
  b : in std_logic_vector( 7 downto 0 ) ;
  output : out std_logic_vector( 7 downto 0 ) ;
  zero_flag : out std_logic
  );
end entity ;

architecture gate_level of or_maker is 
signal temp : std_logic_vector( 7 downto 0 ) ;
begin
  temp <= a or b ;

  output <= temp ;
  
end architecture ;