library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


--Hilary Calva
entity flujo is
    Port ( a0, b0, a1, b1, a2, b2, a3, b3 : in  STD_LOGIC;
           F : out  STD_LOGIC);
end flujo;
