<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>ODIN_II: H:/RESEARCH/PROGRAMS_AND_DEVELOPMENT/ODIN_II/trunk/ODIN_II/SRC/verilog_bison.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>H:/RESEARCH/PROGRAMS_AND_DEVELOPMENT/ODIN_II/trunk/ODIN_II/SRC/verilog_bison.c</h1><a href="verilog__bison_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* A Bison parser, made by GNU Bison 2.3.  */</span>
<a name="l00002"></a>00002 
<a name="l00003"></a>00003 <span class="comment">/* Skeleton implementation for Bison&#39;s Yacc-like parsers in C</span>
<a name="l00004"></a>00004 <span class="comment"></span>
<a name="l00005"></a>00005 <span class="comment">   Copyright (C) 1984, 1989, 1990, 2000, 2001, 2002, 2003, 2004, 2005, 2006</span>
<a name="l00006"></a>00006 <span class="comment">   Free Software Foundation, Inc.</span>
<a name="l00007"></a>00007 <span class="comment"></span>
<a name="l00008"></a>00008 <span class="comment">   This program is free software; you can redistribute it and/or modify</span>
<a name="l00009"></a>00009 <span class="comment">   it under the terms of the GNU General Public License as published by</span>
<a name="l00010"></a>00010 <span class="comment">   the Free Software Foundation; either version 2, or (at your option)</span>
<a name="l00011"></a>00011 <span class="comment">   any later version.</span>
<a name="l00012"></a>00012 <span class="comment"></span>
<a name="l00013"></a>00013 <span class="comment">   This program is distributed in the hope that it will be useful,</span>
<a name="l00014"></a>00014 <span class="comment">   but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00015"></a>00015 <span class="comment">   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<a name="l00016"></a>00016 <span class="comment">   GNU General Public License for more details.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment">   You should have received a copy of the GNU General Public License</span>
<a name="l00019"></a>00019 <span class="comment">   along with this program; if not, write to the Free Software</span>
<a name="l00020"></a>00020 <span class="comment">   Foundation, Inc., 51 Franklin Street, Fifth Floor,</span>
<a name="l00021"></a>00021 <span class="comment">   Boston, MA 02110-1301, USA.  */</span>
<a name="l00022"></a>00022 
<a name="l00023"></a>00023 <span class="comment">/* As a special exception, you may create a larger work that contains</span>
<a name="l00024"></a>00024 <span class="comment">   part or all of the Bison parser skeleton and distribute that work</span>
<a name="l00025"></a>00025 <span class="comment">   under terms of your choice, so long as that work isn&#39;t itself a</span>
<a name="l00026"></a>00026 <span class="comment">   parser generator using the skeleton or a modified version thereof</span>
<a name="l00027"></a>00027 <span class="comment">   as a parser skeleton.  Alternatively, if you modify or redistribute</span>
<a name="l00028"></a>00028 <span class="comment">   the parser skeleton itself, you may (at your option) remove this</span>
<a name="l00029"></a>00029 <span class="comment">   special exception, which will cause the skeleton and the resulting</span>
<a name="l00030"></a>00030 <span class="comment">   Bison output files to be licensed under the GNU General Public</span>
<a name="l00031"></a>00031 <span class="comment">   License without this special exception.</span>
<a name="l00032"></a>00032 <span class="comment"></span>
<a name="l00033"></a>00033 <span class="comment">   This special exception was added by the Free Software Foundation in</span>
<a name="l00034"></a>00034 <span class="comment">   version 2.2 of Bison.  */</span>
<a name="l00035"></a>00035 
<a name="l00036"></a>00036 <span class="comment">/* C LALR(1) parser skeleton written by Richard Stallman, by</span>
<a name="l00037"></a>00037 <span class="comment">   simplifying the original so-called &quot;semantic&quot; parser.  */</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="comment">/* All symbols defined below should begin with yy or YY, to avoid</span>
<a name="l00040"></a>00040 <span class="comment">   infringing on user name space.  This should be done even for local</span>
<a name="l00041"></a>00041 <span class="comment">   variables, as they might otherwise be expanded by user macros.</span>
<a name="l00042"></a>00042 <span class="comment">   There are some unavoidable exceptions within include files to</span>
<a name="l00043"></a>00043 <span class="comment">   define necessary library symbols; they are noted &quot;INFRINGES ON</span>
<a name="l00044"></a>00044 <span class="comment">   USER NAME SPACE&quot; below.  */</span>
<a name="l00045"></a>00045 
<a name="l00046"></a>00046 <span class="comment">/* Identify Bison output.  */</span>
<a name="l00047"></a><a class="code" href="verilog__bison_8c.html#a9f092f5b1dca6a6249fb2c7c8065b031">00047</a> <span class="preprocessor">#define YYBISON 1</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00049"></a>00049 <span class="comment">/* Bison version.  */</span>
<a name="l00050"></a><a class="code" href="verilog__bison_8c.html#a72ebd0ca5807efcc6a5ae4fb72dd1553">00050</a> <span class="preprocessor">#define YYBISON_VERSION &quot;2.3&quot;</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span>
<a name="l00052"></a>00052 <span class="comment">/* Skeleton name.  */</span>
<a name="l00053"></a><a class="code" href="verilog__bison_8c.html#a50db5aef8c2b6f13961b2480b37f84c0">00053</a> <span class="preprocessor">#define YYSKELETON_NAME &quot;yacc.c&quot;</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="comment">/* Pure parsers.  */</span>
<a name="l00056"></a><a class="code" href="verilog__bison_8c.html#a9fa797a1f3c4fc9b12d1e4d569612767">00056</a> <span class="preprocessor">#define YYPURE 0</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span>
<a name="l00058"></a>00058 <span class="comment">/* Using locations.  */</span>
<a name="l00059"></a><a class="code" href="verilog__bison_8c.html#abb3943553c2b5e911c89a3ea973d3079">00059</a> <span class="preprocessor">#define YYLSP_NEEDED 0</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>
<a name="l00061"></a>00061 
<a name="l00062"></a>00062 
<a name="l00063"></a>00063 <span class="comment">/* Tokens.  */</span>
<a name="l00064"></a>00064 <span class="preprocessor">#ifndef YYTOKENTYPE</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor"># define YYTOKENTYPE</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span>   <span class="comment">/* Put the tokens into the symbol table, so that GDB and other debuggers</span>
<a name="l00067"></a>00067 <span class="comment">      know about them.  */</span>
<a name="l00068"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9">00068</a>    <span class="keyword">enum</span> <a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9">yytokentype</a> {
<a name="l00069"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ad0ff4b2e3e32c8ae522b14c57c726355">00069</a>      <a class="code" href="verilog__bison_8c.html#ad31ee16ac6caaaceddda062ed8a7ecc7">vSYMBOL_ID</a> = 258,
<a name="l00070"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a19beaa053fe1c25f36c82a0967b89e21">00070</a>      <a class="code" href="verilog__bison_8c.html#aacd1272f070d661e55ba25bc19dcd836">vNUMBER_ID</a> = 259,
<a name="l00071"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ab8f5e6f06b51ea79c66148aefccfb038">00071</a>      <a class="code" href="verilog__bison_8c.html#afb168011da6c897370cff703f3a13771">vALWAYS</a> = 260,
<a name="l00072"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ae09010f5307c8b67527108cab3ba2a72">00072</a>      <a class="code" href="verilog__bison_8c.html#aea6b0968dfa05b3d2c85559f42cd3b34">vAND</a> = 261,
<a name="l00073"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ace8a85c1be9d16d07c88c4cd0c42fbce">00073</a>      <a class="code" href="verilog__bison_8c.html#a02dc04aec9e738e2571af00c533d4988">vASSIGN</a> = 262,
<a name="l00074"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a36bf4c0f12279b9d73d8e1978d4a17eb">00074</a>      <a class="code" href="verilog__bison_8c.html#a97e7cded8c641a24e9017fe36419b2cc">vBEGIN</a> = 263,
<a name="l00075"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a23d0b3f81ae3536e06f8fe21313d6b76">00075</a>      <a class="code" href="verilog__bison_8c.html#accfe2c9517d23d913bcb2c835cbaf22f">vCASE</a> = 264,
<a name="l00076"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afdba89a4439e1bcf6eb1bf2ec1e083a4">00076</a>      <a class="code" href="verilog__bison_8c.html#a048bd668e352689416f76d1075fbd357">vDEFAULT</a> = 265,
<a name="l00077"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac4afd3dc6d7d38f604a49e5d08dd7a12">00077</a>      <a class="code" href="verilog__bison_8c.html#a93ee1371092a48b3e9b90cd5c7583584">vDEFINE</a> = 266,
<a name="l00078"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a702f97f5e844bad07d93a2cbc2030ddd">00078</a>      <a class="code" href="verilog__bison_8c.html#ac359b37574357586676fd519bf3c5a17">vELSE</a> = 267,
<a name="l00079"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aaad92756511e3e26c2f8ce7f7ac37a05">00079</a>      <a class="code" href="verilog__bison_8c.html#a74b916278e7f8da382b5c1d3050533f3">vEND</a> = 268,
<a name="l00080"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9add7a7b3e836a34a23b3b9bf88136739e">00080</a>      <a class="code" href="verilog__bison_8c.html#a614ae896d4aab0ad5ad8321f24e6c83b">vENDCASE</a> = 269,
<a name="l00081"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9af37f98dcea6244cb0ecef19ac73766f0">00081</a>      <a class="code" href="verilog__bison_8c.html#a6f72510b3b643b878d26861e342a803e">vENDMODULE</a> = 270,
<a name="l00082"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a70240a1d28659bfb6865a7c180a34441">00082</a>      <a class="code" href="verilog__bison_8c.html#a4cef0cdd08c82c8d36dde20f4da0ffab">vIF</a> = 271,
<a name="l00083"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a4fe8b7387f7008e248118bf3311ed3ef">00083</a>      <a class="code" href="verilog__bison_8c.html#a2d3caaf175e26a9ec842e0c8f49f288c">vINOUT</a> = 272,
<a name="l00084"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a30cbc7fc09c4408f752567ee8ac0dc4f">00084</a>      <a class="code" href="verilog__bison_8c.html#afa2a733060c2e2d94dd8e36c650bd356">vINPUT</a> = 273,
<a name="l00085"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aa7db78da72070b4e3e073259508b08d0">00085</a>      <a class="code" href="verilog__bison_8c.html#ac931177bac8fd3c661f6b1859be017a9">vMODULE</a> = 274,
<a name="l00086"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9af4c9f6a5ea6ea2e6510f02ca649e85e5">00086</a>      <a class="code" href="verilog__bison_8c.html#a3f81f3900f88f9894183518c22d072bf">vNAND</a> = 275,
<a name="l00087"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a59bc37e6bccc2df09c1b7433643b1288">00087</a>      <a class="code" href="verilog__bison_8c.html#a594264291edf35afb31f59f659e6a595">vNEGEDGE</a> = 276,
<a name="l00088"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a036cc4f7af62fefa78c0a6d41070e4e6">00088</a>      <a class="code" href="verilog__bison_8c.html#acffe1ef021a7a2a86f298599e9dec7eb">vNOR</a> = 277,
<a name="l00089"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a142cb1c5f4588e7c673e933d9ca0e70f">00089</a>      <a class="code" href="verilog__bison_8c.html#a2cc47f818574257888fae4aeca8b8e59">vNOT</a> = 278,
<a name="l00090"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ab923428f1a4ea0425c5238f07f585f4e">00090</a>      <a class="code" href="verilog__bison_8c.html#a47e61309d853623e51ad9e33b965db7e">vOR</a> = 279,
<a name="l00091"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ad44d7e4cea39f2f848d156bb7eee107d">00091</a>      <a class="code" href="verilog__bison_8c.html#ad66cdf4d5bd2bed26badd81015b62923">vOUTPUT</a> = 280,
<a name="l00092"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ad745f7fffcdc834647bfed4ac76170b6">00092</a>      <a class="code" href="verilog__bison_8c.html#ac02962adb1f077ba74bf152163d7c7f6">vPARAMETER</a> = 281,
<a name="l00093"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a2724fe8554ab2d2b15dcb24883583cfd">00093</a>      <a class="code" href="verilog__bison_8c.html#ae0ec2fb07afd17c90dae5feb7eae4494">vPOSEDGE</a> = 282,
<a name="l00094"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6dbc39e12bd463213723127da35d1415">00094</a>      <a class="code" href="verilog__bison_8c.html#a683ab325a81b46bcb7bd6932c30ece2c">vREG</a> = 283,
<a name="l00095"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a9bda89e7e9b14ce35c270b40edb8f04e">00095</a>      <a class="code" href="verilog__bison_8c.html#a18cf59ea039df75fa09b67c5a5315043">vWIRE</a> = 284,
<a name="l00096"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a1e6f2bec26c29a6059c7c8a6b51c5f6f">00096</a>      <a class="code" href="verilog__bison_8c.html#a9a7f7cb3f26a3bf2c3b5ca68352c93c3">vXNOR</a> = 285,
<a name="l00097"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6d58528def7cf064b61254e9e3603e8a">00097</a>      <a class="code" href="verilog__bison_8c.html#a1d27a3728d00259d61203f4fb70ee8b6">vXOR</a> = 286,
<a name="l00098"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7d16510fed3480c1adc8a3100f1dc004">00098</a>      <a class="code" href="verilog__bison_8c.html#a207dae40465e59195dba9cf1f5b478be">voANDAND</a> = 287,
<a name="l00099"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a9287f760bd45b657a29eb95a98c26912">00099</a>      <a class="code" href="verilog__bison_8c.html#af7685ce472d8624dfd53f5676aba3b49">voOROR</a> = 288,
<a name="l00100"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a71e8b3e22a14e5151896bc83cc20c087">00100</a>      <a class="code" href="verilog__bison_8c.html#ace2e506449bbead9a2e4369162ecd6ad">voLTE</a> = 289,
<a name="l00101"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a093fb89b2220898a40208957e299dea1">00101</a>      <a class="code" href="verilog__bison_8c.html#a329aefbb5d0c2205eb9adffacab9450c">voGTE</a> = 290,
<a name="l00102"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a8ff997fa73eb5983417634da7995f34b">00102</a>      <a class="code" href="verilog__bison_8c.html#a7264e77cfff167195f9f70abb14ad413">voSLEFT</a> = 291,
<a name="l00103"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7575842dcfece39079f57a25e5e9973b">00103</a>      <a class="code" href="verilog__bison_8c.html#a316cb25801aeaaf953f8a5eb45b878b5">voSRIGHT</a> = 292,
<a name="l00104"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6ee8462f35d4fa5180f022eb60c85b73">00104</a>      <a class="code" href="verilog__bison_8c.html#af96c6283dbd7d205f3c89cb26e5a6734">voEQUAL</a> = 293,
<a name="l00105"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a314301a8e0d1236ae90880161591e9d9">00105</a>      <a class="code" href="verilog__bison_8c.html#a5f19474d001b5a6a7a893db546a8988e">voNOTEQUAL</a> = 294,
<a name="l00106"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a81616730c9447c13277f81a94d6f4a47">00106</a>      <a class="code" href="verilog__bison_8c.html#aad74886b44a91519f7770a020512f088">voCASEEQUAL</a> = 295,
<a name="l00107"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a5c095f715f32f1cd761c084885774385">00107</a>      <a class="code" href="verilog__bison_8c.html#a45f5923898560ab4db270e38a3f8236c">voCASENOTEQUAL</a> = 296,
<a name="l00108"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a764d30eac79cd63f1773f6d130aceaf5">00108</a>      <a class="code" href="verilog__bison_8c.html#ad2dad66f57f041df045fc93f82238faa">voXNOR</a> = 297,
<a name="l00109"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7387f908ddc3d63d32578e4b81308624">00109</a>      <a class="code" href="verilog__bison_8c.html#ae1fd8eca21c23c0adc954748da6c52c7">voNAND</a> = 298,
<a name="l00110"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a9691cc6c7755c3b373205365aeb62fd5">00110</a>      <a class="code" href="verilog__bison_8c.html#a9b4f28231a08a31cae231650eab9e45d">voNOR</a> = 299,
<a name="l00111"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7a6a4e02628ce369d042595baadb073f">00111</a>      <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a> = 300,
<a name="l00112"></a><a class="code" href="verilog__bison_8c.html#a15c9f7bd2f0e9686df5d9df4f3314aa9acd3e22f988f30e384d1911e556067fc4">00112</a>      <a class="code" href="verilog__bison_8c.html#a435d0ce454d4d215edf1b962c33e478e">LOWER_THAN_ELSE</a> = 301
<a name="l00113"></a>00113    };
<a name="l00114"></a>00114 <span class="preprocessor">#endif</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="comment">/* Tokens.  */</span>
<a name="l00116"></a><a class="code" href="verilog__bison_8c.html#ad31ee16ac6caaaceddda062ed8a7ecc7">00116</a> <span class="preprocessor">#define vSYMBOL_ID 258</span>
<a name="l00117"></a><a class="code" href="verilog__bison_8c.html#aacd1272f070d661e55ba25bc19dcd836">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define vNUMBER_ID 259</span>
<a name="l00118"></a><a class="code" href="verilog__bison_8c.html#afb168011da6c897370cff703f3a13771">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define vALWAYS 260</span>
<a name="l00119"></a><a class="code" href="verilog__bison_8c.html#aea6b0968dfa05b3d2c85559f42cd3b34">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define vAND 261</span>
<a name="l00120"></a><a class="code" href="verilog__bison_8c.html#a02dc04aec9e738e2571af00c533d4988">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define vASSIGN 262</span>
<a name="l00121"></a><a class="code" href="verilog__bison_8c.html#a97e7cded8c641a24e9017fe36419b2cc">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define vBEGIN 263</span>
<a name="l00122"></a><a class="code" href="verilog__bison_8c.html#accfe2c9517d23d913bcb2c835cbaf22f">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define vCASE 264</span>
<a name="l00123"></a><a class="code" href="verilog__bison_8c.html#a048bd668e352689416f76d1075fbd357">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define vDEFAULT 265</span>
<a name="l00124"></a><a class="code" href="verilog__bison_8c.html#a93ee1371092a48b3e9b90cd5c7583584">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define vDEFINE 266</span>
<a name="l00125"></a><a class="code" href="verilog__bison_8c.html#ac359b37574357586676fd519bf3c5a17">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define vELSE 267</span>
<a name="l00126"></a><a class="code" href="verilog__bison_8c.html#a74b916278e7f8da382b5c1d3050533f3">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define vEND 268</span>
<a name="l00127"></a><a class="code" href="verilog__bison_8c.html#a614ae896d4aab0ad5ad8321f24e6c83b">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define vENDCASE 269</span>
<a name="l00128"></a><a class="code" href="verilog__bison_8c.html#a6f72510b3b643b878d26861e342a803e">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define vENDMODULE 270</span>
<a name="l00129"></a><a class="code" href="verilog__bison_8c.html#a4cef0cdd08c82c8d36dde20f4da0ffab">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define vIF 271</span>
<a name="l00130"></a><a class="code" href="verilog__bison_8c.html#a2d3caaf175e26a9ec842e0c8f49f288c">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define vINOUT 272</span>
<a name="l00131"></a><a class="code" href="verilog__bison_8c.html#afa2a733060c2e2d94dd8e36c650bd356">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define vINPUT 273</span>
<a name="l00132"></a><a class="code" href="verilog__bison_8c.html#ac931177bac8fd3c661f6b1859be017a9">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define vMODULE 274</span>
<a name="l00133"></a><a class="code" href="verilog__bison_8c.html#a3f81f3900f88f9894183518c22d072bf">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define vNAND 275</span>
<a name="l00134"></a><a class="code" href="verilog__bison_8c.html#a594264291edf35afb31f59f659e6a595">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define vNEGEDGE 276</span>
<a name="l00135"></a><a class="code" href="verilog__bison_8c.html#acffe1ef021a7a2a86f298599e9dec7eb">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define vNOR 277</span>
<a name="l00136"></a><a class="code" href="verilog__bison_8c.html#a2cc47f818574257888fae4aeca8b8e59">00136</a> <span class="preprocessor"></span><span class="preprocessor">#define vNOT 278</span>
<a name="l00137"></a><a class="code" href="verilog__bison_8c.html#a47e61309d853623e51ad9e33b965db7e">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define vOR 279</span>
<a name="l00138"></a><a class="code" href="verilog__bison_8c.html#ad66cdf4d5bd2bed26badd81015b62923">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define vOUTPUT 280</span>
<a name="l00139"></a><a class="code" href="verilog__bison_8c.html#ac02962adb1f077ba74bf152163d7c7f6">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define vPARAMETER 281</span>
<a name="l00140"></a><a class="code" href="verilog__bison_8c.html#ae0ec2fb07afd17c90dae5feb7eae4494">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define vPOSEDGE 282</span>
<a name="l00141"></a><a class="code" href="verilog__bison_8c.html#a683ab325a81b46bcb7bd6932c30ece2c">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define vREG 283</span>
<a name="l00142"></a><a class="code" href="verilog__bison_8c.html#a18cf59ea039df75fa09b67c5a5315043">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define vWIRE 284</span>
<a name="l00143"></a><a class="code" href="verilog__bison_8c.html#a9a7f7cb3f26a3bf2c3b5ca68352c93c3">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define vXNOR 285</span>
<a name="l00144"></a><a class="code" href="verilog__bison_8c.html#a1d27a3728d00259d61203f4fb70ee8b6">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define vXOR 286</span>
<a name="l00145"></a><a class="code" href="verilog__bison_8c.html#a207dae40465e59195dba9cf1f5b478be">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define voANDAND 287</span>
<a name="l00146"></a><a class="code" href="verilog__bison_8c.html#af7685ce472d8624dfd53f5676aba3b49">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define voOROR 288</span>
<a name="l00147"></a><a class="code" href="verilog__bison_8c.html#ace2e506449bbead9a2e4369162ecd6ad">00147</a> <span class="preprocessor"></span><span class="preprocessor">#define voLTE 289</span>
<a name="l00148"></a><a class="code" href="verilog__bison_8c.html#a329aefbb5d0c2205eb9adffacab9450c">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define voGTE 290</span>
<a name="l00149"></a><a class="code" href="verilog__bison_8c.html#a7264e77cfff167195f9f70abb14ad413">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define voSLEFT 291</span>
<a name="l00150"></a><a class="code" href="verilog__bison_8c.html#a316cb25801aeaaf953f8a5eb45b878b5">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define voSRIGHT 292</span>
<a name="l00151"></a><a class="code" href="verilog__bison_8c.html#af96c6283dbd7d205f3c89cb26e5a6734">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define voEQUAL 293</span>
<a name="l00152"></a><a class="code" href="verilog__bison_8c.html#a5f19474d001b5a6a7a893db546a8988e">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define voNOTEQUAL 294</span>
<a name="l00153"></a><a class="code" href="verilog__bison_8c.html#aad74886b44a91519f7770a020512f088">00153</a> <span class="preprocessor"></span><span class="preprocessor">#define voCASEEQUAL 295</span>
<a name="l00154"></a><a class="code" href="verilog__bison_8c.html#a45f5923898560ab4db270e38a3f8236c">00154</a> <span class="preprocessor"></span><span class="preprocessor">#define voCASENOTEQUAL 296</span>
<a name="l00155"></a><a class="code" href="verilog__bison_8c.html#ad2dad66f57f041df045fc93f82238faa">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define voXNOR 297</span>
<a name="l00156"></a><a class="code" href="verilog__bison_8c.html#ae1fd8eca21c23c0adc954748da6c52c7">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define voNAND 298</span>
<a name="l00157"></a><a class="code" href="verilog__bison_8c.html#a9b4f28231a08a31cae231650eab9e45d">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define voNOR 299</span>
<a name="l00158"></a><a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define vNOT_SUPPORT 300</span>
<a name="l00159"></a><a class="code" href="verilog__bison_8c.html#a435d0ce454d4d215edf1b962c33e478e">00159</a> <span class="preprocessor"></span><span class="preprocessor">#define LOWER_THAN_ELSE 301</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span>
<a name="l00161"></a>00161 
<a name="l00162"></a>00162 
<a name="l00163"></a>00163 
<a name="l00164"></a>00164 <span class="comment">/* Copy the first part of user declarations.  */</span>
<a name="l00165"></a>00165 <span class="preprocessor">#line 1 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>
<a name="l00167"></a>00167 <span class="comment">/*</span>
<a name="l00168"></a>00168 <span class="comment">Copyright (c) 2009 Peter Andrew Jamieson (jamieson.peter@gmail.com)</span>
<a name="l00169"></a>00169 <span class="comment"></span>
<a name="l00170"></a>00170 <span class="comment">Permission is hereby granted, free of charge, to any person</span>
<a name="l00171"></a>00171 <span class="comment">obtaining a copy of this software and associated documentation</span>
<a name="l00172"></a>00172 <span class="comment">files (the &quot;Software&quot;), to deal in the Software without</span>
<a name="l00173"></a>00173 <span class="comment">restriction, including without limitation the rights to use,</span>
<a name="l00174"></a>00174 <span class="comment">copy, modify, merge, publish, distribute, sublicense, and/or sell</span>
<a name="l00175"></a>00175 <span class="comment">copies of the Software, and to permit persons to whom the</span>
<a name="l00176"></a>00176 <span class="comment">Software is furnished to do so, subject to the following</span>
<a name="l00177"></a>00177 <span class="comment">conditions:</span>
<a name="l00178"></a>00178 <span class="comment"></span>
<a name="l00179"></a>00179 <span class="comment">The above copyright notice and this permission notice shall be</span>
<a name="l00180"></a>00180 <span class="comment">included in all copies or substantial portions of the Software.</span>
<a name="l00181"></a>00181 <span class="comment"></span>
<a name="l00182"></a>00182 <span class="comment">THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</span>
<a name="l00183"></a>00183 <span class="comment">EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES</span>
<a name="l00184"></a>00184 <span class="comment">OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</span>
<a name="l00185"></a>00185 <span class="comment">NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT</span>
<a name="l00186"></a>00186 <span class="comment">HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,</span>
<a name="l00187"></a>00187 <span class="comment">WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</span>
<a name="l00188"></a>00188 <span class="comment">FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<a name="l00189"></a>00189 <span class="comment">OTHER DEALINGS IN THE SOFTWARE.</span>
<a name="l00190"></a>00190 <span class="comment">*/</span> 
<a name="l00191"></a>00191 <span class="preprocessor">#include &lt;stdlib.h&gt;</span>
<a name="l00192"></a>00192 <span class="preprocessor">#include &lt;stdio.h&gt;</span>
<a name="l00193"></a>00193 <span class="preprocessor">#include &lt;string.h&gt;</span>
<a name="l00194"></a>00194 <span class="preprocessor">#include &quot;<a class="code" href="types_8h.html">types.h</a>&quot;</span>
<a name="l00195"></a>00195 <span class="preprocessor">#include &quot;<a class="code" href="parse__making__ast_8h.html">parse_making_ast.h</a>&quot;</span>
<a name="l00196"></a>00196  
<a name="l00197"></a><a class="code" href="verilog__bison_8c.html#a450716fae2a2d4d149bb280e15f9360b">00197</a> <span class="preprocessor">#define PARSE {printf(&quot;here\n&quot;);}</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span>
<a name="l00199"></a>00199 <span class="preprocessor">#ifndef YYLINENO</span>
<a name="l00200"></a><a class="code" href="verilog__bison_8c.html#a5e36364965360da7b7cdfc2188e0af84">00200</a> <span class="preprocessor"></span><span class="keywordtype">int</span> <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>;
<a name="l00201"></a>00201 <span class="preprocessor">#define YYLINENO yylineno</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>;
<a name="l00204"></a>00204 <span class="preprocessor">#endif</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span>
<a name="l00206"></a>00206 <span class="keywordtype">void</span> <a class="code" href="verilog__bison_8c.html#a8654cb2f5c8df0404859230815608bb3">yyerror</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *str);
<a name="l00207"></a>00207 <span class="keywordtype">int</span> <a class="code" href="verilog__bison_8c.html#ad35c8efbce4ce6e59d2b4be1d6865e31">yywrap</a>();
<a name="l00208"></a>00208 <span class="keywordtype">int</span> <a class="code" href="verilog__bison_8c.html#acd8617a8f2ac0de8bc1cc032cf449e19">yyparse</a>();
<a name="l00209"></a>00209 <span class="keywordtype">int</span> <a class="code" href="verilog__bison_8c.html#a9a7bd1b3d14701eb97c03f3ef34deff1">yylex</a>(<span class="keywordtype">void</span>);
<a name="l00210"></a>00210 
<a name="l00211"></a>00211  <span class="comment">// RESPONCE in an error</span>
<a name="l00212"></a><a class="code" href="verilog__bison_8c.html#a8654cb2f5c8df0404859230815608bb3">00212</a> <span class="keywordtype">void</span> <a class="code" href="verilog__bison_8c.html#a8654cb2f5c8df0404859230815608bb3">yyerror</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *str)
<a name="l00213"></a>00213 {
<a name="l00214"></a>00214         fprintf(stderr,<span class="stringliteral">&quot;error in parsing: %s - on line number %d\n&quot;</span>,str, <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);
<a name="l00215"></a>00215         exit(-1);
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217  
<a name="l00218"></a>00218 <span class="comment">// point of continued file reading</span>
<a name="l00219"></a><a class="code" href="verilog__flex_8c.html#a9ae7dd87893ed6cebc02d0d5f84c2ede">00219</a> <span class="keywordtype">int</span> <a class="code" href="verilog__bison_8c.html#ad35c8efbce4ce6e59d2b4be1d6865e31">yywrap</a>()
<a name="l00220"></a>00220 {
<a name="l00221"></a>00221         <span class="keywordflow">return</span> 1;
<a name="l00222"></a>00222 }
<a name="l00223"></a>00223 
<a name="l00224"></a>00224 
<a name="l00225"></a>00225 
<a name="l00226"></a>00226 <span class="comment">/* Enabling traces.  */</span>
<a name="l00227"></a>00227 <span class="preprocessor">#ifndef YYDEBUG</span>
<a name="l00228"></a><a class="code" href="verilog__bison_8c.html#a853b3bfad6d2b2ff693dce81182e0c2e">00228</a> <span class="preprocessor"></span><span class="preprocessor"># define YYDEBUG 1</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span>
<a name="l00231"></a>00231 <span class="comment">/* Enabling verbose error messages.  */</span>
<a name="l00232"></a>00232 <span class="preprocessor">#ifdef YYERROR_VERBOSE</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor"># undef YYERROR_VERBOSE</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor"># define YYERROR_VERBOSE 1</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00236"></a><a class="code" href="verilog__bison_8c.html#a0943f558a560b9b5fa0593d7e36496c1">00236</a> <span class="preprocessor"></span><span class="preprocessor"># define YYERROR_VERBOSE 0</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span>
<a name="l00239"></a>00239 <span class="comment">/* Enabling the token table.  */</span>
<a name="l00240"></a>00240 <span class="preprocessor">#ifndef YYTOKEN_TABLE</span>
<a name="l00241"></a><a class="code" href="verilog__bison_8c.html#a3499e31aa832edc82b632ae811286a4b">00241</a> <span class="preprocessor"></span><span class="preprocessor"># define YYTOKEN_TABLE 0</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span>
<a name="l00244"></a>00244 <span class="preprocessor">#if ! defined YYSTYPE &amp;&amp; ! defined YYSTYPE_IS_DECLARED</span>
<a name="l00245"></a><a class="code" href="union_y_y_s_t_y_p_e.html">00245</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union_y_y_s_t_y_p_e.html">YYSTYPE</a>
<a name="l00246"></a>00246 #line 61 &quot;SRC/verilog_bison.y&quot;
<a name="l00247"></a>00247 {
<a name="l00248"></a><a class="code" href="union_y_y_s_t_y_p_e.html#a59b6fdb3b9f06e5872b9ab079667b155">00248</a>         <span class="keywordtype">char</span> *<a class="code" href="union_y_y_s_t_y_p_e.html#a59b6fdb3b9f06e5872b9ab079667b155">id_name</a>;
<a name="l00249"></a><a class="code" href="union_y_y_s_t_y_p_e.html#aa4b898179d524df623efcf0b5e3f782f">00249</a>         <span class="keywordtype">char</span> *<a class="code" href="union_y_y_s_t_y_p_e.html#aa4b898179d524df623efcf0b5e3f782f">num_value</a>;
<a name="l00250"></a><a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">00250</a>         <a class="code" href="types_8h.html#ad9044d32f8a05e9d297d28ffa1db5f83">ast_node_t</a> *<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>;
<a name="l00251"></a>00251 }
<a name="l00252"></a>00252 <span class="comment">/* Line 187 of yacc.c.  */</span>
<a name="l00253"></a>00253 <span class="preprocessor">#line 254 &quot;SRC/verilog_bison.c&quot;</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span>        <a class="code" href="union_y_y_s_t_y_p_e.html">YYSTYPE</a>;
<a name="l00255"></a><a class="code" href="verilog__bison_8c.html#a4ccf5315e8f5c1cec48ec67ca1771e3a">00255</a> <span class="preprocessor"># define yystype YYSTYPE </span><span class="comment">/* obsolescent; will be withdrawn */</span>
<a name="l00256"></a><a class="code" href="verilog__bison_8c.html#af0232d21120b2cfc5e5f82f0fbadab3c">00256</a> <span class="preprocessor"># define YYSTYPE_IS_DECLARED 1</span>
<a name="l00257"></a><a class="code" href="verilog__bison_8c.html#a2e3dbf169c5ee24cf6af37c61cf3995d">00257</a> <span class="preprocessor"></span><span class="preprocessor"># define YYSTYPE_IS_TRIVIAL 1</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span>
<a name="l00260"></a>00260 
<a name="l00261"></a>00261 
<a name="l00262"></a>00262 <span class="comment">/* Copy the second part of user declarations.  */</span>
<a name="l00263"></a>00263 
<a name="l00264"></a>00264 
<a name="l00265"></a>00265 <span class="comment">/* Line 216 of yacc.c.  */</span>
<a name="l00266"></a>00266 <span class="preprocessor">#line 267 &quot;SRC/verilog_bison.c&quot;</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span>
<a name="l00268"></a>00268 <span class="preprocessor">#ifdef short</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="preprocessor"># undef short</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span>
<a name="l00272"></a>00272 <span class="preprocessor">#ifdef YYTYPE_UINT8</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="keyword">typedef</span> YYTYPE_UINT8 <a class="code" href="verilog__bison_8c.html#a79c09f9dcfd0f7a32f598ea3910d2206">yytype_uint8</a>;
<a name="l00274"></a>00274 <span class="preprocessor">#else</span>
<a name="l00275"></a><a class="code" href="verilog__bison_8c.html#a79c09f9dcfd0f7a32f598ea3910d2206">00275</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="verilog__bison_8c.html#a79c09f9dcfd0f7a32f598ea3910d2206">yytype_uint8</a>;
<a name="l00276"></a>00276 <span class="preprocessor">#endif</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span>
<a name="l00278"></a>00278 <span class="preprocessor">#ifdef YYTYPE_INT8</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="keyword">typedef</span> YYTYPE_INT8 <a class="code" href="verilog__bison_8c.html#afd56a33ef7e59189deccc83706e0becd">yytype_int8</a>;
<a name="l00280"></a>00280 <span class="preprocessor">#elif (defined __STDC__ || defined __C99__FUNC__ \</span>
<a name="l00281"></a>00281 <span class="preprocessor">     || defined __cplusplus || defined _MSC_VER)</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">char</span> <a class="code" href="verilog__bison_8c.html#afd56a33ef7e59189deccc83706e0becd">yytype_int8</a>;
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="verilog__bison_8c.html#afd56a33ef7e59189deccc83706e0becd">00284</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keywordtype">short</span> <span class="keywordtype">int</span> <a class="code" href="verilog__bison_8c.html#afd56a33ef7e59189deccc83706e0becd">yytype_int8</a>;
<a name="l00285"></a>00285 <span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span>
<a name="l00287"></a>00287 <span class="preprocessor">#ifdef YYTYPE_UINT16</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="keyword">typedef</span> YYTYPE_UINT16 <a class="code" href="verilog__bison_8c.html#a00c27c9da5ed06a830b216c8934e6b28">yytype_uint16</a>;
<a name="l00289"></a>00289 <span class="preprocessor">#else</span>
<a name="l00290"></a><a class="code" href="verilog__bison_8c.html#a00c27c9da5ed06a830b216c8934e6b28">00290</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> <span class="keywordtype">int</span> <a class="code" href="verilog__bison_8c.html#a00c27c9da5ed06a830b216c8934e6b28">yytype_uint16</a>;
<a name="l00291"></a>00291 <span class="preprocessor">#endif</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span>
<a name="l00293"></a>00293 <span class="preprocessor">#ifdef YYTYPE_INT16</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="keyword">typedef</span> YYTYPE_INT16 <a class="code" href="verilog__bison_8c.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a>;
<a name="l00295"></a>00295 <span class="preprocessor">#else</span>
<a name="l00296"></a><a class="code" href="verilog__bison_8c.html#ade5b97f0021a4f6c5922ead3744ab297">00296</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keywordtype">short</span> <span class="keywordtype">int</span> <a class="code" href="verilog__bison_8c.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a>;
<a name="l00297"></a>00297 <span class="preprocessor">#endif</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span>
<a name="l00299"></a>00299 <span class="preprocessor">#ifndef YYSIZE_T</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor"># ifdef __SIZE_TYPE__</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="preprocessor">#  define YYSIZE_T __SIZE_TYPE__</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="preprocessor"># elif defined size_t</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">#  define YYSIZE_T size_t</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="preprocessor"># elif ! defined YYSIZE_T &amp;&amp; (defined __STDC__ || defined __C99__FUNC__ \</span>
<a name="l00305"></a>00305 <span class="preprocessor">     || defined __cplusplus || defined _MSC_VER)</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="preprocessor">#  include &lt;stddef.h&gt;</span> <span class="comment">/* INFRINGES ON USER NAME SPACE */</span>
<a name="l00307"></a>00307 <span class="preprocessor">#  define YYSIZE_T size_t</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor"># else</span>
<a name="l00309"></a><a class="code" href="verilog__bison_8c.html#a7d535939e93253736c6eeda569d24de5">00309</a> <span class="preprocessor"></span><span class="preprocessor">#  define YYSIZE_T unsigned int</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="preprocessor"># endif</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span>
<a name="l00313"></a><a class="code" href="verilog__bison_8c.html#ab4bb7ad82d4a7e2df49ff6a8fb484109">00313</a> <span class="preprocessor">#define YYSIZE_MAXIMUM ((YYSIZE_T) -1)</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span>
<a name="l00315"></a>00315 <span class="preprocessor">#ifndef YY_</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="preprocessor"># if YYENABLE_NLS</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="preprocessor">#  if ENABLE_NLS</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#   include &lt;libintl.h&gt;</span> <span class="comment">/* INFRINGES ON USER NAME SPACE */</span>
<a name="l00319"></a>00319 <span class="preprocessor">#   define YY_(msgid) dgettext (&quot;bison-runtime&quot;, msgid)</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#  endif</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="preprocessor"># endif</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor"># ifndef YY_</span>
<a name="l00323"></a><a class="code" href="verilog__bison_8c.html#a86f079016f11f0600f4259f3f03f8d43">00323</a> <span class="preprocessor"></span><span class="preprocessor">#  define YY_(msgid) msgid</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="preprocessor"># endif</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span>
<a name="l00327"></a>00327 <span class="comment">/* Suppress unused-variable warnings by &quot;using&quot; E.  */</span>
<a name="l00328"></a>00328 <span class="preprocessor">#if ! defined lint || defined __GNUC__</span>
<a name="l00329"></a><a class="code" href="verilog__bison_8c.html#ad7d1ef1bbc6adfe69894bc8221f557e1">00329</a> <span class="preprocessor"></span><span class="preprocessor"># define YYUSE(e) ((void) (e))</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor"># define YYUSE(e) </span><span class="comment">/* empty */</span>
<a name="l00332"></a>00332 <span class="preprocessor">#endif</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span>
<a name="l00334"></a>00334 <span class="comment">/* Identity function, used to suppress warnings about constant conditions.  */</span>
<a name="l00335"></a>00335 <span class="preprocessor">#ifndef lint</span>
<a name="l00336"></a><a class="code" href="verilog__bison_8c.html#a0a6ff515042340dd341cf6ca8dd05f2d">00336</a> <span class="preprocessor"></span><span class="preprocessor"># define YYID(n) (n)</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span><span class="preprocessor">#if (defined __STDC__ || defined __C99__FUNC__ \</span>
<a name="l00339"></a>00339 <span class="preprocessor">     || defined __cplusplus || defined _MSC_VER)</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00341"></a>00341 <a class="code" href="verilog__bison_8c.html#a0a6ff515042340dd341cf6ca8dd05f2d">YYID</a> (<span class="keywordtype">int</span> i)
<a name="l00342"></a>00342 <span class="preprocessor">#else</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00344"></a>00344 <a class="code" href="verilog__bison_8c.html#a0a6ff515042340dd341cf6ca8dd05f2d">YYID</a> (i)
<a name="l00345"></a>00345     int i;
<a name="l00346"></a>00346 <span class="preprocessor">#endif</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span>{
<a name="l00348"></a>00348   <span class="keywordflow">return</span> i;
<a name="l00349"></a>00349 }
<a name="l00350"></a>00350 <span class="preprocessor">#endif</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span>
<a name="l00352"></a>00352 <span class="preprocessor">#if ! defined yyoverflow || YYERROR_VERBOSE</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span>
<a name="l00354"></a>00354 <span class="comment">/* The parser invokes alloca or malloc; define the necessary symbols.  */</span>
<a name="l00355"></a>00355 
<a name="l00356"></a>00356 <span class="preprocessor"># ifdef YYSTACK_USE_ALLOCA</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="preprocessor">#  if YYSTACK_USE_ALLOCA</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="preprocessor">#   ifdef __GNUC__</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="preprocessor">#    define YYSTACK_ALLOC __builtin_alloca</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span><span class="preprocessor">#   elif defined __BUILTIN_VA_ARG_INCR</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span><span class="preprocessor">#    include &lt;alloca.h&gt;</span> <span class="comment">/* INFRINGES ON USER NAME SPACE */</span>
<a name="l00362"></a>00362 <span class="preprocessor">#   elif defined _AIX</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#    define YYSTACK_ALLOC __alloca</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#   elif defined _MSC_VER</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="preprocessor">#    include &lt;malloc.h&gt;</span> <span class="comment">/* INFRINGES ON USER NAME SPACE */</span>
<a name="l00366"></a>00366 <span class="preprocessor">#    define alloca _alloca</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">#   else</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="preprocessor">#    define YYSTACK_ALLOC alloca</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span><span class="preprocessor">#    if ! defined _ALLOCA_H &amp;&amp; ! defined _STDLIB_H &amp;&amp; (defined __STDC__ || defined __C99__FUNC__ \</span>
<a name="l00370"></a>00370 <span class="preprocessor">     || defined __cplusplus || defined _MSC_VER)</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span><span class="preprocessor">#     include &lt;stdlib.h&gt;</span> <span class="comment">/* INFRINGES ON USER NAME SPACE */</span>
<a name="l00372"></a>00372 <span class="preprocessor">#     ifndef _STDLIB_H</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#      define _STDLIB_H 1</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#     endif</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#    endif</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="preprocessor">#   endif</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#  endif</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor"># endif</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span>
<a name="l00380"></a>00380 <span class="preprocessor"># ifdef YYSTACK_ALLOC</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span>   <span class="comment">/* Pacify GCC&#39;s `empty if-body&#39; warning.  */</span>
<a name="l00382"></a>00382 <span class="preprocessor">#  define YYSTACK_FREE(Ptr) do { </span><span class="comment">/* empty */</span>; } while (YYID (0))
<a name="l00383"></a>00383 <span class="preprocessor">#  ifndef YYSTACK_ALLOC_MAXIMUM</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span>    <span class="comment">/* The OS might guarantee only one guard page at the bottom of the stack,</span>
<a name="l00385"></a>00385 <span class="comment">       and a page size can be as small as 4096 bytes.  So we cannot safely</span>
<a name="l00386"></a>00386 <span class="comment">       invoke alloca (N) if N exceeds 4096.  Use a slightly smaller number</span>
<a name="l00387"></a>00387 <span class="comment">       to allow for a few compiler-allocated temporary stack slots.  */</span>
<a name="l00388"></a>00388 <span class="preprocessor">#   define YYSTACK_ALLOC_MAXIMUM 4032 </span><span class="comment">/* reasonable circa 2006 */</span>
<a name="l00389"></a>00389 <span class="preprocessor">#  endif</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="preprocessor"># else</span>
<a name="l00391"></a><a class="code" href="verilog__bison_8c.html#af45042ce56e04d634420d76caeb2ee73">00391</a> <span class="preprocessor"></span><span class="preprocessor">#  define YYSTACK_ALLOC YYMALLOC</span>
<a name="l00392"></a><a class="code" href="verilog__bison_8c.html#a1a9dc526fd390d4808252bd631c4c2f7">00392</a> <span class="preprocessor"></span><span class="preprocessor">#  define YYSTACK_FREE YYFREE</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="preprocessor">#  ifndef YYSTACK_ALLOC_MAXIMUM</span>
<a name="l00394"></a><a class="code" href="verilog__bison_8c.html#a7e55d995c7458f2f4af94a426d0adde8">00394</a> <span class="preprocessor"></span><span class="preprocessor">#   define YYSTACK_ALLOC_MAXIMUM YYSIZE_MAXIMUM</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#  endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#  if (defined __cplusplus &amp;&amp; ! defined _STDLIB_H \</span>
<a name="l00397"></a>00397 <span class="preprocessor">       &amp;&amp; ! ((defined YYMALLOC || defined malloc) \</span>
<a name="l00398"></a>00398 <span class="preprocessor">             &amp;&amp; (defined YYFREE || defined free)))</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">#   include &lt;stdlib.h&gt;</span> <span class="comment">/* INFRINGES ON USER NAME SPACE */</span>
<a name="l00400"></a>00400 <span class="preprocessor">#   ifndef _STDLIB_H</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="preprocessor">#    define _STDLIB_H 1</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">#   endif</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor">#  endif</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="preprocessor">#  ifndef YYMALLOC</span>
<a name="l00405"></a><a class="code" href="verilog__bison_8c.html#a573b05852d8f080c907dfba725773d7a">00405</a> <span class="preprocessor"></span><span class="preprocessor">#   define YYMALLOC malloc</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#   if ! defined malloc &amp;&amp; ! defined _STDLIB_H &amp;&amp; (defined __STDC__ || defined __C99__FUNC__ \</span>
<a name="l00407"></a>00407 <span class="preprocessor">     || defined __cplusplus || defined _MSC_VER)</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="keywordtype">void</span> *malloc (<a class="code" href="verilog__bison_8c.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a>); <span class="comment">/* INFRINGES ON USER NAME SPACE */</span>
<a name="l00409"></a>00409 <span class="preprocessor">#   endif</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#  endif</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="preprocessor">#  ifndef YYFREE</span>
<a name="l00412"></a><a class="code" href="verilog__bison_8c.html#ac8adfd73c006c1926f387feb1eced3ca">00412</a> <span class="preprocessor"></span><span class="preprocessor">#   define YYFREE free</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">#   if ! defined free &amp;&amp; ! defined _STDLIB_H &amp;&amp; (defined __STDC__ || defined __C99__FUNC__ \</span>
<a name="l00414"></a>00414 <span class="preprocessor">     || defined __cplusplus || defined _MSC_VER)</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span><span class="keywordtype">void</span> free (<span class="keywordtype">void</span> *); <span class="comment">/* INFRINGES ON USER NAME SPACE */</span>
<a name="l00416"></a>00416 <span class="preprocessor">#   endif</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#  endif</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor"># endif</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* ! defined yyoverflow || YYERROR_VERBOSE */</span>
<a name="l00420"></a>00420 
<a name="l00421"></a>00421 
<a name="l00422"></a>00422 <span class="preprocessor">#if (! defined yyoverflow \</span>
<a name="l00423"></a>00423 <span class="preprocessor">     &amp;&amp; (! defined __cplusplus \</span>
<a name="l00424"></a>00424 <span class="preprocessor">         || (defined YYSTYPE_IS_TRIVIAL &amp;&amp; YYSTYPE_IS_TRIVIAL)))</span>
<a name="l00425"></a>00425 <span class="preprocessor"></span>
<a name="l00426"></a>00426 <span class="comment">/* A type that is properly aligned for any stack member.  */</span>
<a name="l00427"></a><a class="code" href="unionyyalloc.html">00427</a> <span class="keyword">union </span><a class="code" href="unionyyalloc.html">yyalloc</a>
<a name="l00428"></a>00428 {
<a name="l00429"></a><a class="code" href="unionyyalloc.html#aad44e4a724037e32eeb58333c516bb45">00429</a>   <a class="code" href="verilog__bison_8c.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> <a class="code" href="unionyyalloc.html#aad44e4a724037e32eeb58333c516bb45">yyss</a>;
<a name="l00430"></a><a class="code" href="unionyyalloc.html#a9494cc8d8cd0eba1b44ca20fe89de5d2">00430</a>   <a class="code" href="union_y_y_s_t_y_p_e.html">YYSTYPE</a> <a class="code" href="unionyyalloc.html#a9494cc8d8cd0eba1b44ca20fe89de5d2">yyvs</a>;
<a name="l00431"></a>00431   };
<a name="l00432"></a>00432 
<a name="l00433"></a>00433 <span class="comment">/* The size of the maximum gap between one aligned stack and the next.  */</span>
<a name="l00434"></a><a class="code" href="verilog__bison_8c.html#afcd15dd0fa87ffba0371c6d6a0cc9631">00434</a> <span class="preprocessor"># define YYSTACK_GAP_MAXIMUM (sizeof (union yyalloc) - 1)</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span>
<a name="l00436"></a>00436 <span class="comment">/* The size of an array large to enough to hold all stacks, each with</span>
<a name="l00437"></a>00437 <span class="comment">   N elements.  */</span>
<a name="l00438"></a><a class="code" href="verilog__bison_8c.html#a40beb355f2cf230a99e2e2bb54909a5a">00438</a> <span class="preprocessor"># define YYSTACK_BYTES(N) \</span>
<a name="l00439"></a>00439 <span class="preprocessor">     ((N) * (sizeof (yytype_int16) + sizeof (YYSTYPE)) \</span>
<a name="l00440"></a>00440 <span class="preprocessor">      + YYSTACK_GAP_MAXIMUM)</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span>
<a name="l00442"></a>00442 <span class="comment">/* Copy COUNT objects from FROM to TO.  The source and destination do</span>
<a name="l00443"></a>00443 <span class="comment">   not overlap.  */</span>
<a name="l00444"></a>00444 <span class="preprocessor"># ifndef YYCOPY</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span><span class="preprocessor">#  if defined __GNUC__ &amp;&amp; 1 &lt; __GNUC__</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span><span class="preprocessor">#   define YYCOPY(To, From, Count) \</span>
<a name="l00447"></a>00447 <span class="preprocessor">      __builtin_memcpy (To, From, (Count) * sizeof (*(From)))</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span><span class="preprocessor">#  else</span>
<a name="l00449"></a><a class="code" href="verilog__bison_8c.html#ad6586b145b5cddce4eec46f35d59b1dd">00449</a> <span class="preprocessor"></span><span class="preprocessor">#   define YYCOPY(To, From, Count)              \</span>
<a name="l00450"></a>00450 <span class="preprocessor">      do                                        \</span>
<a name="l00451"></a>00451 <span class="preprocessor">        {                                       \</span>
<a name="l00452"></a>00452 <span class="preprocessor">          YYSIZE_T yyi;                         \</span>
<a name="l00453"></a>00453 <span class="preprocessor">          for (yyi = 0; yyi &lt; (Count); yyi++)   \</span>
<a name="l00454"></a>00454 <span class="preprocessor">            (To)[yyi] = (From)[yyi];            \</span>
<a name="l00455"></a>00455 <span class="preprocessor">        }                                       \</span>
<a name="l00456"></a>00456 <span class="preprocessor">      while (YYID (0))</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span><span class="preprocessor">#  endif</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="preprocessor"># endif</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span>
<a name="l00460"></a>00460 <span class="comment">/* Relocate STACK from its old location to the new one.  The</span>
<a name="l00461"></a>00461 <span class="comment">   local variables YYSIZE and YYSTACKSIZE give the old and new number of</span>
<a name="l00462"></a>00462 <span class="comment">   elements in the stack, and YYPTR gives the new location of the</span>
<a name="l00463"></a>00463 <span class="comment">   stack.  Advance YYPTR to a properly aligned location for the next</span>
<a name="l00464"></a>00464 <span class="comment">   stack.  */</span>
<a name="l00465"></a><a class="code" href="verilog__bison_8c.html#ac70c64089ec70937293b65ddbd083412">00465</a> <span class="preprocessor"># define YYSTACK_RELOCATE(Stack)                                        \</span>
<a name="l00466"></a>00466 <span class="preprocessor">    do                                                                  \</span>
<a name="l00467"></a>00467 <span class="preprocessor">      {                                                                 \</span>
<a name="l00468"></a>00468 <span class="preprocessor">        YYSIZE_T yynewbytes;                                            \</span>
<a name="l00469"></a>00469 <span class="preprocessor">        YYCOPY (&amp;yyptr-&gt;Stack, Stack, yysize);                          \</span>
<a name="l00470"></a>00470 <span class="preprocessor">        Stack = &amp;yyptr-&gt;Stack;                                          \</span>
<a name="l00471"></a>00471 <span class="preprocessor">        yynewbytes = yystacksize * sizeof (*Stack) + YYSTACK_GAP_MAXIMUM; \</span>
<a name="l00472"></a>00472 <span class="preprocessor">        yyptr += yynewbytes / sizeof (*yyptr);                          \</span>
<a name="l00473"></a>00473 <span class="preprocessor">      }                                                                 \</span>
<a name="l00474"></a>00474 <span class="preprocessor">    while (YYID (0))</span>
<a name="l00475"></a>00475 <span class="preprocessor"></span>
<a name="l00476"></a>00476 <span class="preprocessor">#endif</span>
<a name="l00477"></a>00477 <span class="preprocessor"></span>
<a name="l00478"></a>00478 <span class="comment">/* YYFINAL -- State number of the termination state.  */</span>
<a name="l00479"></a><a class="code" href="verilog__bison_8c.html#a6419f3fd69ecb6b7e063410fd4e73b2f">00479</a> <span class="preprocessor">#define YYFINAL  9</span>
<a name="l00480"></a>00480 <span class="preprocessor"></span><span class="comment">/* YYLAST -- Last index in YYTABLE.  */</span>
<a name="l00481"></a><a class="code" href="verilog__bison_8c.html#ae67923760a28e3b7ed3aa2cfaef7f9a2">00481</a> <span class="preprocessor">#define YYLAST   1117</span>
<a name="l00482"></a>00482 <span class="preprocessor"></span>
<a name="l00483"></a>00483 <span class="comment">/* YYNTOKENS -- Number of terminals.  */</span>
<a name="l00484"></a><a class="code" href="verilog__bison_8c.html#a75d260730a6c379a94ea28f63a7b9275">00484</a> <span class="preprocessor">#define YYNTOKENS  72</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="comment">/* YYNNTS -- Number of nonterminals.  */</span>
<a name="l00486"></a><a class="code" href="verilog__bison_8c.html#af54ae9e588f0ecc32eabbfdf1959df10">00486</a> <span class="preprocessor">#define YYNNTS  35</span>
<a name="l00487"></a>00487 <span class="preprocessor"></span><span class="comment">/* YYNRULES -- Number of rules.  */</span>
<a name="l00488"></a><a class="code" href="verilog__bison_8c.html#aceaba8997dc3867478ae3b816647eb7c">00488</a> <span class="preprocessor">#define YYNRULES  119</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span><span class="comment">/* YYNRULES -- Number of states.  */</span>
<a name="l00490"></a><a class="code" href="verilog__bison_8c.html#a2c387ba2caaade8bf8f78ed30023f79f">00490</a> <span class="preprocessor">#define YYNSTATES  276</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span>
<a name="l00492"></a>00492 <span class="comment">/* YYTRANSLATE(YYLEX) -- Bison symbol number corresponding to YYLEX.  */</span>
<a name="l00493"></a><a class="code" href="verilog__bison_8c.html#a926181abd06b6d1df27b6133971c24ce">00493</a> <span class="preprocessor">#define YYUNDEFTOK  2</span>
<a name="l00494"></a><a class="code" href="verilog__bison_8c.html#af3f5ed4bc4517eff0ef1b17541192a58">00494</a> <span class="preprocessor"></span><span class="preprocessor">#define YYMAXUTOK   301</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span>
<a name="l00496"></a><a class="code" href="verilog__bison_8c.html#aad19ee88e33c02c4e720b28f78249bd7">00496</a> <span class="preprocessor">#define YYTRANSLATE(YYX)                                                \</span>
<a name="l00497"></a>00497 <span class="preprocessor">  ((unsigned int) (YYX) &lt;= YYMAXUTOK ? yytranslate[YYX] : YYUNDEFTOK)</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span>
<a name="l00499"></a>00499 <span class="comment">/* YYTRANSLATE[YYLEX] -- Bison symbol number corresponding to YYLEX.  */</span>
<a name="l00500"></a>00500 <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="verilog__bison_8c.html#a79c09f9dcfd0f7a32f598ea3910d2206">yytype_uint8</a> yytranslate[] =
<a name="l00501"></a>00501 {
<a name="l00502"></a>00502        0,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00503"></a>00503        2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00504"></a>00504        2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00505"></a>00505        2,     2,     2,    65,     2,     2,     2,    57,    50,     2,
<a name="l00506"></a>00506       58,    59,    55,    53,    68,    54,    70,    56,     2,     2,
<a name="l00507"></a>00507        2,     2,     2,     2,     2,     2,     2,     2,    47,    67,
<a name="l00508"></a>00508       51,    69,    52,    46,    71,     2,     2,     2,     2,     2,
<a name="l00509"></a>00509        2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00510"></a>00510        2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00511"></a>00511        2,    62,     2,    63,    49,     2,     2,     2,     2,     2,
<a name="l00512"></a>00512        2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00513"></a>00513        2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00514"></a>00514        2,     2,     2,    60,    48,    61,    64,     2,     2,     2,
<a name="l00515"></a>00515        2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00516"></a>00516        2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00517"></a>00517        2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00518"></a>00518        2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00519"></a>00519        2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00520"></a>00520        2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00521"></a>00521        2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00522"></a>00522        2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00523"></a>00523        2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00524"></a>00524        2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00525"></a>00525        2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00526"></a>00526        2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
<a name="l00527"></a>00527        2,     2,     2,     2,     2,     2,     1,     2,     3,     4,
<a name="l00528"></a>00528        5,     6,     7,     8,     9,    10,    11,    12,    13,    14,
<a name="l00529"></a>00529       15,    16,    17,    18,    19,    20,    21,    22,    23,    24,
<a name="l00530"></a>00530       25,    26,    27,    28,    29,    30,    31,    32,    33,    34,
<a name="l00531"></a>00531       35,    36,    37,    38,    39,    40,    41,    42,    43,    44,
<a name="l00532"></a>00532       45,    66
<a name="l00533"></a>00533 };
<a name="l00534"></a>00534 
<a name="l00535"></a>00535 <span class="preprocessor">#if YYDEBUG</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span><span class="comment">/* YYPRHS[YYN] -- Index of the first RHS symbol of rule number YYN in</span>
<a name="l00537"></a>00537 <span class="comment">   YYRHS.  */</span>
<a name="l00538"></a>00538 <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="verilog__bison_8c.html#a00c27c9da5ed06a830b216c8934e6b28">yytype_uint16</a> yyprhs[] =
<a name="l00539"></a>00539 {
<a name="l00540"></a>00540        0,     0,     3,     5,     8,    11,    13,    15,    19,    28,
<a name="l00541"></a>00541       38,    46,    49,    51,    53,    55,    57,    59,    61,    63,
<a name="l00542"></a>00542       65,    67,    69,    73,    77,    81,    85,    89,    93,    97,
<a name="l00543"></a>00543       99,   101,   108,   120,   129,   133,   137,   141,   145,   149,
<a name="l00544"></a>00544      153,   157,   161,   165,   174,   182,   189,   195,   198,   204,
<a name="l00545"></a>00545      209,   213,   215,   221,   223,   227,   229,   232,   235,   241,
<a name="l00546"></a>00546      249,   256,   258,   262,   266,   269,   271,   275,   279,   283,
<a name="l00547"></a>00547      286,   288,   293,   297,   299,   301,   304,   307,   309,   312,
<a name="l00548"></a>00548      315,   318,   321,   324,   327,   330,   333,   336,   339,   343,
<a name="l00549"></a>00549      347,   351,   355,   359,   363,   367,   371,   375,   379,   383,
<a name="l00550"></a>00550      387,   391,   395,   399,   403,   407,   411,   415,   419,   423,
<a name="l00551"></a>00551      427,   431,   437,   441,   443,   445,   450,   457,   461,   465
<a name="l00552"></a>00552 };
<a name="l00553"></a>00553 
<a name="l00554"></a>00554 <span class="comment">/* YYRHS -- A `-1&#39;-separated list of the rules&#39; RHS.  */</span>
<a name="l00555"></a>00555 <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="verilog__bison_8c.html#afd56a33ef7e59189deccc83706e0becd">yytype_int8</a> yyrhs[] =
<a name="l00556"></a>00556 {
<a name="l00557"></a>00557       73,     0,    -1,    74,    -1,    74,    76,    -1,    74,    75,
<a name="l00558"></a>00558       -1,    76,    -1,    75,    -1,    11,     3,     4,    -1,    19,
<a name="l00559"></a>00559        3,    58,    84,    59,    67,    77,    15,    -1,    19,     3,
<a name="l00560"></a>00560       58,    84,    68,    59,    67,    77,    15,    -1,    19,     3,
<a name="l00561"></a>00561       58,    59,    67,    77,    15,    -1,    77,    78,    -1,    78,
<a name="l00562"></a>00562       -1,    79,    -1,    80,    -1,    81,    -1,    82,    -1,    83,
<a name="l00563"></a>00563       -1,    86,    -1,    87,    -1,    89,    -1,    93,    -1,    26,
<a name="l00564"></a>00564       84,    67,    -1,    18,    84,    67,    -1,    25,    84,    67,
<a name="l00565"></a>00565       -1,    17,    84,    67,    -1,    29,    84,    67,    -1,    28,
<a name="l00566"></a>00566       84,    67,    -1,    84,    68,    85,    -1,    85,    -1,     3,
<a name="l00567"></a>00567       -1,    62,   104,    47,   104,    63,     3,    -1,    62,   104,
<a name="l00568"></a>00568       47,   104,    63,     3,    62,   104,    47,   104,    63,    -1,
<a name="l00569"></a>00569       62,   104,    47,   104,    63,     3,    69,   105,    -1,     3,
<a name="l00570"></a>00570       69,   105,    -1,     7,    95,    67,    -1,     6,    88,    67,
<a name="l00571"></a>00571       -1,    20,    88,    67,    -1,    22,    88,    67,    -1,    23,
<a name="l00572"></a>00572       88,    67,    -1,    24,    88,    67,    -1,    30,    88,    67,
<a name="l00573"></a>00573       -1,    31,    88,    67,    -1,     3,    58,   104,    68,   104,
<a name="l00574"></a>00574       68,   104,    59,    -1,    58,   104,    68,   104,    68,   104,
<a name="l00575"></a>00575       59,    -1,     3,    58,   104,    68,   104,    59,    -1,    58,
<a name="l00576"></a>00576      104,    68,   104,    59,    -1,     3,    90,    -1,     3,    58,
<a name="l00577"></a>00577       91,    59,    67,    -1,     3,    58,    59,    67,    -1,    91,
<a name="l00578"></a>00578       68,    92,    -1,    92,    -1,    70,     3,    58,   104,    59,
<a name="l00579"></a>00579       -1,   104,    -1,     5,   101,    94,    -1,    99,    -1,    95,
<a name="l00580"></a>00580       67,    -1,    96,    67,    -1,    16,    58,   104,    59,    94,
<a name="l00581"></a>00581       -1,    16,    58,   104,    59,    94,    12,    94,    -1,     9,
<a name="l00582"></a>00582       58,   104,    59,    97,    14,    -1,    67,    -1,   105,    69,
<a name="l00583"></a>00583      104,    -1,   105,    34,   104,    -1,    97,    98,    -1,    98,
<a name="l00584"></a>00584       -1,   104,    47,    94,    -1,    10,    47,    94,    -1,     8,
<a name="l00585"></a>00585      100,    13,    -1,   100,    94,    -1,    94,    -1,    71,    58,
<a name="l00586"></a>00586      102,    59,    -1,   102,    24,   103,    -1,   103,    -1,   105,
<a name="l00587"></a>00587       -1,    27,     3,    -1,    21,     3,    -1,   105,    -1,    53,
<a name="l00588"></a>00588      104,    -1,    54,   104,    -1,    64,   104,    -1,    50,   104,
<a name="l00589"></a>00589       -1,    48,   104,    -1,    43,   104,    -1,    44,   104,    -1,
<a name="l00590"></a>00590       42,   104,    -1,    65,   104,    -1,    49,   104,    -1,   104,
<a name="l00591"></a>00591       49,   104,    -1,   104,    55,   104,    -1,   104,    56,   104,
<a name="l00592"></a>00592       -1,   104,    57,   104,    -1,   104,    53,   104,    -1,   104,
<a name="l00593"></a>00593       54,   104,    -1,   104,    50,   104,    -1,   104,    48,   104,
<a name="l00594"></a>00594       -1,   104,    43,   104,    -1,   104,    44,   104,    -1,   104,
<a name="l00595"></a>00595       42,   104,    -1,   104,    51,   104,    -1,   104,    52,   104,
<a name="l00596"></a>00596       -1,   104,    37,   104,    -1,   104,    36,   104,    -1,   104,
<a name="l00597"></a>00597       38,   104,    -1,   104,    39,   104,    -1,   104,    34,   104,
<a name="l00598"></a>00598       -1,   104,    35,   104,    -1,   104,    40,   104,    -1,   104,
<a name="l00599"></a>00599       41,   104,    -1,   104,    33,   104,    -1,   104,    32,   104,
<a name="l00600"></a>00600       -1,   104,    46,   104,    47,   104,    -1,    58,   104,    59,
<a name="l00601"></a>00601       -1,     4,    -1,     3,    -1,     3,    62,   104,    63,    -1,
<a name="l00602"></a>00602        3,    62,   104,    47,   104,    63,    -1,    60,   106,    61,
<a name="l00603"></a>00603       -1,   106,    68,   104,    -1,   104,    -1
<a name="l00604"></a>00604 };
<a name="l00605"></a>00605 
<a name="l00606"></a>00606 <span class="comment">/* YYRLINE[YYN] -- source line where rule number YYN was defined.  */</span>
<a name="l00607"></a>00607 <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="verilog__bison_8c.html#a00c27c9da5ed06a830b216c8934e6b28">yytype_uint16</a> yyrline[] =
<a name="l00608"></a>00608 {
<a name="l00609"></a>00609        0,    96,    96,    99,   109,   110,   111,   114,   117,   118,
<a name="l00610"></a>00610      119,   122,   123,   126,   127,   128,   129,   130,   131,   132,
<a name="l00611"></a>00611      133,   134,   138,   141,   144,   147,   150,   151,   154,   155,
<a name="l00612"></a>00612      158,   159,   160,   161,   162,   165,   169,   170,   171,   172,
<a name="l00613"></a>00613      173,   174,   175,   178,   179,   180,   181,   185,   188,   189,
<a name="l00614"></a>00614      192,   193,   196,   197,   201,   204,   205,   206,   207,   208,
<a name="l00615"></a>00615      209,   210,   213,   216,   219,   220,   223,   224,   227,   230,
<a name="l00616"></a>00616      231,   234,   238,   239,   242,   243,   244,   247,   248,   249,
<a name="l00617"></a>00617      250,   251,   252,   253,   254,   255,   256,   257,   258,   259,
<a name="l00618"></a>00618      260,   261,   262,   263,   264,   265,   266,   267,   268,   269,
<a name="l00619"></a>00619      270,   271,   272,   273,   274,   275,   276,   277,   278,   279,
<a name="l00620"></a>00620      280,   281,   282,   285,   286,   287,   288,   289,   292,   293
<a name="l00621"></a>00621 };
<a name="l00622"></a>00622 <span class="preprocessor">#endif</span>
<a name="l00623"></a>00623 <span class="preprocessor"></span>
<a name="l00624"></a>00624 <span class="preprocessor">#if YYDEBUG || YYERROR_VERBOSE || YYTOKEN_TABLE</span>
<a name="l00625"></a>00625 <span class="preprocessor"></span><span class="comment">/* YYTNAME[SYMBOL-NUM] -- String name of the symbol SYMBOL-NUM.</span>
<a name="l00626"></a>00626 <span class="comment">   First, the terminals, then, starting at YYNTOKENS, nonterminals.  */</span>
<a name="l00627"></a>00627 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> yytname[] =
<a name="l00628"></a>00628 {
<a name="l00629"></a>00629   <span class="stringliteral">&quot;$end&quot;</span>, <span class="stringliteral">&quot;error&quot;</span>, <span class="stringliteral">&quot;$undefined&quot;</span>, <span class="stringliteral">&quot;vSYMBOL_ID&quot;</span>, <span class="stringliteral">&quot;vNUMBER_ID&quot;</span>, <span class="stringliteral">&quot;vALWAYS&quot;</span>,
<a name="l00630"></a>00630   <span class="stringliteral">&quot;vAND&quot;</span>, <span class="stringliteral">&quot;vASSIGN&quot;</span>, <span class="stringliteral">&quot;vBEGIN&quot;</span>, <span class="stringliteral">&quot;vCASE&quot;</span>, <span class="stringliteral">&quot;vDEFAULT&quot;</span>, <span class="stringliteral">&quot;vDEFINE&quot;</span>, <span class="stringliteral">&quot;vELSE&quot;</span>,
<a name="l00631"></a>00631   <span class="stringliteral">&quot;vEND&quot;</span>, <span class="stringliteral">&quot;vENDCASE&quot;</span>, <span class="stringliteral">&quot;vENDMODULE&quot;</span>, <span class="stringliteral">&quot;vIF&quot;</span>, <span class="stringliteral">&quot;vINOUT&quot;</span>, <span class="stringliteral">&quot;vINPUT&quot;</span>, <span class="stringliteral">&quot;vMODULE&quot;</span>,
<a name="l00632"></a>00632   <span class="stringliteral">&quot;vNAND&quot;</span>, <span class="stringliteral">&quot;vNEGEDGE&quot;</span>, <span class="stringliteral">&quot;vNOR&quot;</span>, <span class="stringliteral">&quot;vNOT&quot;</span>, <span class="stringliteral">&quot;vOR&quot;</span>, <span class="stringliteral">&quot;vOUTPUT&quot;</span>, <span class="stringliteral">&quot;vPARAMETER&quot;</span>,
<a name="l00633"></a>00633   <span class="stringliteral">&quot;vPOSEDGE&quot;</span>, <span class="stringliteral">&quot;vREG&quot;</span>, <span class="stringliteral">&quot;vWIRE&quot;</span>, <span class="stringliteral">&quot;vXNOR&quot;</span>, <span class="stringliteral">&quot;vXOR&quot;</span>, <span class="stringliteral">&quot;voANDAND&quot;</span>, <span class="stringliteral">&quot;voOROR&quot;</span>,
<a name="l00634"></a>00634   <span class="stringliteral">&quot;voLTE&quot;</span>, <span class="stringliteral">&quot;voGTE&quot;</span>, <span class="stringliteral">&quot;voSLEFT&quot;</span>, <span class="stringliteral">&quot;voSRIGHT&quot;</span>, <span class="stringliteral">&quot;voEQUAL&quot;</span>, <span class="stringliteral">&quot;voNOTEQUAL&quot;</span>,
<a name="l00635"></a>00635   <span class="stringliteral">&quot;voCASEEQUAL&quot;</span>, <span class="stringliteral">&quot;voCASENOTEQUAL&quot;</span>, <span class="stringliteral">&quot;voXNOR&quot;</span>, <span class="stringliteral">&quot;voNAND&quot;</span>, <span class="stringliteral">&quot;voNOR&quot;</span>,
<a name="l00636"></a>00636   <span class="stringliteral">&quot;vNOT_SUPPORT&quot;</span>, <span class="stringliteral">&quot;&#39;?&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;:&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;|&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;^&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;&amp;&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;&lt;&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;&gt;&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;+&#39;&quot;</span>,
<a name="l00637"></a>00637   <span class="stringliteral">&quot;&#39;-&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;*&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;/&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;%&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;(&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;)&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;{&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;}&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;[&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;]&#39;&quot;</span>,
<a name="l00638"></a>00638   <span class="stringliteral">&quot;&#39;~&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;!&#39;&quot;</span>, <span class="stringliteral">&quot;LOWER_THAN_ELSE&quot;</span>, <span class="stringliteral">&quot;&#39;;&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;,&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;=&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;.&#39;&quot;</span>, <span class="stringliteral">&quot;&#39;@&#39;&quot;</span>,
<a name="l00639"></a>00639   <span class="stringliteral">&quot;$accept&quot;</span>, <span class="stringliteral">&quot;source_text&quot;</span>, <span class="stringliteral">&quot;items&quot;</span>, <span class="stringliteral">&quot;define&quot;</span>, <span class="stringliteral">&quot;module&quot;</span>,
<a name="l00640"></a>00640   <span class="stringliteral">&quot;list_of_module_items&quot;</span>, <span class="stringliteral">&quot;module_item&quot;</span>, <span class="stringliteral">&quot;parameter_declaration&quot;</span>,
<a name="l00641"></a>00641   <span class="stringliteral">&quot;input_declaration&quot;</span>, <span class="stringliteral">&quot;output_declaration&quot;</span>, <span class="stringliteral">&quot;inout_declaration&quot;</span>,
<a name="l00642"></a>00642   <span class="stringliteral">&quot;net_declaration&quot;</span>, <span class="stringliteral">&quot;variable_list&quot;</span>, <span class="stringliteral">&quot;variable&quot;</span>, <span class="stringliteral">&quot;continuous_assign&quot;</span>,
<a name="l00643"></a>00643   <span class="stringliteral">&quot;gate_declaration&quot;</span>, <span class="stringliteral">&quot;gate_instance&quot;</span>, <span class="stringliteral">&quot;module_instantiation&quot;</span>,
<a name="l00644"></a>00644   <span class="stringliteral">&quot;module_instance&quot;</span>, <span class="stringliteral">&quot;list_of_module_connections&quot;</span>, <span class="stringliteral">&quot;module_connection&quot;</span>,
<a name="l00645"></a>00645   <span class="stringliteral">&quot;always&quot;</span>, <span class="stringliteral">&quot;statement&quot;</span>, <span class="stringliteral">&quot;blocking_assignment&quot;</span>, <span class="stringliteral">&quot;non_blocking_assignment&quot;</span>,
<a name="l00646"></a>00646   <span class="stringliteral">&quot;case_item_list&quot;</span>, <span class="stringliteral">&quot;case_items&quot;</span>, <span class="stringliteral">&quot;seq_block&quot;</span>, <span class="stringliteral">&quot;stmt_list&quot;</span>,
<a name="l00647"></a>00647   <span class="stringliteral">&quot;delay_control&quot;</span>, <span class="stringliteral">&quot;event_expression_list&quot;</span>, <span class="stringliteral">&quot;event_expression&quot;</span>,
<a name="l00648"></a>00648   <span class="stringliteral">&quot;expression&quot;</span>, <span class="stringliteral">&quot;primary&quot;</span>, <span class="stringliteral">&quot;expression_list&quot;</span>, 0
<a name="l00649"></a>00649 };
<a name="l00650"></a>00650 <span class="preprocessor">#endif</span>
<a name="l00651"></a>00651 <span class="preprocessor"></span>
<a name="l00652"></a>00652 <span class="preprocessor"># ifdef YYPRINT</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span><span class="comment">/* YYTOKNUM[YYLEX-NUM] -- Internal token number corresponding to</span>
<a name="l00654"></a>00654 <span class="comment">   token YYLEX-NUM.  */</span>
<a name="l00655"></a>00655 <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="verilog__bison_8c.html#a00c27c9da5ed06a830b216c8934e6b28">yytype_uint16</a> yytoknum[] =
<a name="l00656"></a>00656 {
<a name="l00657"></a>00657        0,   256,   257,   258,   259,   260,   261,   262,   263,   264,
<a name="l00658"></a>00658      265,   266,   267,   268,   269,   270,   271,   272,   273,   274,
<a name="l00659"></a>00659      275,   276,   277,   278,   279,   280,   281,   282,   283,   284,
<a name="l00660"></a>00660      285,   286,   287,   288,   289,   290,   291,   292,   293,   294,
<a name="l00661"></a>00661      295,   296,   297,   298,   299,   300,    63,    58,   124,    94,
<a name="l00662"></a>00662       38,    60,    62,    43,    45,    42,    47,    37,    40,    41,
<a name="l00663"></a>00663      123,   125,    91,    93,   126,    33,   301,    59,    44,    61,
<a name="l00664"></a>00664       46,    64
<a name="l00665"></a>00665 };
<a name="l00666"></a>00666 <span class="preprocessor"># endif</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span>
<a name="l00668"></a>00668 <span class="comment">/* YYR1[YYN] -- Symbol number of symbol that rule YYN derives.  */</span>
<a name="l00669"></a>00669 <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="verilog__bison_8c.html#a79c09f9dcfd0f7a32f598ea3910d2206">yytype_uint8</a> yyr1[] =
<a name="l00670"></a>00670 {
<a name="l00671"></a>00671        0,    72,    73,    74,    74,    74,    74,    75,    76,    76,
<a name="l00672"></a>00672       76,    77,    77,    78,    78,    78,    78,    78,    78,    78,
<a name="l00673"></a>00673       78,    78,    79,    80,    81,    82,    83,    83,    84,    84,
<a name="l00674"></a>00674       85,    85,    85,    85,    85,    86,    87,    87,    87,    87,
<a name="l00675"></a>00675       87,    87,    87,    88,    88,    88,    88,    89,    90,    90,
<a name="l00676"></a>00676       91,    91,    92,    92,    93,    94,    94,    94,    94,    94,
<a name="l00677"></a>00677       94,    94,    95,    96,    97,    97,    98,    98,    99,   100,
<a name="l00678"></a>00678      100,   101,   102,   102,   103,   103,   103,   104,   104,   104,
<a name="l00679"></a>00679      104,   104,   104,   104,   104,   104,   104,   104,   104,   104,
<a name="l00680"></a>00680      104,   104,   104,   104,   104,   104,   104,   104,   104,   104,
<a name="l00681"></a>00681      104,   104,   104,   104,   104,   104,   104,   104,   104,   104,
<a name="l00682"></a>00682      104,   104,   104,   105,   105,   105,   105,   105,   106,   106
<a name="l00683"></a>00683 };
<a name="l00684"></a>00684 
<a name="l00685"></a>00685 <span class="comment">/* YYR2[YYN] -- Number of symbols composing right hand side of rule YYN.  */</span>
<a name="l00686"></a>00686 <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="verilog__bison_8c.html#a79c09f9dcfd0f7a32f598ea3910d2206">yytype_uint8</a> yyr2[] =
<a name="l00687"></a>00687 {
<a name="l00688"></a>00688        0,     2,     1,     2,     2,     1,     1,     3,     8,     9,
<a name="l00689"></a>00689        7,     2,     1,     1,     1,     1,     1,     1,     1,     1,
<a name="l00690"></a>00690        1,     1,     3,     3,     3,     3,     3,     3,     3,     1,
<a name="l00691"></a>00691        1,     6,    11,     8,     3,     3,     3,     3,     3,     3,
<a name="l00692"></a>00692        3,     3,     3,     8,     7,     6,     5,     2,     5,     4,
<a name="l00693"></a>00693        3,     1,     5,     1,     3,     1,     2,     2,     5,     7,
<a name="l00694"></a>00694        6,     1,     3,     3,     2,     1,     3,     3,     3,     2,
<a name="l00695"></a>00695        1,     4,     3,     1,     1,     2,     2,     1,     2,     2,
<a name="l00696"></a>00696        2,     2,     2,     2,     2,     2,     2,     2,     3,     3,
<a name="l00697"></a>00697        3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
<a name="l00698"></a>00698        3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
<a name="l00699"></a>00699        3,     5,     3,     1,     1,     4,     6,     3,     3,     1
<a name="l00700"></a>00700 };
<a name="l00701"></a>00701 
<a name="l00702"></a>00702 <span class="comment">/* YYDEFACT[STATE-NAME] -- Default rule to reduce with in state</span>
<a name="l00703"></a>00703 <span class="comment">   STATE-NUM when YYTABLE doesn&#39;t specify something else to do.  Zero</span>
<a name="l00704"></a>00704 <span class="comment">   means the default is an error.  */</span>
<a name="l00705"></a>00705 <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="verilog__bison_8c.html#a79c09f9dcfd0f7a32f598ea3910d2206">yytype_uint8</a> yydefact[] =
<a name="l00706"></a>00706 {
<a name="l00707"></a>00707        0,     0,     0,     0,     2,     6,     5,     0,     0,     1,
<a name="l00708"></a>00708        4,     3,     7,     0,    30,     0,     0,     0,    29,     0,
<a name="l00709"></a>00709        0,   114,   113,     0,     0,     0,     0,     0,     0,     0,
<a name="l00710"></a>00710        0,     0,     0,     0,     0,     0,    77,     0,     0,    34,
<a name="l00711"></a>00711        0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
<a name="l00712"></a>00712        0,     0,     0,     0,     0,     0,     0,    12,    13,    14,
<a name="l00713"></a>00713       15,    16,    17,    18,    19,    20,    21,     0,    85,    83,
<a name="l00714"></a>00714       84,    82,    87,    81,    78,    79,     0,   119,     0,    80,
<a name="l00715"></a>00715       86,     0,     0,     0,     0,     0,     0,     0,     0,     0,
<a name="l00716"></a>00716        0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
<a name="l00717"></a>00717        0,     0,     0,     0,     0,     0,     0,     0,    28,     0,
<a name="l00718"></a>00718       47,     0,     0,     0,     0,     0,     0,     0,     0,     0,
<a name="l00719"></a>00719        0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
<a name="l00720"></a>00720       10,    11,     0,   112,   117,     0,   110,   109,   105,   106,
<a name="l00721"></a>00721      102,   101,   103,   104,   107,   108,    98,    96,    97,     0,
<a name="l00722"></a>00722        0,    95,    88,    94,    99,   100,    92,    93,    89,    90,
<a name="l00723"></a>00723       91,     0,     0,     0,     0,     0,     0,     0,    61,    54,
<a name="l00724"></a>00724        0,     0,    55,     0,     0,     0,    36,    35,     0,    25,
<a name="l00725"></a>00725        0,    23,    37,    38,    39,    40,    24,    22,    27,    26,
<a name="l00726"></a>00726       41,    42,     0,   115,   118,     0,     0,     8,     0,     0,
<a name="l00727"></a>00727        0,     0,    51,    53,     0,     0,     0,    73,    74,    70,
<a name="l00728"></a>00728        0,     0,     0,    56,    57,     0,     0,     0,    62,     0,
<a name="l00729"></a>00729      111,    31,     9,    49,     0,     0,     0,    76,    75,     0,
<a name="l00730"></a>00730       71,    68,    69,     0,     0,    63,     0,     0,   116,     0,
<a name="l00731"></a>00731        0,     0,    48,    50,    72,     0,     0,     0,    46,     0,
<a name="l00732"></a>00732        0,    33,     0,     0,     0,    65,     0,    58,    45,     0,
<a name="l00733"></a>00733        0,     0,    52,     0,    60,    64,     0,     0,     0,    44,
<a name="l00734"></a>00734        0,    67,    66,    59,    43,    32
<a name="l00735"></a>00735 };
<a name="l00736"></a>00736 
<a name="l00737"></a>00737 <span class="comment">/* YYDEFGOTO[NTERM-NUM].  */</span>
<a name="l00738"></a>00738 <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="verilog__bison_8c.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> yydefgoto[] =
<a name="l00739"></a>00739 {
<a name="l00740"></a>00740       -1,     3,     4,     5,     6,    56,    57,    58,    59,    60,
<a name="l00741"></a>00741       61,    62,    17,    18,    63,    64,   115,    65,   110,   201,
<a name="l00742"></a>00742      202,    66,   169,   170,   171,   254,   255,   172,   210,   112,
<a name="l00743"></a>00743      206,   207,   203,    36,    78
<a name="l00744"></a>00744 };
<a name="l00745"></a>00745 
<a name="l00746"></a>00746 <span class="comment">/* YYPACT[STATE-NUM] -- Index in YYTABLE of the portion describing</span>
<a name="l00747"></a>00747 <span class="comment">   STATE-NUM.  */</span>
<a name="l00748"></a><a class="code" href="verilog__bison_8c.html#a62bf0ed0c4360b077071b5cf3177823b">00748</a> <span class="preprocessor">#define YYPACT_NINF -117</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="verilog__bison_8c.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> yypact[] =
<a name="l00750"></a>00750 {
<a name="l00751"></a>00751       -9,    19,    22,     3,    -9,  -117,  -117,    25,    -3,  -117,
<a name="l00752"></a>00752     -117,  -117,  -117,     1,   -52,    21,   261,    23,  -117,     5,
<a name="l00753"></a>00753      681,    28,  -117,   261,   261,   261,   261,   261,   261,   261,
<a name="l00754"></a>00754      261,   261,   261,   261,   261,   850,  -117,    54,    24,  -117,
<a name="l00755"></a>00755      121,    58,    13,     5,     2,     2,    13,    13,    13,    13,
<a name="l00756"></a>00756        2,     2,     2,     2,    13,    13,   594,  -117,  -117,  -117,
<a name="l00757"></a>00757     -117,  -117,  -117,  -117,  -117,  -117,  -117,   261,   161,  1052,
<a name="l00758"></a>00758      161,  1028,   161,  1052,   -24,   -24,   682,   954,   -40,  -117,
<a name="l00759"></a>00759     -117,   261,   261,   261,   261,   261,   261,   261,   261,   261,
<a name="l00760"></a>00760      261,   261,   261,   261,   261,   261,   261,   261,   261,   261,
<a name="l00761"></a>00761      261,   261,   261,   261,   261,   261,   681,    70,  -117,    86,
<a name="l00762"></a>00762     -117,    90,    71,   102,   261,    97,   111,   112,   -61,    17,
<a name="l00763"></a>00763      113,   115,   118,   120,    59,    91,   103,   108,   123,   126,
<a name="l00764"></a>00764     -117,  -117,   443,  -117,  -117,   261,  1004,   980,    99,    99,
<a name="l00765"></a>00765      302,   302,  1060,  1060,  1060,  1060,   161,  1052,   161,   876,
<a name="l00766"></a>00766      475,  1028,   161,  1052,    99,    99,   -24,   -24,  -117,  -117,
<a name="l00767"></a>00767     -117,   623,   681,     8,    32,    71,   128,   136,  -117,  -117,
<a name="l00768"></a>00768      138,   140,  -117,     0,   261,   369,  -117,  -117,   261,  -117,
<a name="l00769"></a>00769        2,  -117,  -117,  -117,  -117,  -117,  -117,  -117,  -117,  -117,
<a name="l00770"></a>00770     -117,  -117,   261,  -117,   954,   261,   163,  -117,   652,   141,
<a name="l00771"></a>00771      200,   106,  -117,   954,   216,   217,    30,  -117,  -117,  -117,
<a name="l00772"></a>00772       10,   261,   261,  -117,  -117,   261,   406,   261,   954,   507,
<a name="l00773"></a>00773      954,    63,  -117,  -117,   164,   156,   119,  -117,  -117,    32,
<a name="l00774"></a>00774     -117,  -117,  -117,   710,   738,   954,   261,   295,  -117,   261,
<a name="l00775"></a>00775        5,   261,  -117,  -117,  -117,   248,    71,   332,  -117,   261,
<a name="l00776"></a>00776      902,  -117,   766,   177,   235,  -117,   928,   218,  -117,   261,
<a name="l00777"></a>00777      794,   261,  -117,    71,  -117,  -117,    71,    71,   822,  -117,
<a name="l00778"></a>00778      539,  -117,  -117,  -117,  -117,  -117
<a name="l00779"></a>00779 };
<a name="l00780"></a>00780 
<a name="l00781"></a>00781 <span class="comment">/* YYPGOTO[NTERM-NUM].  */</span>
<a name="l00782"></a>00782 <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="verilog__bison_8c.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> yypgoto[] =
<a name="l00783"></a>00783 {
<a name="l00784"></a>00784     -117,  -117,  -117,   224,   232,   -86,   -41,  -117,  -117,  -117,
<a name="l00785"></a>00785     -117,  -117,    89,   -37,  -117,  -117,   186,  -117,  -117,  -117,
<a name="l00786"></a>00786       11,  -117,  -116,   199,  -117,  -117,   -11,  -117,  -117,  -117,
<a name="l00787"></a>00787     -117,    27,    14,   -19,  -117
<a name="l00788"></a>00788 };
<a name="l00789"></a>00789 
<a name="l00790"></a>00790 <span class="comment">/* YYTABLE[YYPACT[STATE-NUM]].  What to do in state STATE-NUM.  If</span>
<a name="l00791"></a>00791 <span class="comment">   positive, shift that token.  If negative, reduce the rule which</span>
<a name="l00792"></a>00792 <span class="comment">   number is the opposite.  If zero, do what YYDEFACT says.</span>
<a name="l00793"></a>00793 <span class="comment">   If YYTABLE_NINF, syntax error.  */</span>
<a name="l00794"></a><a class="code" href="verilog__bison_8c.html#a504faa93b92f37fcc147f68e8d111a1d">00794</a> <span class="preprocessor">#define YYTABLE_NINF -1</span>
<a name="l00795"></a>00795 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="verilog__bison_8c.html#a00c27c9da5ed06a830b216c8934e6b28">yytype_uint16</a> yytable[] =
<a name="l00796"></a>00796 {
<a name="l00797"></a>00797       39,   108,     1,     9,    14,    14,   179,   180,    21,    22,
<a name="l00798"></a>00798        2,    21,    22,    21,    22,   131,   113,    19,   165,   166,
<a name="l00799"></a>00799      161,   134,     7,   231,   117,     8,   167,    14,   135,    12,
<a name="l00800"></a>00800       35,   103,   104,   105,   215,    21,    22,    68,    69,    70,
<a name="l00801"></a>00801       71,    72,    73,    74,    75,    76,    77,    79,    80,   209,
<a name="l00802"></a>00802       23,    24,    25,   204,   229,    13,    26,    27,    28,   205,
<a name="l00803"></a>00803       15,    29,    30,    16,    16,    32,    31,   199,    32,   178,
<a name="l00804"></a>00804       32,   114,    33,    34,    21,    22,   198,   168,   200,   165,
<a name="l00805"></a>00805      166,   132,    37,   107,   181,   180,    16,   167,    20,   230,
<a name="l00806"></a>00806       67,    38,    32,   173,   232,   136,   137,   138,   139,   140,
<a name="l00807"></a>00807      141,   142,   143,   144,   145,   146,   147,   148,   149,   150,
<a name="l00808"></a>00808      151,   152,   153,   154,   155,   156,   157,   158,   159,   160,
<a name="l00809"></a>00809      131,   106,    21,    22,   109,   239,   186,   180,   175,   111,
<a name="l00810"></a>00810      257,    32,   240,   118,   119,    85,    86,   162,   168,   124,
<a name="l00811"></a>00811      125,   126,   127,   108,   163,   208,   173,   271,   164,   194,
<a name="l00812"></a>00812      272,   273,   101,   102,   103,   104,   105,   131,   187,   180,
<a name="l00813"></a>00813      174,    23,    24,    25,   176,   225,   221,    26,    27,    28,
<a name="l00814"></a>00814      188,   180,    29,    30,   226,   189,   180,    31,   177,    32,
<a name="l00815"></a>00815      182,   178,   183,    33,    34,   184,   211,   185,   216,   200,
<a name="l00816"></a>00816      190,   173,   218,   191,   212,    83,    84,    85,    86,    87,
<a name="l00817"></a>00817       88,    89,    90,   224,    92,   213,   219,   214,   223,   220,
<a name="l00818"></a>00818      208,    98,    99,   100,   101,   102,   103,   104,   105,   227,
<a name="l00819"></a>00819      228,   251,   241,   242,   263,   233,   234,   173,    10,   235,
<a name="l00820"></a>00820      267,   237,   120,   121,   122,   123,    11,   243,    21,    22,
<a name="l00821"></a>00821      128,   129,   116,   265,   173,   253,     0,   173,   173,   264,
<a name="l00822"></a>00822      247,    21,    22,   250,     0,   252,   244,     0,   253,   256,
<a name="l00823"></a>00823        0,     0,     0,   260,    21,    22,     0,     0,   256,     0,
<a name="l00824"></a>00824        0,     0,     0,   268,     0,   270,     0,    23,    24,    25,
<a name="l00825"></a>00825        0,     0,     0,    26,    27,    28,     0,     0,    29,    30,
<a name="l00826"></a>00826       23,    24,    25,    31,     0,    32,    26,    27,    28,    33,
<a name="l00827"></a>00827       34,    29,    30,    23,    24,    25,    31,     0,    32,    26,
<a name="l00828"></a>00828       27,    28,    33,    34,    29,    30,     0,     0,     0,    31,
<a name="l00829"></a>00829        0,    32,     0,     0,     0,    33,    34,    81,    82,    83,
<a name="l00830"></a>00830       84,    85,    86,    87,    88,    89,    90,    91,    92,    93,
<a name="l00831"></a>00831        0,    94,     0,    96,    97,    98,    99,   100,   101,   102,
<a name="l00832"></a>00832      103,   104,   105,     0,   248,   101,   102,   103,   104,   105,
<a name="l00833"></a>00833        0,     0,     0,   249,    81,    82,    83,    84,    85,    86,
<a name="l00834"></a>00834       87,    88,    89,    90,    91,    92,    93,     0,    94,     0,
<a name="l00835"></a>00835       96,    97,    98,    99,   100,   101,   102,   103,   104,   105,
<a name="l00836"></a>00836        0,   258,     0,     0,     0,     0,     0,     0,     0,     0,
<a name="l00837"></a>00837      259,    81,    82,    83,    84,    85,    86,    87,    88,    89,
<a name="l00838"></a>00838       90,    91,    92,    93,     0,    94,     0,    96,    97,    98,
<a name="l00839"></a>00839       99,   100,   101,   102,   103,   104,   105,     0,     0,     0,
<a name="l00840"></a>00840        0,     0,     0,     0,     0,     0,     0,   217,    81,    82,
<a name="l00841"></a>00841       83,    84,    85,    86,    87,    88,    89,    90,    91,    92,
<a name="l00842"></a>00842       93,     0,    94,     0,    96,    97,    98,    99,   100,   101,
<a name="l00843"></a>00843      102,   103,   104,   105,     0,     0,     0,     0,     0,     0,
<a name="l00844"></a>00844        0,     0,     0,     0,   236,    81,    82,    83,    84,    85,
<a name="l00845"></a>00845       86,    87,    88,    89,    90,    91,    92,    93,     0,    94,
<a name="l00846"></a>00846      192,    96,    97,    98,    99,   100,   101,   102,   103,   104,
<a name="l00847"></a>00847      105,     0,     0,     0,     0,     0,   193,    81,    82,    83,
<a name="l00848"></a>00848       84,    85,    86,    87,    88,    89,    90,    91,    92,    93,
<a name="l00849"></a>00849        0,    94,     0,    96,    97,    98,    99,   100,   101,   102,
<a name="l00850"></a>00850      103,   104,   105,     0,     0,     0,     0,     0,   196,    81,
<a name="l00851"></a>00851       82,    83,    84,    85,    86,    87,    88,    89,    90,    91,
<a name="l00852"></a>00852       92,    93,     0,    94,     0,    96,    97,    98,    99,   100,
<a name="l00853"></a>00853      101,   102,   103,   104,   105,     0,     0,     0,     0,     0,
<a name="l00854"></a>00854      238,    81,    82,    83,    84,    85,    86,    87,    88,    89,
<a name="l00855"></a>00855       90,    91,    92,    93,     0,    94,     0,    96,    97,    98,
<a name="l00856"></a>00856       99,   100,   101,   102,   103,   104,   105,    40,     0,    41,
<a name="l00857"></a>00857       42,    43,   275,     0,     0,     0,     0,     0,     0,   130,
<a name="l00858"></a>00858        0,    44,    45,     0,    46,     0,    47,    48,    49,    50,
<a name="l00859"></a>00859       51,     0,    52,    53,    54,    55,    40,     0,    41,    42,
<a name="l00860"></a>00860       43,     0,     0,     0,     0,     0,     0,     0,   197,     0,
<a name="l00861"></a>00861       44,    45,     0,    46,     0,    47,    48,    49,    50,    51,
<a name="l00862"></a>00862        0,    52,    53,    54,    55,    40,     0,    41,    42,    43,
<a name="l00863"></a>00863        0,     0,     0,     0,     0,     0,     0,   222,     0,    44,
<a name="l00864"></a>00864       45,     0,    46,     0,    47,    48,    49,    50,    51,     0,
<a name="l00865"></a>00865       52,    53,    54,    55,    40,     0,    41,    42,    43,     0,
<a name="l00866"></a>00866        0,     0,     0,     0,     0,     0,     0,     0,    44,    45,
<a name="l00867"></a>00867        0,    46,     0,    47,    48,    49,    50,    51,     0,    52,
<a name="l00868"></a>00868       53,    54,    55,     0,    81,    82,    83,    84,    85,    86,
<a name="l00869"></a>00869       87,    88,    89,    90,    91,    92,    93,     0,    94,     0,
<a name="l00870"></a>00870       96,    97,    98,    99,   100,   101,   102,   103,   104,   105,
<a name="l00871"></a>00871        0,   133,    81,    82,    83,    84,    85,    86,    87,    88,
<a name="l00872"></a>00872       89,    90,    91,    92,    93,     0,    94,     0,    96,    97,
<a name="l00873"></a>00873       98,    99,   100,   101,   102,   103,   104,   105,     0,   245,
<a name="l00874"></a>00874       81,    82,    83,    84,    85,    86,    87,    88,    89,    90,
<a name="l00875"></a>00875       91,    92,    93,     0,    94,     0,    96,    97,    98,    99,
<a name="l00876"></a>00876      100,   101,   102,   103,   104,   105,     0,   246,    81,    82,
<a name="l00877"></a>00877       83,    84,    85,    86,    87,    88,    89,    90,    91,    92,
<a name="l00878"></a>00878       93,     0,    94,     0,    96,    97,    98,    99,   100,   101,
<a name="l00879"></a>00879      102,   103,   104,   105,     0,   262,    81,    82,    83,    84,
<a name="l00880"></a>00880       85,    86,    87,    88,    89,    90,    91,    92,    93,     0,
<a name="l00881"></a>00881       94,     0,    96,    97,    98,    99,   100,   101,   102,   103,
<a name="l00882"></a>00882      104,   105,     0,   269,    81,    82,    83,    84,    85,    86,
<a name="l00883"></a>00883       87,    88,    89,    90,    91,    92,    93,     0,    94,     0,
<a name="l00884"></a>00884       96,    97,    98,    99,   100,   101,   102,   103,   104,   105,
<a name="l00885"></a>00885        0,   274,    81,    82,    83,    84,    85,    86,    87,    88,
<a name="l00886"></a>00886       89,    90,    91,    92,    93,     0,    94,    95,    96,    97,
<a name="l00887"></a>00887       98,    99,   100,   101,   102,   103,   104,   105,    81,    82,
<a name="l00888"></a>00888       83,    84,    85,    86,    87,    88,    89,    90,    91,    92,
<a name="l00889"></a>00889       93,     0,    94,   195,    96,    97,    98,    99,   100,   101,
<a name="l00890"></a>00890      102,   103,   104,   105,    81,    82,    83,    84,    85,    86,
<a name="l00891"></a>00891       87,    88,    89,    90,    91,    92,    93,     0,    94,   261,
<a name="l00892"></a>00892       96,    97,    98,    99,   100,   101,   102,   103,   104,   105,
<a name="l00893"></a>00893       81,    82,    83,    84,    85,    86,    87,    88,    89,    90,
<a name="l00894"></a>00894       91,    92,    93,     0,    94,   266,    96,    97,    98,    99,
<a name="l00895"></a>00895      100,   101,   102,   103,   104,   105,    81,    82,    83,    84,
<a name="l00896"></a>00896       85,    86,    87,    88,    89,    90,    91,    92,    93,     0,
<a name="l00897"></a>00897       94,     0,    96,    97,    98,    99,   100,   101,   102,   103,
<a name="l00898"></a>00898      104,   105,    81,     0,    83,    84,    85,    86,    87,    88,
<a name="l00899"></a>00899       89,    90,    91,    92,    93,     0,     0,     0,    96,    97,
<a name="l00900"></a>00900       98,    99,   100,   101,   102,   103,   104,   105,    83,    84,
<a name="l00901"></a>00901       85,    86,    87,    88,    89,    90,    91,    92,    93,     0,
<a name="l00902"></a>00902        0,     0,    96,    97,    98,    99,   100,   101,   102,   103,
<a name="l00903"></a>00903      104,   105,    83,    84,    85,    86,    87,    88,    89,    90,
<a name="l00904"></a>00904       91,    92,    93,     0,     0,     0,     0,    97,    98,    99,
<a name="l00905"></a>00905      100,   101,   102,   103,   104,   105,    83,    84,    85,    86,
<a name="l00906"></a>00906       87,    88,    89,    90,    83,    84,    85,    86,     0,     0,
<a name="l00907"></a>00907        0,     0,     0,    99,   100,   101,   102,   103,   104,   105,
<a name="l00908"></a>00908        0,    99,   100,   101,   102,   103,   104,   105
<a name="l00909"></a>00909 };
<a name="l00910"></a>00910 
<a name="l00911"></a>00911 <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="verilog__bison_8c.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> yycheck[] =
<a name="l00912"></a>00912 {
<a name="l00913"></a>00913       19,    38,    11,     0,     3,     3,    67,    68,     3,     4,
<a name="l00914"></a>00914       19,     3,     4,     3,     4,    56,     3,    69,     8,     9,
<a name="l00915"></a>00915      106,    61,     3,    13,    43,     3,    16,     3,    68,     4,
<a name="l00916"></a>00916       16,    55,    56,    57,    34,     3,     4,    23,    24,    25,
<a name="l00917"></a>00917       26,    27,    28,    29,    30,    31,    32,    33,    34,   165,
<a name="l00918"></a>00918       42,    43,    44,    21,    24,    58,    48,    49,    50,    27,
<a name="l00919"></a>00919       59,    53,    54,    62,    62,    60,    58,    59,    60,    69,
<a name="l00920"></a>00920       60,    58,    64,    65,     3,     4,   162,    67,    70,     8,
<a name="l00921"></a>00921        9,    67,    59,    59,    67,    68,    62,    16,    67,    59,
<a name="l00922"></a>00922       62,    68,    60,   112,   210,    81,    82,    83,    84,    85,
<a name="l00923"></a>00923       86,    87,    88,    89,    90,    91,    92,    93,    94,    95,
<a name="l00924"></a>00924       96,    97,    98,    99,   100,   101,   102,   103,   104,   105,
<a name="l00925"></a>00925      161,    67,     3,     4,     3,    62,    67,    68,   114,    71,
<a name="l00926"></a>00926      246,    60,    69,    44,    45,    36,    37,    67,    67,    50,
<a name="l00927"></a>00927       51,    52,    53,   180,    58,   164,   165,   263,    58,   135,
<a name="l00928"></a>00928      266,   267,    53,    54,    55,    56,    57,   198,    67,    68,
<a name="l00929"></a>00929       58,    42,    43,    44,    67,    59,     3,    48,    49,    50,
<a name="l00930"></a>00930       67,    68,    53,    54,    68,    67,    68,    58,    67,    60,
<a name="l00931"></a>00931       67,    69,    67,    64,    65,    67,    58,    67,   174,    70,
<a name="l00932"></a>00932       67,   210,   178,    67,    58,    34,    35,    36,    37,    38,
<a name="l00933"></a>00933       39,    40,    41,     3,    43,    67,   192,    67,    67,   195,
<a name="l00934"></a>00934      229,    50,    51,    52,    53,    54,    55,    56,    57,     3,
<a name="l00935"></a>00935        3,   240,    58,    67,    47,   211,   212,   246,     4,   215,
<a name="l00936"></a>00936       12,   217,    46,    47,    48,    49,     4,   226,     3,     4,
<a name="l00937"></a>00937       54,    55,    43,   254,   263,    10,    -1,   266,   267,    14,
<a name="l00938"></a>00938      236,     3,     4,   239,    -1,   241,   229,    -1,    10,   245,
<a name="l00939"></a>00939       -1,    -1,    -1,   249,     3,     4,    -1,    -1,   254,    -1,
<a name="l00940"></a>00940       -1,    -1,    -1,   259,    -1,   261,    -1,    42,    43,    44,
<a name="l00941"></a>00941       -1,    -1,    -1,    48,    49,    50,    -1,    -1,    53,    54,
<a name="l00942"></a>00942       42,    43,    44,    58,    -1,    60,    48,    49,    50,    64,
<a name="l00943"></a>00943       65,    53,    54,    42,    43,    44,    58,    -1,    60,    48,
<a name="l00944"></a>00944       49,    50,    64,    65,    53,    54,    -1,    -1,    -1,    58,
<a name="l00945"></a>00945       -1,    60,    -1,    -1,    -1,    64,    65,    32,    33,    34,
<a name="l00946"></a>00946       35,    36,    37,    38,    39,    40,    41,    42,    43,    44,
<a name="l00947"></a>00947       -1,    46,    -1,    48,    49,    50,    51,    52,    53,    54,
<a name="l00948"></a>00948       55,    56,    57,    -1,    59,    53,    54,    55,    56,    57,
<a name="l00949"></a>00949       -1,    -1,    -1,    68,    32,    33,    34,    35,    36,    37,
<a name="l00950"></a>00950       38,    39,    40,    41,    42,    43,    44,    -1,    46,    -1,
<a name="l00951"></a>00951       48,    49,    50,    51,    52,    53,    54,    55,    56,    57,
<a name="l00952"></a>00952       -1,    59,    -1,    -1,    -1,    -1,    -1,    -1,    -1,    -1,
<a name="l00953"></a>00953       68,    32,    33,    34,    35,    36,    37,    38,    39,    40,
<a name="l00954"></a>00954       41,    42,    43,    44,    -1,    46,    -1,    48,    49,    50,
<a name="l00955"></a>00955       51,    52,    53,    54,    55,    56,    57,    -1,    -1,    -1,
<a name="l00956"></a>00956       -1,    -1,    -1,    -1,    -1,    -1,    -1,    68,    32,    33,
<a name="l00957"></a>00957       34,    35,    36,    37,    38,    39,    40,    41,    42,    43,
<a name="l00958"></a>00958       44,    -1,    46,    -1,    48,    49,    50,    51,    52,    53,
<a name="l00959"></a>00959       54,    55,    56,    57,    -1,    -1,    -1,    -1,    -1,    -1,
<a name="l00960"></a>00960       -1,    -1,    -1,    -1,    68,    32,    33,    34,    35,    36,
<a name="l00961"></a>00961       37,    38,    39,    40,    41,    42,    43,    44,    -1,    46,
<a name="l00962"></a>00962       47,    48,    49,    50,    51,    52,    53,    54,    55,    56,
<a name="l00963"></a>00963       57,    -1,    -1,    -1,    -1,    -1,    63,    32,    33,    34,
<a name="l00964"></a>00964       35,    36,    37,    38,    39,    40,    41,    42,    43,    44,
<a name="l00965"></a>00965       -1,    46,    -1,    48,    49,    50,    51,    52,    53,    54,
<a name="l00966"></a>00966       55,    56,    57,    -1,    -1,    -1,    -1,    -1,    63,    32,
<a name="l00967"></a>00967       33,    34,    35,    36,    37,    38,    39,    40,    41,    42,
<a name="l00968"></a>00968       43,    44,    -1,    46,    -1,    48,    49,    50,    51,    52,
<a name="l00969"></a>00969       53,    54,    55,    56,    57,    -1,    -1,    -1,    -1,    -1,
<a name="l00970"></a>00970       63,    32,    33,    34,    35,    36,    37,    38,    39,    40,
<a name="l00971"></a>00971       41,    42,    43,    44,    -1,    46,    -1,    48,    49,    50,
<a name="l00972"></a>00972       51,    52,    53,    54,    55,    56,    57,     3,    -1,     5,
<a name="l00973"></a>00973        6,     7,    63,    -1,    -1,    -1,    -1,    -1,    -1,    15,
<a name="l00974"></a>00974       -1,    17,    18,    -1,    20,    -1,    22,    23,    24,    25,
<a name="l00975"></a>00975       26,    -1,    28,    29,    30,    31,     3,    -1,     5,     6,
<a name="l00976"></a>00976        7,    -1,    -1,    -1,    -1,    -1,    -1,    -1,    15,    -1,
<a name="l00977"></a>00977       17,    18,    -1,    20,    -1,    22,    23,    24,    25,    26,
<a name="l00978"></a>00978       -1,    28,    29,    30,    31,     3,    -1,     5,     6,     7,
<a name="l00979"></a>00979       -1,    -1,    -1,    -1,    -1,    -1,    -1,    15,    -1,    17,
<a name="l00980"></a>00980       18,    -1,    20,    -1,    22,    23,    24,    25,    26,    -1,
<a name="l00981"></a>00981       28,    29,    30,    31,     3,    -1,     5,     6,     7,    -1,
<a name="l00982"></a>00982       -1,    -1,    -1,    -1,    -1,    -1,    -1,    -1,    17,    18,
<a name="l00983"></a>00983       -1,    20,    -1,    22,    23,    24,    25,    26,    -1,    28,
<a name="l00984"></a>00984       29,    30,    31,    -1,    32,    33,    34,    35,    36,    37,
<a name="l00985"></a>00985       38,    39,    40,    41,    42,    43,    44,    -1,    46,    -1,
<a name="l00986"></a>00986       48,    49,    50,    51,    52,    53,    54,    55,    56,    57,
<a name="l00987"></a>00987       -1,    59,    32,    33,    34,    35,    36,    37,    38,    39,
<a name="l00988"></a>00988       40,    41,    42,    43,    44,    -1,    46,    -1,    48,    49,
<a name="l00989"></a>00989       50,    51,    52,    53,    54,    55,    56,    57,    -1,    59,
<a name="l00990"></a>00990       32,    33,    34,    35,    36,    37,    38,    39,    40,    41,
<a name="l00991"></a>00991       42,    43,    44,    -1,    46,    -1,    48,    49,    50,    51,
<a name="l00992"></a>00992       52,    53,    54,    55,    56,    57,    -1,    59,    32,    33,
<a name="l00993"></a>00993       34,    35,    36,    37,    38,    39,    40,    41,    42,    43,
<a name="l00994"></a>00994       44,    -1,    46,    -1,    48,    49,    50,    51,    52,    53,
<a name="l00995"></a>00995       54,    55,    56,    57,    -1,    59,    32,    33,    34,    35,
<a name="l00996"></a>00996       36,    37,    38,    39,    40,    41,    42,    43,    44,    -1,
<a name="l00997"></a>00997       46,    -1,    48,    49,    50,    51,    52,    53,    54,    55,
<a name="l00998"></a>00998       56,    57,    -1,    59,    32,    33,    34,    35,    36,    37,
<a name="l00999"></a>00999       38,    39,    40,    41,    42,    43,    44,    -1,    46,    -1,
<a name="l01000"></a>01000       48,    49,    50,    51,    52,    53,    54,    55,    56,    57,
<a name="l01001"></a>01001       -1,    59,    32,    33,    34,    35,    36,    37,    38,    39,
<a name="l01002"></a>01002       40,    41,    42,    43,    44,    -1,    46,    47,    48,    49,
<a name="l01003"></a>01003       50,    51,    52,    53,    54,    55,    56,    57,    32,    33,
<a name="l01004"></a>01004       34,    35,    36,    37,    38,    39,    40,    41,    42,    43,
<a name="l01005"></a>01005       44,    -1,    46,    47,    48,    49,    50,    51,    52,    53,
<a name="l01006"></a>01006       54,    55,    56,    57,    32,    33,    34,    35,    36,    37,
<a name="l01007"></a>01007       38,    39,    40,    41,    42,    43,    44,    -1,    46,    47,
<a name="l01008"></a>01008       48,    49,    50,    51,    52,    53,    54,    55,    56,    57,
<a name="l01009"></a>01009       32,    33,    34,    35,    36,    37,    38,    39,    40,    41,
<a name="l01010"></a>01010       42,    43,    44,    -1,    46,    47,    48,    49,    50,    51,
<a name="l01011"></a>01011       52,    53,    54,    55,    56,    57,    32,    33,    34,    35,
<a name="l01012"></a>01012       36,    37,    38,    39,    40,    41,    42,    43,    44,    -1,
<a name="l01013"></a>01013       46,    -1,    48,    49,    50,    51,    52,    53,    54,    55,
<a name="l01014"></a>01014       56,    57,    32,    -1,    34,    35,    36,    37,    38,    39,
<a name="l01015"></a>01015       40,    41,    42,    43,    44,    -1,    -1,    -1,    48,    49,
<a name="l01016"></a>01016       50,    51,    52,    53,    54,    55,    56,    57,    34,    35,
<a name="l01017"></a>01017       36,    37,    38,    39,    40,    41,    42,    43,    44,    -1,
<a name="l01018"></a>01018       -1,    -1,    48,    49,    50,    51,    52,    53,    54,    55,
<a name="l01019"></a>01019       56,    57,    34,    35,    36,    37,    38,    39,    40,    41,
<a name="l01020"></a>01020       42,    43,    44,    -1,    -1,    -1,    -1,    49,    50,    51,
<a name="l01021"></a>01021       52,    53,    54,    55,    56,    57,    34,    35,    36,    37,
<a name="l01022"></a>01022       38,    39,    40,    41,    34,    35,    36,    37,    -1,    -1,
<a name="l01023"></a>01023       -1,    -1,    -1,    51,    52,    53,    54,    55,    56,    57,
<a name="l01024"></a>01024       -1,    51,    52,    53,    54,    55,    56,    57
<a name="l01025"></a>01025 };
<a name="l01026"></a>01026 
<a name="l01027"></a>01027 <span class="comment">/* YYSTOS[STATE-NUM] -- The (internal number of the) accessing</span>
<a name="l01028"></a>01028 <span class="comment">   symbol of state STATE-NUM.  */</span>
<a name="l01029"></a>01029 <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="verilog__bison_8c.html#a79c09f9dcfd0f7a32f598ea3910d2206">yytype_uint8</a> yystos[] =
<a name="l01030"></a>01030 {
<a name="l01031"></a>01031        0,    11,    19,    73,    74,    75,    76,     3,     3,     0,
<a name="l01032"></a>01032       75,    76,     4,    58,     3,    59,    62,    84,    85,    69,
<a name="l01033"></a>01033       67,     3,     4,    42,    43,    44,    48,    49,    50,    53,
<a name="l01034"></a>01034       54,    58,    60,    64,    65,   104,   105,    59,    68,   105,
<a name="l01035"></a>01035        3,     5,     6,     7,    17,    18,    20,    22,    23,    24,
<a name="l01036"></a>01036       25,    26,    28,    29,    30,    31,    77,    78,    79,    80,
<a name="l01037"></a>01037       81,    82,    83,    86,    87,    89,    93,    62,   104,   104,
<a name="l01038"></a>01038      104,   104,   104,   104,   104,   104,   104,   104,   106,   104,
<a name="l01039"></a>01039      104,    32,    33,    34,    35,    36,    37,    38,    39,    40,
<a name="l01040"></a>01040       41,    42,    43,    44,    46,    47,    48,    49,    50,    51,
<a name="l01041"></a>01041       52,    53,    54,    55,    56,    57,    67,    59,    85,     3,
<a name="l01042"></a>01042       90,    71,   101,     3,    58,    88,    95,   105,    84,    84,
<a name="l01043"></a>01043       88,    88,    88,    88,    84,    84,    84,    84,    88,    88,
<a name="l01044"></a>01044       15,    78,   104,    59,    61,    68,   104,   104,   104,   104,
<a name="l01045"></a>01045      104,   104,   104,   104,   104,   104,   104,   104,   104,   104,
<a name="l01046"></a>01046      104,   104,   104,   104,   104,   104,   104,   104,   104,   104,
<a name="l01047"></a>01047      104,    77,    67,    58,    58,     8,     9,    16,    67,    94,
<a name="l01048"></a>01048       95,    96,    99,   105,    58,   104,    67,    67,    69,    67,
<a name="l01049"></a>01049       68,    67,    67,    67,    67,    67,    67,    67,    67,    67,
<a name="l01050"></a>01050       67,    67,    47,    63,   104,    47,    63,    15,    77,    59,
<a name="l01051"></a>01051       70,    91,    92,   104,    21,    27,   102,   103,   105,    94,
<a name="l01052"></a>01052      100,    58,    58,    67,    67,    34,   104,    68,   104,   104,
<a name="l01053"></a>01053      104,     3,    15,    67,     3,    59,    68,     3,     3,    24,
<a name="l01054"></a>01054       59,    13,    94,   104,   104,   104,    68,   104,    63,    62,
<a name="l01055"></a>01055       69,    58,    67,    92,   103,    59,    59,   104,    59,    68,
<a name="l01056"></a>01056      104,   105,   104,    10,    97,    98,   104,    94,    59,    68,
<a name="l01057"></a>01057      104,    47,    59,    47,    14,    98,    47,    12,   104,    59,
<a name="l01058"></a>01058      104,    94,    94,    94,    59,    63
<a name="l01059"></a>01059 };
<a name="l01060"></a>01060 
<a name="l01061"></a><a class="code" href="verilog__bison_8c.html#a20bf055e53dc4fd5afddfd752a4d1adb">01061</a> <span class="preprocessor">#define yyerrok         (yyerrstatus = 0)</span>
<a name="l01062"></a><a class="code" href="verilog__bison_8c.html#a5035d59933b3f5388c44f596145db047">01062</a> <span class="preprocessor"></span><span class="preprocessor">#define yyclearin       (yychar = YYEMPTY)</span>
<a name="l01063"></a><a class="code" href="verilog__bison_8c.html#ae59196b3765411a06cf234cf9bcae2e7">01063</a> <span class="preprocessor"></span><span class="preprocessor">#define YYEMPTY         (-2)</span>
<a name="l01064"></a><a class="code" href="verilog__bison_8c.html#a3b1e3628411fabac03abe0a337322016">01064</a> <span class="preprocessor"></span><span class="preprocessor">#define YYEOF           0</span>
<a name="l01065"></a>01065 <span class="preprocessor"></span>
<a name="l01066"></a><a class="code" href="verilog__bison_8c.html#aa6c7a65b580c214b2ea832fd7bdd472e">01066</a> <span class="preprocessor">#define YYACCEPT        goto yyacceptlab</span>
<a name="l01067"></a><a class="code" href="verilog__bison_8c.html#a3bcde0b05b9aa4ec5169092d9d211dbd">01067</a> <span class="preprocessor"></span><span class="preprocessor">#define YYABORT         goto yyabortlab</span>
<a name="l01068"></a><a class="code" href="verilog__bison_8c.html#af1eef6197be78122699013d0784acc80">01068</a> <span class="preprocessor"></span><span class="preprocessor">#define YYERROR         goto yyerrorlab</span>
<a name="l01069"></a>01069 <span class="preprocessor"></span>
<a name="l01070"></a>01070 
<a name="l01071"></a>01071 <span class="comment">/* Like YYERROR except do call yyerror.  This remains here temporarily</span>
<a name="l01072"></a>01072 <span class="comment">   to ease the transition to the new meaning of YYERROR, for GCC.</span>
<a name="l01073"></a>01073 <span class="comment">   Once GCC version 2 has supplanted version 1, this can go.  */</span>
<a name="l01074"></a>01074 
<a name="l01075"></a><a class="code" href="verilog__bison_8c.html#a383d9671b1abd97e4c6f3708d1ca32f3">01075</a> <span class="preprocessor">#define YYFAIL          goto yyerrlab</span>
<a name="l01076"></a>01076 <span class="preprocessor"></span>
<a name="l01077"></a><a class="code" href="verilog__bison_8c.html#ad860e18ca4b79fc589895b531bdb7948">01077</a> <span class="preprocessor">#define YYRECOVERING()  (!!yyerrstatus)</span>
<a name="l01078"></a>01078 <span class="preprocessor"></span>
<a name="l01079"></a><a class="code" href="verilog__bison_8c.html#adfcaf974b837e3efc130377e9837b4fd">01079</a> <span class="preprocessor">#define YYBACKUP(Token, Value)                                  \</span>
<a name="l01080"></a>01080 <span class="preprocessor">do                                                              \</span>
<a name="l01081"></a>01081 <span class="preprocessor">  if (yychar == YYEMPTY &amp;&amp; yylen == 1)                          \</span>
<a name="l01082"></a>01082 <span class="preprocessor">    {                                                           \</span>
<a name="l01083"></a>01083 <span class="preprocessor">      yychar = (Token);                                         \</span>
<a name="l01084"></a>01084 <span class="preprocessor">      yylval = (Value);                                         \</span>
<a name="l01085"></a>01085 <span class="preprocessor">      yytoken = YYTRANSLATE (yychar);                           \</span>
<a name="l01086"></a>01086 <span class="preprocessor">      YYPOPSTACK (1);                                           \</span>
<a name="l01087"></a>01087 <span class="preprocessor">      goto yybackup;                                            \</span>
<a name="l01088"></a>01088 <span class="preprocessor">    }                                                           \</span>
<a name="l01089"></a>01089 <span class="preprocessor">  else                                                          \</span>
<a name="l01090"></a>01090 <span class="preprocessor">    {                                                           \</span>
<a name="l01091"></a>01091 <span class="preprocessor">      yyerror (YY_(&quot;syntax error: cannot back up&quot;)); \</span>
<a name="l01092"></a>01092 <span class="preprocessor">      YYERROR;                                                  \</span>
<a name="l01093"></a>01093 <span class="preprocessor">    }                                                           \</span>
<a name="l01094"></a>01094 <span class="preprocessor">while (YYID (0))</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span>
<a name="l01096"></a>01096 
<a name="l01097"></a><a class="code" href="verilog__bison_8c.html#ad2b58b1851184ddb3b60fede50bc7946">01097</a> <span class="preprocessor">#define YYTERROR        1</span>
<a name="l01098"></a><a class="code" href="verilog__bison_8c.html#a552f295255821fa7dea11b0237e1d61a">01098</a> <span class="preprocessor"></span><span class="preprocessor">#define YYERRCODE       256</span>
<a name="l01099"></a>01099 <span class="preprocessor"></span>
<a name="l01100"></a>01100 
<a name="l01101"></a>01101 <span class="comment">/* YYLLOC_DEFAULT -- Set CURRENT to span from RHS[1] to RHS[N].</span>
<a name="l01102"></a>01102 <span class="comment">   If N is 0, then set CURRENT to the empty location which ends</span>
<a name="l01103"></a>01103 <span class="comment">   the previous symbol: RHS[0] (always defined).  */</span>
<a name="l01104"></a>01104 
<a name="l01105"></a><a class="code" href="verilog__bison_8c.html#ab2b4f027a2b092ac14ca4464e7b3db60">01105</a> <span class="preprocessor">#define YYRHSLOC(Rhs, K) ((Rhs)[K])</span>
<a name="l01106"></a>01106 <span class="preprocessor"></span><span class="preprocessor">#ifndef YYLLOC_DEFAULT</span>
<a name="l01107"></a><a class="code" href="verilog__bison_8c.html#a485d38f93de30679900c9cad6e7f3446">01107</a> <span class="preprocessor"></span><span class="preprocessor"># define YYLLOC_DEFAULT(Current, Rhs, N)                                \</span>
<a name="l01108"></a>01108 <span class="preprocessor">    do                                                                  \</span>
<a name="l01109"></a>01109 <span class="preprocessor">      if (YYID (N))                                                    \</span>
<a name="l01110"></a>01110 <span class="preprocessor">        {                                                               \</span>
<a name="l01111"></a>01111 <span class="preprocessor">          (Current).first_line   = YYRHSLOC (Rhs, 1).first_line;        \</span>
<a name="l01112"></a>01112 <span class="preprocessor">          (Current).first_column = YYRHSLOC (Rhs, 1).first_column;      \</span>
<a name="l01113"></a>01113 <span class="preprocessor">          (Current).last_line    = YYRHSLOC (Rhs, N).last_line;         \</span>
<a name="l01114"></a>01114 <span class="preprocessor">          (Current).last_column  = YYRHSLOC (Rhs, N).last_column;       \</span>
<a name="l01115"></a>01115 <span class="preprocessor">        }                                                               \</span>
<a name="l01116"></a>01116 <span class="preprocessor">      else                                                              \</span>
<a name="l01117"></a>01117 <span class="preprocessor">        {                                                               \</span>
<a name="l01118"></a>01118 <span class="preprocessor">          (Current).first_line   = (Current).last_line   =              \</span>
<a name="l01119"></a>01119 <span class="preprocessor">            YYRHSLOC (Rhs, 0).last_line;                                \</span>
<a name="l01120"></a>01120 <span class="preprocessor">          (Current).first_column = (Current).last_column =              \</span>
<a name="l01121"></a>01121 <span class="preprocessor">            YYRHSLOC (Rhs, 0).last_column;                              \</span>
<a name="l01122"></a>01122 <span class="preprocessor">        }                                                               \</span>
<a name="l01123"></a>01123 <span class="preprocessor">    while (YYID (0))</span>
<a name="l01124"></a>01124 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01125"></a>01125 <span class="preprocessor"></span>
<a name="l01126"></a>01126 
<a name="l01127"></a>01127 <span class="comment">/* YY_LOCATION_PRINT -- Print the location on the stream.</span>
<a name="l01128"></a>01128 <span class="comment">   This macro was not mandated originally: define only if we know</span>
<a name="l01129"></a>01129 <span class="comment">   we won&#39;t break user code: when these are the locations we know.  */</span>
<a name="l01130"></a>01130 
<a name="l01131"></a>01131 <span class="preprocessor">#ifndef YY_LOCATION_PRINT</span>
<a name="l01132"></a>01132 <span class="preprocessor"></span><span class="preprocessor"># if YYLTYPE_IS_TRIVIAL</span>
<a name="l01133"></a>01133 <span class="preprocessor"></span><span class="preprocessor">#  define YY_LOCATION_PRINT(File, Loc)                  \</span>
<a name="l01134"></a>01134 <span class="preprocessor">     fprintf (File, &quot;%d.%d-%d.%d&quot;,                      \</span>
<a name="l01135"></a>01135 <span class="preprocessor">              (Loc).first_line, (Loc).first_column,     \</span>
<a name="l01136"></a>01136 <span class="preprocessor">              (Loc).last_line,  (Loc).last_column)</span>
<a name="l01137"></a>01137 <span class="preprocessor"></span><span class="preprocessor"># else</span>
<a name="l01138"></a><a class="code" href="verilog__bison_8c.html#a52c7d936ca7e6c34687ff71f29b8cfd1">01138</a> <span class="preprocessor"></span><span class="preprocessor">#  define YY_LOCATION_PRINT(File, Loc) ((void) 0)</span>
<a name="l01139"></a>01139 <span class="preprocessor"></span><span class="preprocessor"># endif</span>
<a name="l01140"></a>01140 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01141"></a>01141 <span class="preprocessor"></span>
<a name="l01142"></a>01142 
<a name="l01143"></a>01143 <span class="comment">/* YYLEX -- calling `yylex&#39; with the right arguments.  */</span>
<a name="l01144"></a>01144 
<a name="l01145"></a>01145 <span class="preprocessor">#ifdef YYLEX_PARAM</span>
<a name="l01146"></a>01146 <span class="preprocessor"></span><span class="preprocessor"># define YYLEX yylex (YYLEX_PARAM)</span>
<a name="l01147"></a>01147 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l01148"></a><a class="code" href="verilog__bison_8c.html#a0ea34e09602d1ede033f16ba669ef24b">01148</a> <span class="preprocessor"></span><span class="preprocessor"># define YYLEX yylex ()</span>
<a name="l01149"></a>01149 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01150"></a>01150 <span class="preprocessor"></span>
<a name="l01151"></a>01151 <span class="comment">/* Enable debugging if requested.  */</span>
<a name="l01152"></a>01152 <span class="preprocessor">#if YYDEBUG</span>
<a name="l01153"></a>01153 <span class="preprocessor"></span>
<a name="l01154"></a>01154 <span class="preprocessor"># ifndef YYFPRINTF</span>
<a name="l01155"></a>01155 <span class="preprocessor"></span><span class="preprocessor">#  include &lt;stdio.h&gt;</span> <span class="comment">/* INFRINGES ON USER NAME SPACE */</span>
<a name="l01156"></a><a class="code" href="verilog__bison_8c.html#af3b78184b3e3414afdaf2bbbff4a8bfe">01156</a> <span class="preprocessor">#  define YYFPRINTF fprintf</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span><span class="preprocessor"># endif</span>
<a name="l01158"></a>01158 <span class="preprocessor"></span>
<a name="l01159"></a><a class="code" href="verilog__bison_8c.html#af6d6ca80e87922f90264f1a4a802ea04">01159</a> <span class="preprocessor"># define YYDPRINTF(Args)                        \</span>
<a name="l01160"></a>01160 <span class="preprocessor">do {                                            \</span>
<a name="l01161"></a>01161 <span class="preprocessor">  if (yydebug)                                  \</span>
<a name="l01162"></a>01162 <span class="preprocessor">    YYFPRINTF Args;                             \</span>
<a name="l01163"></a>01163 <span class="preprocessor">} while (YYID (0))</span>
<a name="l01164"></a>01164 <span class="preprocessor"></span>
<a name="l01165"></a><a class="code" href="verilog__bison_8c.html#a1c510d33cb388afc9411141ba3076a36">01165</a> <span class="preprocessor"># define YY_SYMBOL_PRINT(Title, Type, Value, Location)                    \</span>
<a name="l01166"></a>01166 <span class="preprocessor">do {                                                                      \</span>
<a name="l01167"></a>01167 <span class="preprocessor">  if (yydebug)                                                            \</span>
<a name="l01168"></a>01168 <span class="preprocessor">    {                                                                     \</span>
<a name="l01169"></a>01169 <span class="preprocessor">      YYFPRINTF (stderr, &quot;%s &quot;, Title);                                   \</span>
<a name="l01170"></a>01170 <span class="preprocessor">      yy_symbol_print (stderr,                                            \</span>
<a name="l01171"></a>01171 <span class="preprocessor">                  Type, Value); \</span>
<a name="l01172"></a>01172 <span class="preprocessor">      YYFPRINTF (stderr, &quot;\n&quot;);                                           \</span>
<a name="l01173"></a>01173 <span class="preprocessor">    }                                                                     \</span>
<a name="l01174"></a>01174 <span class="preprocessor">} while (YYID (0))</span>
<a name="l01175"></a>01175 <span class="preprocessor"></span>
<a name="l01176"></a>01176 
<a name="l01177"></a>01177 <span class="comment">/*--------------------------------.</span>
<a name="l01178"></a>01178 <span class="comment">| Print this symbol on YYOUTPUT.  |</span>
<a name="l01179"></a>01179 <span class="comment">`--------------------------------*/</span>
<a name="l01180"></a>01180 
<a name="l01181"></a>01181 <span class="comment">/*ARGSUSED*/</span>
<a name="l01182"></a>01182 <span class="preprocessor">#if (defined __STDC__ || defined __C99__FUNC__ \</span>
<a name="l01183"></a>01183 <span class="preprocessor">     || defined __cplusplus || defined _MSC_VER)</span>
<a name="l01184"></a>01184 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l01185"></a>01185 yy_symbol_value_print (FILE *yyoutput, <span class="keywordtype">int</span> yytype, <a class="code" href="union_y_y_s_t_y_p_e.html">YYSTYPE</a> <span class="keyword">const</span> * <span class="keyword">const</span> yyvaluep)
<a name="l01186"></a>01186 <span class="preprocessor">#else</span>
<a name="l01187"></a>01187 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l01188"></a>01188 yy_symbol_value_print (yyoutput, yytype, yyvaluep)
<a name="l01189"></a>01189     FILE *yyoutput;
<a name="l01190"></a>01190     <span class="keywordtype">int</span> yytype;
<a name="l01191"></a>01191     <a class="code" href="union_y_y_s_t_y_p_e.html">YYSTYPE</a> const * const yyvaluep;
<a name="l01192"></a>01192 <span class="preprocessor">#endif</span>
<a name="l01193"></a>01193 <span class="preprocessor"></span>{
<a name="l01194"></a>01194   <span class="keywordflow">if</span> (!yyvaluep)
<a name="l01195"></a>01195     <span class="keywordflow">return</span>;
<a name="l01196"></a>01196 <span class="preprocessor"># ifdef YYPRINT</span>
<a name="l01197"></a>01197 <span class="preprocessor"></span>  <span class="keywordflow">if</span> (yytype &lt; <a class="code" href="verilog__bison_8c.html#a75d260730a6c379a94ea28f63a7b9275">YYNTOKENS</a>)
<a name="l01198"></a>01198     YYPRINT (yyoutput, yytoknum[yytype], *yyvaluep);
<a name="l01199"></a>01199 <span class="preprocessor"># else</span>
<a name="l01200"></a>01200 <span class="preprocessor"></span>  <a class="code" href="verilog__bison_8c.html#ad7d1ef1bbc6adfe69894bc8221f557e1">YYUSE</a> (yyoutput);
<a name="l01201"></a>01201 <span class="preprocessor"># endif</span>
<a name="l01202"></a>01202 <span class="preprocessor"></span>  <span class="keywordflow">switch</span> (yytype)
<a name="l01203"></a>01203     {
<a name="l01204"></a>01204       <span class="keywordflow">default</span>:
<a name="l01205"></a>01205         <span class="keywordflow">break</span>;
<a name="l01206"></a>01206     }
<a name="l01207"></a>01207 }
<a name="l01208"></a>01208 
<a name="l01209"></a>01209 
<a name="l01210"></a>01210 <span class="comment">/*--------------------------------.</span>
<a name="l01211"></a>01211 <span class="comment">| Print this symbol on YYOUTPUT.  |</span>
<a name="l01212"></a>01212 <span class="comment">`--------------------------------*/</span>
<a name="l01213"></a>01213 
<a name="l01214"></a>01214 <span class="preprocessor">#if (defined __STDC__ || defined __C99__FUNC__ \</span>
<a name="l01215"></a>01215 <span class="preprocessor">     || defined __cplusplus || defined _MSC_VER)</span>
<a name="l01216"></a>01216 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l01217"></a>01217 yy_symbol_print (FILE *yyoutput, <span class="keywordtype">int</span> yytype, <a class="code" href="union_y_y_s_t_y_p_e.html">YYSTYPE</a> <span class="keyword">const</span> * <span class="keyword">const</span> yyvaluep)
<a name="l01218"></a>01218 <span class="preprocessor">#else</span>
<a name="l01219"></a>01219 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l01220"></a>01220 yy_symbol_print (yyoutput, yytype, yyvaluep)
<a name="l01221"></a>01221     FILE *yyoutput;
<a name="l01222"></a>01222     <span class="keywordtype">int</span> yytype;
<a name="l01223"></a>01223     <a class="code" href="union_y_y_s_t_y_p_e.html">YYSTYPE</a> const * const yyvaluep;
<a name="l01224"></a>01224 <span class="preprocessor">#endif</span>
<a name="l01225"></a>01225 <span class="preprocessor"></span>{
<a name="l01226"></a>01226   <span class="keywordflow">if</span> (yytype &lt; <a class="code" href="verilog__bison_8c.html#a75d260730a6c379a94ea28f63a7b9275">YYNTOKENS</a>)
<a name="l01227"></a>01227     <a class="code" href="verilog__bison_8c.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a> (yyoutput, <span class="stringliteral">&quot;token %s (&quot;</span>, yytname[yytype]);
<a name="l01228"></a>01228   <span class="keywordflow">else</span>
<a name="l01229"></a>01229     <a class="code" href="verilog__bison_8c.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a> (yyoutput, <span class="stringliteral">&quot;nterm %s (&quot;</span>, yytname[yytype]);
<a name="l01230"></a>01230 
<a name="l01231"></a>01231   yy_symbol_value_print (yyoutput, yytype, yyvaluep);
<a name="l01232"></a>01232   <a class="code" href="verilog__bison_8c.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a> (yyoutput, <span class="stringliteral">&quot;)&quot;</span>);
<a name="l01233"></a>01233 }
<a name="l01234"></a>01234 
<a name="l01235"></a>01235 <span class="comment">/*------------------------------------------------------------------.</span>
<a name="l01236"></a>01236 <span class="comment">| yy_stack_print -- Print the state stack from its BOTTOM up to its |</span>
<a name="l01237"></a>01237 <span class="comment">| TOP (included).                                                   |</span>
<a name="l01238"></a>01238 <span class="comment">`------------------------------------------------------------------*/</span>
<a name="l01239"></a>01239 
<a name="l01240"></a>01240 <span class="preprocessor">#if (defined __STDC__ || defined __C99__FUNC__ \</span>
<a name="l01241"></a>01241 <span class="preprocessor">     || defined __cplusplus || defined _MSC_VER)</span>
<a name="l01242"></a>01242 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l01243"></a>01243 yy_stack_print (<a class="code" href="verilog__bison_8c.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> *bottom, <a class="code" href="verilog__bison_8c.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> *top)
<a name="l01244"></a>01244 <span class="preprocessor">#else</span>
<a name="l01245"></a>01245 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l01246"></a>01246 yy_stack_print (bottom, top)
<a name="l01247"></a>01247     <a class="code" href="verilog__bison_8c.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> *bottom;
<a name="l01248"></a>01248     <a class="code" href="verilog__bison_8c.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> *top;
<a name="l01249"></a>01249 <span class="preprocessor">#endif</span>
<a name="l01250"></a>01250 <span class="preprocessor"></span>{
<a name="l01251"></a>01251   <a class="code" href="verilog__bison_8c.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a> (stderr, <span class="stringliteral">&quot;Stack now&quot;</span>);
<a name="l01252"></a>01252   <span class="keywordflow">for</span> (; bottom &lt;= top; ++bottom)
<a name="l01253"></a>01253     <a class="code" href="verilog__bison_8c.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a> (stderr, <span class="stringliteral">&quot; %d&quot;</span>, *bottom);
<a name="l01254"></a>01254   <a class="code" href="verilog__bison_8c.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a> (stderr, <span class="stringliteral">&quot;\n&quot;</span>);
<a name="l01255"></a>01255 }
<a name="l01256"></a>01256 
<a name="l01257"></a><a class="code" href="verilog__bison_8c.html#a7a52157fbe194e3a347afc4ef750af77">01257</a> <span class="preprocessor"># define YY_STACK_PRINT(Bottom, Top)                            \</span>
<a name="l01258"></a>01258 <span class="preprocessor">do {                                                            \</span>
<a name="l01259"></a>01259 <span class="preprocessor">  if (yydebug)                                                  \</span>
<a name="l01260"></a>01260 <span class="preprocessor">    yy_stack_print ((Bottom), (Top));                           \</span>
<a name="l01261"></a>01261 <span class="preprocessor">} while (YYID (0))</span>
<a name="l01262"></a>01262 <span class="preprocessor"></span>
<a name="l01263"></a>01263 
<a name="l01264"></a>01264 <span class="comment">/*------------------------------------------------.</span>
<a name="l01265"></a>01265 <span class="comment">| Report that the YYRULE is going to be reduced.  |</span>
<a name="l01266"></a>01266 <span class="comment">`------------------------------------------------*/</span>
<a name="l01267"></a>01267 
<a name="l01268"></a>01268 <span class="preprocessor">#if (defined __STDC__ || defined __C99__FUNC__ \</span>
<a name="l01269"></a>01269 <span class="preprocessor">     || defined __cplusplus || defined _MSC_VER)</span>
<a name="l01270"></a>01270 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l01271"></a>01271 yy_reduce_print (<a class="code" href="union_y_y_s_t_y_p_e.html">YYSTYPE</a> *yyvsp, <span class="keywordtype">int</span> yyrule)
<a name="l01272"></a>01272 <span class="preprocessor">#else</span>
<a name="l01273"></a>01273 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l01274"></a>01274 yy_reduce_print (yyvsp, yyrule)
<a name="l01275"></a>01275     <a class="code" href="union_y_y_s_t_y_p_e.html">YYSTYPE</a> *yyvsp;
<a name="l01276"></a>01276     <span class="keywordtype">int</span> yyrule;
<a name="l01277"></a>01277 <span class="preprocessor">#endif</span>
<a name="l01278"></a>01278 <span class="preprocessor"></span>{
<a name="l01279"></a>01279   <span class="keywordtype">int</span> yynrhs = yyr2[yyrule];
<a name="l01280"></a>01280   <span class="keywordtype">int</span> yyi;
<a name="l01281"></a>01281   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">int</span> yylno = yyrline[yyrule];
<a name="l01282"></a>01282   <a class="code" href="verilog__bison_8c.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a> (stderr, <span class="stringliteral">&quot;Reducing stack by rule %d (line %lu):\n&quot;</span>,
<a name="l01283"></a>01283              yyrule - 1, yylno);
<a name="l01284"></a>01284   <span class="comment">/* The symbols being reduced.  */</span>
<a name="l01285"></a>01285   <span class="keywordflow">for</span> (yyi = 0; yyi &lt; yynrhs; yyi++)
<a name="l01286"></a>01286     {
<a name="l01287"></a>01287       fprintf (stderr, <span class="stringliteral">&quot;   $%d = &quot;</span>, yyi + 1);
<a name="l01288"></a>01288       yy_symbol_print (stderr, yyrhs[yyprhs[yyrule] + yyi],
<a name="l01289"></a>01289                        &amp;(yyvsp[(yyi + 1) - (yynrhs)])
<a name="l01290"></a>01290                                        );
<a name="l01291"></a>01291       fprintf (stderr, <span class="stringliteral">&quot;\n&quot;</span>);
<a name="l01292"></a>01292     }
<a name="l01293"></a>01293 }
<a name="l01294"></a>01294 
<a name="l01295"></a><a class="code" href="verilog__bison_8c.html#a49ad456240785266cadae498ddae9310">01295</a> <span class="preprocessor"># define YY_REDUCE_PRINT(Rule)          \</span>
<a name="l01296"></a>01296 <span class="preprocessor">do {                                    \</span>
<a name="l01297"></a>01297 <span class="preprocessor">  if (yydebug)                          \</span>
<a name="l01298"></a>01298 <span class="preprocessor">    yy_reduce_print (yyvsp, Rule); \</span>
<a name="l01299"></a>01299 <span class="preprocessor">} while (YYID (0))</span>
<a name="l01300"></a>01300 <span class="preprocessor"></span>
<a name="l01301"></a>01301 <span class="comment">/* Nonzero means print parse trace.  It is left uninitialized so that</span>
<a name="l01302"></a>01302 <span class="comment">   multiple parsers can coexist.  */</span>
<a name="l01303"></a><a class="code" href="verilog__bison_8c.html#ab138aa8e11f58bcdcc7134adf240ea8c">01303</a> <span class="keywordtype">int</span> <a class="code" href="verilog__bison_8c.html#ab138aa8e11f58bcdcc7134adf240ea8c">yydebug</a>;
<a name="l01304"></a>01304 <span class="preprocessor">#else </span><span class="comment">/* !YYDEBUG */</span>
<a name="l01305"></a>01305 <span class="preprocessor"># define YYDPRINTF(Args)</span>
<a name="l01306"></a>01306 <span class="preprocessor"></span><span class="preprocessor"># define YY_SYMBOL_PRINT(Title, Type, Value, Location)</span>
<a name="l01307"></a>01307 <span class="preprocessor"></span><span class="preprocessor"># define YY_STACK_PRINT(Bottom, Top)</span>
<a name="l01308"></a>01308 <span class="preprocessor"></span><span class="preprocessor"># define YY_REDUCE_PRINT(Rule)</span>
<a name="l01309"></a>01309 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* !YYDEBUG */</span>
<a name="l01310"></a>01310 
<a name="l01311"></a>01311 
<a name="l01312"></a>01312 <span class="comment">/* YYINITDEPTH -- initial size of the parser&#39;s stacks.  */</span>
<a name="l01313"></a>01313 <span class="preprocessor">#ifndef YYINITDEPTH</span>
<a name="l01314"></a><a class="code" href="verilog__bison_8c.html#aeb1508a3a38ec5d64c27e8eca25330b5">01314</a> <span class="preprocessor"></span><span class="preprocessor"># define YYINITDEPTH 200</span>
<a name="l01315"></a>01315 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01316"></a>01316 <span class="preprocessor"></span>
<a name="l01317"></a>01317 <span class="comment">/* YYMAXDEPTH -- maximum size the stacks can grow to (effective only</span>
<a name="l01318"></a>01318 <span class="comment">   if the built-in stack extension method is used).</span>
<a name="l01319"></a>01319 <span class="comment"></span>
<a name="l01320"></a>01320 <span class="comment">   Do not make this value too large; the results are undefined if</span>
<a name="l01321"></a>01321 <span class="comment">   YYSTACK_ALLOC_MAXIMUM &lt; YYSTACK_BYTES (YYMAXDEPTH)</span>
<a name="l01322"></a>01322 <span class="comment">   evaluated with infinite-precision integer arithmetic.  */</span>
<a name="l01323"></a>01323 
<a name="l01324"></a>01324 <span class="preprocessor">#ifndef YYMAXDEPTH</span>
<a name="l01325"></a><a class="code" href="verilog__bison_8c.html#a14ba2b263c446ffed1c888c4b42ae40c">01325</a> <span class="preprocessor"></span><span class="preprocessor"># define YYMAXDEPTH 10000</span>
<a name="l01326"></a>01326 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01327"></a>01327 <span class="preprocessor"></span>
<a name="l01328"></a>01328 
<a name="l01329"></a>01329 
<a name="l01330"></a>01330 <span class="preprocessor">#if YYERROR_VERBOSE</span>
<a name="l01331"></a>01331 <span class="preprocessor"></span>
<a name="l01332"></a>01332 <span class="preprocessor"># ifndef yystrlen</span>
<a name="l01333"></a>01333 <span class="preprocessor"></span><span class="preprocessor">#  if defined __GLIBC__ &amp;&amp; defined _STRING_H</span>
<a name="l01334"></a>01334 <span class="preprocessor"></span><span class="preprocessor">#   define yystrlen strlen</span>
<a name="l01335"></a>01335 <span class="preprocessor"></span><span class="preprocessor">#  else</span>
<a name="l01336"></a>01336 <span class="preprocessor"></span><span class="comment">/* Return the length of YYSTR.  */</span>
<a name="l01337"></a>01337 <span class="preprocessor">#if (defined __STDC__ || defined __C99__FUNC__ \</span>
<a name="l01338"></a>01338 <span class="preprocessor">     || defined __cplusplus || defined _MSC_VER)</span>
<a name="l01339"></a>01339 <span class="preprocessor"></span><span class="keyword">static</span> <a class="code" href="verilog__bison_8c.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a>
<a name="l01340"></a>01340 yystrlen (<span class="keyword">const</span> <span class="keywordtype">char</span> *yystr)
<a name="l01341"></a>01341 <span class="preprocessor">#else</span>
<a name="l01342"></a>01342 <span class="preprocessor"></span><span class="keyword">static</span> <a class="code" href="verilog__bison_8c.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a>
<a name="l01343"></a>01343 yystrlen (yystr)
<a name="l01344"></a>01344     const <span class="keywordtype">char</span> *yystr;
<a name="l01345"></a>01345 <span class="preprocessor">#endif</span>
<a name="l01346"></a>01346 <span class="preprocessor"></span>{
<a name="l01347"></a>01347   <a class="code" href="verilog__bison_8c.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a> yylen;
<a name="l01348"></a>01348   <span class="keywordflow">for</span> (yylen = 0; yystr[yylen]; yylen++)
<a name="l01349"></a>01349     <span class="keywordflow">continue</span>;
<a name="l01350"></a>01350   <span class="keywordflow">return</span> yylen;
<a name="l01351"></a>01351 }
<a name="l01352"></a>01352 <span class="preprocessor">#  endif</span>
<a name="l01353"></a>01353 <span class="preprocessor"></span><span class="preprocessor"># endif</span>
<a name="l01354"></a>01354 <span class="preprocessor"></span>
<a name="l01355"></a>01355 <span class="preprocessor"># ifndef yystpcpy</span>
<a name="l01356"></a>01356 <span class="preprocessor"></span><span class="preprocessor">#  if defined __GLIBC__ &amp;&amp; defined _STRING_H &amp;&amp; defined _GNU_SOURCE</span>
<a name="l01357"></a>01357 <span class="preprocessor"></span><span class="preprocessor">#   define yystpcpy stpcpy</span>
<a name="l01358"></a>01358 <span class="preprocessor"></span><span class="preprocessor">#  else</span>
<a name="l01359"></a>01359 <span class="preprocessor"></span><span class="comment">/* Copy YYSRC to YYDEST, returning the address of the terminating &#39;\0&#39; in</span>
<a name="l01360"></a>01360 <span class="comment">   YYDEST.  */</span>
<a name="l01361"></a>01361 <span class="preprocessor">#if (defined __STDC__ || defined __C99__FUNC__ \</span>
<a name="l01362"></a>01362 <span class="preprocessor">     || defined __cplusplus || defined _MSC_VER)</span>
<a name="l01363"></a>01363 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">char</span> *
<a name="l01364"></a>01364 yystpcpy (<span class="keywordtype">char</span> *yydest, <span class="keyword">const</span> <span class="keywordtype">char</span> *yysrc)
<a name="l01365"></a>01365 <span class="preprocessor">#else</span>
<a name="l01366"></a>01366 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">char</span> *
<a name="l01367"></a>01367 yystpcpy (yydest, yysrc)
<a name="l01368"></a>01368     char *yydest;
<a name="l01369"></a>01369     const <span class="keywordtype">char</span> *yysrc;
<a name="l01370"></a>01370 <span class="preprocessor">#endif</span>
<a name="l01371"></a>01371 <span class="preprocessor"></span>{
<a name="l01372"></a>01372   <span class="keywordtype">char</span> *yyd = yydest;
<a name="l01373"></a>01373   <span class="keyword">const</span> <span class="keywordtype">char</span> *yys = yysrc;
<a name="l01374"></a>01374 
<a name="l01375"></a>01375   <span class="keywordflow">while</span> ((*yyd++ = *yys++) != <span class="charliteral">&#39;\0&#39;</span>)
<a name="l01376"></a>01376     <span class="keywordflow">continue</span>;
<a name="l01377"></a>01377 
<a name="l01378"></a>01378   <span class="keywordflow">return</span> yyd - 1;
<a name="l01379"></a>01379 }
<a name="l01380"></a>01380 <span class="preprocessor">#  endif</span>
<a name="l01381"></a>01381 <span class="preprocessor"></span><span class="preprocessor"># endif</span>
<a name="l01382"></a>01382 <span class="preprocessor"></span>
<a name="l01383"></a>01383 <span class="preprocessor"># ifndef yytnamerr</span>
<a name="l01384"></a>01384 <span class="preprocessor"></span><span class="comment">/* Copy to YYRES the contents of YYSTR after stripping away unnecessary</span>
<a name="l01385"></a>01385 <span class="comment">   quotes and backslashes, so that it&#39;s suitable for yyerror.  The</span>
<a name="l01386"></a>01386 <span class="comment">   heuristic is that double-quoting is unnecessary unless the string</span>
<a name="l01387"></a>01387 <span class="comment">   contains an apostrophe, a comma, or backslash (other than</span>
<a name="l01388"></a>01388 <span class="comment">   backslash-backslash).  YYSTR is taken from yytname.  If YYRES is</span>
<a name="l01389"></a>01389 <span class="comment">   null, do not copy; instead, return the length of what the result</span>
<a name="l01390"></a>01390 <span class="comment">   would have been.  */</span>
<a name="l01391"></a>01391 <span class="keyword">static</span> <a class="code" href="verilog__bison_8c.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a>
<a name="l01392"></a>01392 yytnamerr (<span class="keywordtype">char</span> *yyres, <span class="keyword">const</span> <span class="keywordtype">char</span> *yystr)
<a name="l01393"></a>01393 {
<a name="l01394"></a>01394   <span class="keywordflow">if</span> (*yystr == <span class="charliteral">&#39;&quot;&#39;</span>)
<a name="l01395"></a>01395     {
<a name="l01396"></a>01396       <a class="code" href="verilog__bison_8c.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a> yyn = 0;
<a name="l01397"></a>01397       <span class="keywordtype">char</span> <span class="keyword">const</span> *yyp = yystr;
<a name="l01398"></a>01398 
<a name="l01399"></a>01399       <span class="keywordflow">for</span> (;;)
<a name="l01400"></a>01400         <span class="keywordflow">switch</span> (*++yyp)
<a name="l01401"></a>01401           {
<a name="l01402"></a>01402           <span class="keywordflow">case</span> <span class="charliteral">&#39;\&#39;&#39;</span>:
<a name="l01403"></a>01403           <span class="keywordflow">case</span> <span class="charliteral">&#39;,&#39;</span>:
<a name="l01404"></a>01404             <span class="keywordflow">goto</span> do_not_strip_quotes;
<a name="l01405"></a>01405 
<a name="l01406"></a>01406           <span class="keywordflow">case</span> <span class="charliteral">&#39;\\&#39;</span>:
<a name="l01407"></a>01407             <span class="keywordflow">if</span> (*++yyp != <span class="charliteral">&#39;\\&#39;</span>)
<a name="l01408"></a>01408               <span class="keywordflow">goto</span> do_not_strip_quotes;
<a name="l01409"></a>01409             <span class="comment">/* Fall through.  */</span>
<a name="l01410"></a>01410           <span class="keywordflow">default</span>:
<a name="l01411"></a>01411             <span class="keywordflow">if</span> (yyres)
<a name="l01412"></a>01412               yyres[yyn] = *yyp;
<a name="l01413"></a>01413             yyn++;
<a name="l01414"></a>01414             <span class="keywordflow">break</span>;
<a name="l01415"></a>01415 
<a name="l01416"></a>01416           <span class="keywordflow">case</span> <span class="charliteral">&#39;&quot;&#39;</span>:
<a name="l01417"></a>01417             <span class="keywordflow">if</span> (yyres)
<a name="l01418"></a>01418               yyres[yyn] = <span class="charliteral">&#39;\0&#39;</span>;
<a name="l01419"></a>01419             <span class="keywordflow">return</span> yyn;
<a name="l01420"></a>01420           }
<a name="l01421"></a>01421     do_not_strip_quotes: ;
<a name="l01422"></a>01422     }
<a name="l01423"></a>01423 
<a name="l01424"></a>01424   <span class="keywordflow">if</span> (! yyres)
<a name="l01425"></a>01425     <span class="keywordflow">return</span> yystrlen (yystr);
<a name="l01426"></a>01426 
<a name="l01427"></a>01427   <span class="keywordflow">return</span> yystpcpy (yyres, yystr) - yyres;
<a name="l01428"></a>01428 }
<a name="l01429"></a>01429 <span class="preprocessor"># endif</span>
<a name="l01430"></a>01430 <span class="preprocessor"></span>
<a name="l01431"></a>01431 <span class="comment">/* Copy into YYRESULT an error message about the unexpected token</span>
<a name="l01432"></a>01432 <span class="comment">   YYCHAR while in state YYSTATE.  Return the number of bytes copied,</span>
<a name="l01433"></a>01433 <span class="comment">   including the terminating null byte.  If YYRESULT is null, do not</span>
<a name="l01434"></a>01434 <span class="comment">   copy anything; just return the number of bytes that would be</span>
<a name="l01435"></a>01435 <span class="comment">   copied.  As a special case, return 0 if an ordinary &quot;syntax error&quot;</span>
<a name="l01436"></a>01436 <span class="comment">   message will do.  Return YYSIZE_MAXIMUM if overflow occurs during</span>
<a name="l01437"></a>01437 <span class="comment">   size calculation.  */</span>
<a name="l01438"></a>01438 <span class="keyword">static</span> <a class="code" href="verilog__bison_8c.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a>
<a name="l01439"></a>01439 yysyntax_error (<span class="keywordtype">char</span> *yyresult, <span class="keywordtype">int</span> yystate, <span class="keywordtype">int</span> <a class="code" href="verilog__bison_8c.html#a9e2c7c7373b818c86b2df7106a92327c">yychar</a>)
<a name="l01440"></a>01440 {
<a name="l01441"></a>01441   <span class="keywordtype">int</span> yyn = yypact[yystate];
<a name="l01442"></a>01442 
<a name="l01443"></a>01443   <span class="keywordflow">if</span> (! (<a class="code" href="verilog__bison_8c.html#a62bf0ed0c4360b077071b5cf3177823b">YYPACT_NINF</a> &lt; yyn &amp;&amp; yyn &lt;= <a class="code" href="verilog__bison_8c.html#ae67923760a28e3b7ed3aa2cfaef7f9a2">YYLAST</a>))
<a name="l01444"></a>01444     <span class="keywordflow">return</span> 0;
<a name="l01445"></a>01445   <span class="keywordflow">else</span>
<a name="l01446"></a>01446     {
<a name="l01447"></a>01447       <span class="keywordtype">int</span> yytype = <a class="code" href="verilog__bison_8c.html#aad19ee88e33c02c4e720b28f78249bd7">YYTRANSLATE</a> (yychar);
<a name="l01448"></a>01448       <a class="code" href="verilog__bison_8c.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a> yysize0 = yytnamerr (0, yytname[yytype]);
<a name="l01449"></a>01449       <a class="code" href="verilog__bison_8c.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a> yysize = yysize0;
<a name="l01450"></a>01450       <a class="code" href="verilog__bison_8c.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a> yysize1;
<a name="l01451"></a>01451       <span class="keywordtype">int</span> yysize_overflow = 0;
<a name="l01452"></a>01452       <span class="keyword">enum</span> { YYERROR_VERBOSE_ARGS_MAXIMUM = 5 };
<a name="l01453"></a>01453       <span class="keywordtype">char</span> <span class="keyword">const</span> *yyarg[YYERROR_VERBOSE_ARGS_MAXIMUM];
<a name="l01454"></a>01454       <span class="keywordtype">int</span> yyx;
<a name="l01455"></a>01455 
<a name="l01456"></a>01456 <span class="preprocessor"># if 0</span>
<a name="l01457"></a>01457 <span class="preprocessor"></span>      <span class="comment">/* This is so xgettext sees the translatable formats that are</span>
<a name="l01458"></a>01458 <span class="comment">         constructed on the fly.  */</span>
<a name="l01459"></a>01459       <a class="code" href="verilog__bison_8c.html#a86f079016f11f0600f4259f3f03f8d43">YY_</a>(<span class="stringliteral">&quot;syntax error, unexpected %s&quot;</span>);
<a name="l01460"></a>01460       <a class="code" href="verilog__bison_8c.html#a86f079016f11f0600f4259f3f03f8d43">YY_</a>(<span class="stringliteral">&quot;syntax error, unexpected %s, expecting %s&quot;</span>);
<a name="l01461"></a>01461       <a class="code" href="verilog__bison_8c.html#a86f079016f11f0600f4259f3f03f8d43">YY_</a>(<span class="stringliteral">&quot;syntax error, unexpected %s, expecting %s or %s&quot;</span>);
<a name="l01462"></a>01462       <a class="code" href="verilog__bison_8c.html#a86f079016f11f0600f4259f3f03f8d43">YY_</a>(<span class="stringliteral">&quot;syntax error, unexpected %s, expecting %s or %s or %s&quot;</span>);
<a name="l01463"></a>01463       <a class="code" href="verilog__bison_8c.html#a86f079016f11f0600f4259f3f03f8d43">YY_</a>(<span class="stringliteral">&quot;syntax error, unexpected %s, expecting %s or %s or %s or %s&quot;</span>);
<a name="l01464"></a>01464 <span class="preprocessor"># endif</span>
<a name="l01465"></a>01465 <span class="preprocessor"></span>      <span class="keywordtype">char</span> *yyfmt;
<a name="l01466"></a>01466       <span class="keywordtype">char</span> <span class="keyword">const</span> *yyf;
<a name="l01467"></a>01467       <span class="keyword">static</span> <span class="keywordtype">char</span> <span class="keyword">const</span> yyunexpected[] = <span class="stringliteral">&quot;syntax error, unexpected %s&quot;</span>;
<a name="l01468"></a>01468       <span class="keyword">static</span> <span class="keywordtype">char</span> <span class="keyword">const</span> yyexpecting[] = <span class="stringliteral">&quot;, expecting %s&quot;</span>;
<a name="l01469"></a>01469       <span class="keyword">static</span> <span class="keywordtype">char</span> <span class="keyword">const</span> yyor[] = <span class="stringliteral">&quot; or %s&quot;</span>;
<a name="l01470"></a>01470       <span class="keywordtype">char</span> yyformat[<span class="keyword">sizeof</span> yyunexpected
<a name="l01471"></a>01471                     + <span class="keyword">sizeof</span> yyexpecting - 1
<a name="l01472"></a>01472                     + ((YYERROR_VERBOSE_ARGS_MAXIMUM - 2)
<a name="l01473"></a>01473                        * (<span class="keyword">sizeof</span> yyor - 1))];
<a name="l01474"></a>01474       <span class="keywordtype">char</span> <span class="keyword">const</span> *yyprefix = yyexpecting;
<a name="l01475"></a>01475 
<a name="l01476"></a>01476       <span class="comment">/* Start YYX at -YYN if negative to avoid negative indexes in</span>
<a name="l01477"></a>01477 <span class="comment">         YYCHECK.  */</span>
<a name="l01478"></a>01478       <span class="keywordtype">int</span> yyxbegin = yyn &lt; 0 ? -yyn : 0;
<a name="l01479"></a>01479 
<a name="l01480"></a>01480       <span class="comment">/* Stay within bounds of both yycheck and yytname.  */</span>
<a name="l01481"></a>01481       <span class="keywordtype">int</span> yychecklim = <a class="code" href="verilog__bison_8c.html#ae67923760a28e3b7ed3aa2cfaef7f9a2">YYLAST</a> - yyn + 1;
<a name="l01482"></a>01482       <span class="keywordtype">int</span> yyxend = yychecklim &lt; <a class="code" href="verilog__bison_8c.html#a75d260730a6c379a94ea28f63a7b9275">YYNTOKENS</a> ? yychecklim : <a class="code" href="verilog__bison_8c.html#a75d260730a6c379a94ea28f63a7b9275">YYNTOKENS</a>;
<a name="l01483"></a>01483       <span class="keywordtype">int</span> yycount = 1;
<a name="l01484"></a>01484 
<a name="l01485"></a>01485       yyarg[0] = yytname[yytype];
<a name="l01486"></a>01486       yyfmt = yystpcpy (yyformat, yyunexpected);
<a name="l01487"></a>01487 
<a name="l01488"></a>01488       <span class="keywordflow">for</span> (yyx = yyxbegin; yyx &lt; yyxend; ++yyx)
<a name="l01489"></a>01489         <span class="keywordflow">if</span> (yycheck[yyx + yyn] == yyx &amp;&amp; yyx != <a class="code" href="verilog__bison_8c.html#ad2b58b1851184ddb3b60fede50bc7946">YYTERROR</a>)
<a name="l01490"></a>01490           {
<a name="l01491"></a>01491             <span class="keywordflow">if</span> (yycount == YYERROR_VERBOSE_ARGS_MAXIMUM)
<a name="l01492"></a>01492               {
<a name="l01493"></a>01493                 yycount = 1;
<a name="l01494"></a>01494                 yysize = yysize0;
<a name="l01495"></a>01495                 yyformat[<span class="keyword">sizeof</span> yyunexpected - 1] = <span class="charliteral">&#39;\0&#39;</span>;
<a name="l01496"></a>01496                 <span class="keywordflow">break</span>;
<a name="l01497"></a>01497               }
<a name="l01498"></a>01498             yyarg[yycount++] = yytname[yyx];
<a name="l01499"></a>01499             yysize1 = yysize + yytnamerr (0, yytname[yyx]);
<a name="l01500"></a>01500             yysize_overflow |= (yysize1 &lt; yysize);
<a name="l01501"></a>01501             yysize = yysize1;
<a name="l01502"></a>01502             yyfmt = yystpcpy (yyfmt, yyprefix);
<a name="l01503"></a>01503             yyprefix = yyor;
<a name="l01504"></a>01504           }
<a name="l01505"></a>01505 
<a name="l01506"></a>01506       yyf = <a class="code" href="verilog__bison_8c.html#a86f079016f11f0600f4259f3f03f8d43">YY_</a>(yyformat);
<a name="l01507"></a>01507       yysize1 = yysize + yystrlen (yyf);
<a name="l01508"></a>01508       yysize_overflow |= (yysize1 &lt; yysize);
<a name="l01509"></a>01509       yysize = yysize1;
<a name="l01510"></a>01510 
<a name="l01511"></a>01511       <span class="keywordflow">if</span> (yysize_overflow)
<a name="l01512"></a>01512         <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#ab4bb7ad82d4a7e2df49ff6a8fb484109">YYSIZE_MAXIMUM</a>;
<a name="l01513"></a>01513 
<a name="l01514"></a>01514       <span class="keywordflow">if</span> (yyresult)
<a name="l01515"></a>01515         {
<a name="l01516"></a>01516           <span class="comment">/* Avoid sprintf, as that infringes on the user&#39;s name space.</span>
<a name="l01517"></a>01517 <span class="comment">             Don&#39;t have undefined behavior even if the translation</span>
<a name="l01518"></a>01518 <span class="comment">             produced a string with the wrong number of &quot;%s&quot;s.  */</span>
<a name="l01519"></a>01519           <span class="keywordtype">char</span> *yyp = yyresult;
<a name="l01520"></a>01520           <span class="keywordtype">int</span> yyi = 0;
<a name="l01521"></a>01521           <span class="keywordflow">while</span> ((*yyp = *yyf) != <span class="charliteral">&#39;\0&#39;</span>)
<a name="l01522"></a>01522             {
<a name="l01523"></a>01523               <span class="keywordflow">if</span> (*yyp == <span class="charliteral">&#39;%&#39;</span> &amp;&amp; yyf[1] == <span class="charliteral">&#39;s&#39;</span> &amp;&amp; yyi &lt; yycount)
<a name="l01524"></a>01524                 {
<a name="l01525"></a>01525                   yyp += yytnamerr (yyp, yyarg[yyi++]);
<a name="l01526"></a>01526                   yyf += 2;
<a name="l01527"></a>01527                 }
<a name="l01528"></a>01528               <span class="keywordflow">else</span>
<a name="l01529"></a>01529                 {
<a name="l01530"></a>01530                   yyp++;
<a name="l01531"></a>01531                   yyf++;
<a name="l01532"></a>01532                 }
<a name="l01533"></a>01533             }
<a name="l01534"></a>01534         }
<a name="l01535"></a>01535       <span class="keywordflow">return</span> yysize;
<a name="l01536"></a>01536     }
<a name="l01537"></a>01537 }
<a name="l01538"></a>01538 <span class="preprocessor">#endif </span><span class="comment">/* YYERROR_VERBOSE */</span>
<a name="l01539"></a>01539 
<a name="l01540"></a>01540 
<a name="l01541"></a>01541 <span class="comment">/*-----------------------------------------------.</span>
<a name="l01542"></a>01542 <span class="comment">| Release the memory associated to this symbol.  |</span>
<a name="l01543"></a>01543 <span class="comment">`-----------------------------------------------*/</span>
<a name="l01544"></a>01544 
<a name="l01545"></a>01545 <span class="comment">/*ARGSUSED*/</span>
<a name="l01546"></a>01546 <span class="preprocessor">#if (defined __STDC__ || defined __C99__FUNC__ \</span>
<a name="l01547"></a>01547 <span class="preprocessor">     || defined __cplusplus || defined _MSC_VER)</span>
<a name="l01548"></a>01548 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l01549"></a>01549 yydestruct (<span class="keyword">const</span> <span class="keywordtype">char</span> *yymsg, <span class="keywordtype">int</span> yytype, <a class="code" href="union_y_y_s_t_y_p_e.html">YYSTYPE</a> *yyvaluep)
<a name="l01550"></a>01550 <span class="preprocessor">#else</span>
<a name="l01551"></a>01551 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l01552"></a>01552 yydestruct (yymsg, yytype, yyvaluep)
<a name="l01553"></a>01553     const <span class="keywordtype">char</span> *yymsg;
<a name="l01554"></a>01554     <span class="keywordtype">int</span> yytype;
<a name="l01555"></a>01555     <a class="code" href="union_y_y_s_t_y_p_e.html">YYSTYPE</a> *yyvaluep;
<a name="l01556"></a>01556 <span class="preprocessor">#endif</span>
<a name="l01557"></a>01557 <span class="preprocessor"></span>{
<a name="l01558"></a>01558   <a class="code" href="verilog__bison_8c.html#ad7d1ef1bbc6adfe69894bc8221f557e1">YYUSE</a> (yyvaluep);
<a name="l01559"></a>01559 
<a name="l01560"></a>01560   <span class="keywordflow">if</span> (!yymsg)
<a name="l01561"></a>01561     yymsg = <span class="stringliteral">&quot;Deleting&quot;</span>;
<a name="l01562"></a>01562   <a class="code" href="verilog__bison_8c.html#a1c510d33cb388afc9411141ba3076a36">YY_SYMBOL_PRINT</a> (yymsg, yytype, yyvaluep, yylocationp);
<a name="l01563"></a>01563 
<a name="l01564"></a>01564   <span class="keywordflow">switch</span> (yytype)
<a name="l01565"></a>01565     {
<a name="l01566"></a>01566 
<a name="l01567"></a>01567       <span class="keywordflow">default</span>:
<a name="l01568"></a>01568         <span class="keywordflow">break</span>;
<a name="l01569"></a>01569     }
<a name="l01570"></a>01570 }
<a name="l01571"></a>01571 
<a name="l01572"></a>01572 
<a name="l01573"></a>01573 <span class="comment">/* Prevent warnings from -Wmissing-prototypes.  */</span>
<a name="l01574"></a>01574 
<a name="l01575"></a>01575 <span class="preprocessor">#ifdef YYPARSE_PARAM</span>
<a name="l01576"></a>01576 <span class="preprocessor"></span><span class="preprocessor">#if defined __STDC__ || defined __cplusplus</span>
<a name="l01577"></a>01577 <span class="preprocessor"></span><span class="keywordtype">int</span> <a class="code" href="verilog__bison_8c.html#acd8617a8f2ac0de8bc1cc032cf449e19">yyparse</a> (<span class="keywordtype">void</span> *YYPARSE_PARAM);
<a name="l01578"></a>01578 <span class="preprocessor">#else</span>
<a name="l01579"></a>01579 <span class="preprocessor"></span><span class="keywordtype">int</span> <a class="code" href="verilog__bison_8c.html#acd8617a8f2ac0de8bc1cc032cf449e19">yyparse</a> ();
<a name="l01580"></a>01580 <span class="preprocessor">#endif</span>
<a name="l01581"></a>01581 <span class="preprocessor"></span><span class="preprocessor">#else </span><span class="comment">/* ! YYPARSE_PARAM */</span>
<a name="l01582"></a>01582 <span class="preprocessor">#if defined __STDC__ || defined __cplusplus</span>
<a name="l01583"></a>01583 <span class="preprocessor"></span><span class="keywordtype">int</span> <a class="code" href="verilog__bison_8c.html#acd8617a8f2ac0de8bc1cc032cf449e19">yyparse</a> (<span class="keywordtype">void</span>);
<a name="l01584"></a>01584 <span class="preprocessor">#else</span>
<a name="l01585"></a>01585 <span class="preprocessor"></span><span class="keywordtype">int</span> <a class="code" href="verilog__bison_8c.html#acd8617a8f2ac0de8bc1cc032cf449e19">yyparse</a> ();
<a name="l01586"></a>01586 <span class="preprocessor">#endif</span>
<a name="l01587"></a>01587 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* ! YYPARSE_PARAM */</span>
<a name="l01588"></a>01588 
<a name="l01589"></a>01589 
<a name="l01590"></a>01590 
<a name="l01591"></a>01591 <span class="comment">/* The look-ahead symbol.  */</span>
<a name="l01592"></a><a class="code" href="verilog__bison_8c.html#a9e2c7c7373b818c86b2df7106a92327c">01592</a> <span class="keywordtype">int</span> yychar;
<a name="l01593"></a>01593 
<a name="l01594"></a>01594 <span class="comment">/* The semantic value of the look-ahead symbol.  */</span>
<a name="l01595"></a><a class="code" href="verilog__bison_8h.html#a539b86ee4bb46824a194f22eb69903d9">01595</a> <a class="code" href="union_y_y_s_t_y_p_e.html">YYSTYPE</a> <a class="code" href="verilog__bison_8c.html#a539b86ee4bb46824a194f22eb69903d9">yylval</a>;
<a name="l01596"></a>01596 
<a name="l01597"></a>01597 <span class="comment">/* Number of syntax errors so far.  */</span>
<a name="l01598"></a><a class="code" href="verilog__bison_8c.html#a0ea9e3b522e448ac462274fe70e1be82">01598</a> <span class="keywordtype">int</span> <a class="code" href="verilog__bison_8c.html#a0ea9e3b522e448ac462274fe70e1be82">yynerrs</a>;
<a name="l01599"></a>01599 
<a name="l01600"></a>01600 
<a name="l01601"></a>01601 
<a name="l01602"></a>01602 <span class="comment">/*----------.</span>
<a name="l01603"></a>01603 <span class="comment">| yyparse.  |</span>
<a name="l01604"></a>01604 <span class="comment">`----------*/</span>
<a name="l01605"></a>01605 
<a name="l01606"></a>01606 <span class="preprocessor">#ifdef YYPARSE_PARAM</span>
<a name="l01607"></a>01607 <span class="preprocessor"></span><span class="preprocessor">#if (defined __STDC__ || defined __C99__FUNC__ \</span>
<a name="l01608"></a>01608 <span class="preprocessor">     || defined __cplusplus || defined _MSC_VER)</span>
<a name="l01609"></a>01609 <span class="preprocessor"></span><span class="keywordtype">int</span>
<a name="l01610"></a>01610 <a class="code" href="verilog__bison_8c.html#acd8617a8f2ac0de8bc1cc032cf449e19">yyparse</a> (<span class="keywordtype">void</span> *YYPARSE_PARAM)
<a name="l01611"></a>01611 <span class="preprocessor">#else</span>
<a name="l01612"></a>01612 <span class="preprocessor"></span><span class="keywordtype">int</span>
<a name="l01613"></a>01613 <a class="code" href="verilog__bison_8c.html#acd8617a8f2ac0de8bc1cc032cf449e19">yyparse</a> (YYPARSE_PARAM)
<a name="l01614"></a>01614     void *YYPARSE_PARAM;
<a name="l01615"></a>01615 <span class="preprocessor">#endif</span>
<a name="l01616"></a>01616 <span class="preprocessor"></span><span class="preprocessor">#else </span><span class="comment">/* ! YYPARSE_PARAM */</span>
<a name="l01617"></a>01617 <span class="preprocessor">#if (defined __STDC__ || defined __C99__FUNC__ \</span>
<a name="l01618"></a>01618 <span class="preprocessor">     || defined __cplusplus || defined _MSC_VER)</span>
<a name="l01619"></a>01619 <span class="preprocessor"></span><span class="keywordtype">int</span>
<a name="l01620"></a>01620 <a class="code" href="verilog__bison_8c.html#acd8617a8f2ac0de8bc1cc032cf449e19">yyparse</a> (<span class="keywordtype">void</span>)
<a name="l01621"></a>01621 <span class="preprocessor">#else</span>
<a name="l01622"></a>01622 <span class="preprocessor"></span><span class="keywordtype">int</span>
<a name="l01623"></a><a class="code" href="verilog__bison__user__defined_8h.html#a847a2de5c1c28c9d7055a2b89ed7dad7">01623</a> <a class="code" href="verilog__bison_8c.html#acd8617a8f2ac0de8bc1cc032cf449e19">yyparse</a> ()
<a name="l01624"></a>01624 
<a name="l01625"></a>01625 <span class="preprocessor">#endif</span>
<a name="l01626"></a>01626 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01627"></a>01627 <span class="preprocessor"></span>{
<a name="l01628"></a>01628   
<a name="l01629"></a>01629   <span class="keywordtype">int</span> yystate;
<a name="l01630"></a>01630   <span class="keywordtype">int</span> yyn;
<a name="l01631"></a>01631   <span class="keywordtype">int</span> yyresult;
<a name="l01632"></a>01632   <span class="comment">/* Number of tokens to shift before error messages enabled.  */</span>
<a name="l01633"></a>01633   <span class="keywordtype">int</span> yyerrstatus;
<a name="l01634"></a>01634   <span class="comment">/* Look-ahead token as an internal (translated) token number.  */</span>
<a name="l01635"></a>01635   <span class="keywordtype">int</span> yytoken = 0;
<a name="l01636"></a>01636 <span class="preprocessor">#if YYERROR_VERBOSE</span>
<a name="l01637"></a>01637 <span class="preprocessor"></span>  <span class="comment">/* Buffer for error messages, and its allocated size.  */</span>
<a name="l01638"></a>01638   <span class="keywordtype">char</span> yymsgbuf[128];
<a name="l01639"></a>01639   <span class="keywordtype">char</span> *yymsg = yymsgbuf;
<a name="l01640"></a>01640   <a class="code" href="verilog__bison_8c.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a> yymsg_alloc = <span class="keyword">sizeof</span> yymsgbuf;
<a name="l01641"></a>01641 <span class="preprocessor">#endif</span>
<a name="l01642"></a>01642 <span class="preprocessor"></span>
<a name="l01643"></a>01643   <span class="comment">/* Three stacks and their tools:</span>
<a name="l01644"></a>01644 <span class="comment">     `yyss&#39;: related to states,</span>
<a name="l01645"></a>01645 <span class="comment">     `yyvs&#39;: related to semantic values,</span>
<a name="l01646"></a>01646 <span class="comment">     `yyls&#39;: related to locations.</span>
<a name="l01647"></a>01647 <span class="comment"></span>
<a name="l01648"></a>01648 <span class="comment">     Refer to the stacks thru separate pointers, to allow yyoverflow</span>
<a name="l01649"></a>01649 <span class="comment">     to reallocate them elsewhere.  */</span>
<a name="l01650"></a>01650 
<a name="l01651"></a>01651   <span class="comment">/* The state stack.  */</span>
<a name="l01652"></a>01652   <a class="code" href="verilog__bison_8c.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> yyssa[<a class="code" href="verilog__bison_8c.html#aeb1508a3a38ec5d64c27e8eca25330b5">YYINITDEPTH</a>];
<a name="l01653"></a>01653   <a class="code" href="verilog__bison_8c.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> *yyss = yyssa;
<a name="l01654"></a>01654   <a class="code" href="verilog__bison_8c.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> *yyssp;
<a name="l01655"></a>01655 
<a name="l01656"></a>01656   <span class="comment">/* The semantic value stack.  */</span>
<a name="l01657"></a>01657   <a class="code" href="union_y_y_s_t_y_p_e.html">YYSTYPE</a> yyvsa[<a class="code" href="verilog__bison_8c.html#aeb1508a3a38ec5d64c27e8eca25330b5">YYINITDEPTH</a>];
<a name="l01658"></a>01658   <a class="code" href="union_y_y_s_t_y_p_e.html">YYSTYPE</a> *yyvs = yyvsa;
<a name="l01659"></a>01659   <a class="code" href="union_y_y_s_t_y_p_e.html">YYSTYPE</a> *yyvsp;
<a name="l01660"></a>01660 
<a name="l01661"></a>01661 
<a name="l01662"></a>01662 
<a name="l01663"></a>01663 <span class="preprocessor">#define YYPOPSTACK(N)   (yyvsp -= (N), yyssp -= (N))</span>
<a name="l01664"></a>01664 <span class="preprocessor"></span>
<a name="l01665"></a>01665   <a class="code" href="verilog__bison_8c.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a> yystacksize = <a class="code" href="verilog__bison_8c.html#aeb1508a3a38ec5d64c27e8eca25330b5">YYINITDEPTH</a>;
<a name="l01666"></a>01666 
<a name="l01667"></a>01667   <span class="comment">/* The variables used to return semantic value and location from the</span>
<a name="l01668"></a>01668 <span class="comment">     action routines.  */</span>
<a name="l01669"></a>01669   <a class="code" href="union_y_y_s_t_y_p_e.html">YYSTYPE</a> yyval;
<a name="l01670"></a>01670 
<a name="l01671"></a>01671 
<a name="l01672"></a>01672   <span class="comment">/* The number of symbols on the RHS of the reduced rule.</span>
<a name="l01673"></a>01673 <span class="comment">     Keep to zero when no symbol should be popped.  */</span>
<a name="l01674"></a>01674   <span class="keywordtype">int</span> yylen = 0;
<a name="l01675"></a>01675 
<a name="l01676"></a>01676   <a class="code" href="verilog__bison_8c.html#af6d6ca80e87922f90264f1a4a802ea04">YYDPRINTF</a> ((stderr, <span class="stringliteral">&quot;Starting parse\n&quot;</span>));
<a name="l01677"></a>01677 
<a name="l01678"></a>01678   yystate = 0;
<a name="l01679"></a>01679   yyerrstatus = 0;
<a name="l01680"></a>01680   yynerrs = 0;
<a name="l01681"></a>01681   yychar = <a class="code" href="verilog__bison_8c.html#ae59196b3765411a06cf234cf9bcae2e7">YYEMPTY</a>;             <span class="comment">/* Cause a token to be read.  */</span>
<a name="l01682"></a>01682 
<a name="l01683"></a>01683   <span class="comment">/* Initialize stack pointers.</span>
<a name="l01684"></a>01684 <span class="comment">     Waste one element of value and location stack</span>
<a name="l01685"></a>01685 <span class="comment">     so that they stay on the same level as the state stack.</span>
<a name="l01686"></a>01686 <span class="comment">     The wasted elements are never initialized.  */</span>
<a name="l01687"></a>01687 
<a name="l01688"></a>01688   yyssp = yyss;
<a name="l01689"></a>01689   yyvsp = yyvs;
<a name="l01690"></a>01690 
<a name="l01691"></a>01691   <span class="keywordflow">goto</span> yysetstate;
<a name="l01692"></a>01692 
<a name="l01693"></a>01693 <span class="comment">/*------------------------------------------------------------.</span>
<a name="l01694"></a>01694 <span class="comment">| yynewstate -- Push a new state, which is found in yystate.  |</span>
<a name="l01695"></a>01695 <span class="comment">`------------------------------------------------------------*/</span>
<a name="l01696"></a>01696  yynewstate:
<a name="l01697"></a>01697   <span class="comment">/* In all cases, when you get here, the value and location stacks</span>
<a name="l01698"></a>01698 <span class="comment">     have just been pushed.  So pushing a state here evens the stacks.  */</span>
<a name="l01699"></a>01699   yyssp++;
<a name="l01700"></a>01700 
<a name="l01701"></a>01701  yysetstate:
<a name="l01702"></a>01702   *yyssp = yystate;
<a name="l01703"></a>01703 
<a name="l01704"></a>01704   <span class="keywordflow">if</span> (yyss + yystacksize - 1 &lt;= yyssp)
<a name="l01705"></a>01705     {
<a name="l01706"></a>01706       <span class="comment">/* Get the current used size of the three stacks, in elements.  */</span>
<a name="l01707"></a>01707       <a class="code" href="verilog__bison_8c.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a> yysize = yyssp - yyss + 1;
<a name="l01708"></a>01708 
<a name="l01709"></a>01709 <span class="preprocessor">#ifdef yyoverflow</span>
<a name="l01710"></a>01710 <span class="preprocessor"></span>      {
<a name="l01711"></a>01711         <span class="comment">/* Give user a chance to reallocate the stack.  Use copies of</span>
<a name="l01712"></a>01712 <span class="comment">           these so that the &amp;&#39;s don&#39;t force the real ones into</span>
<a name="l01713"></a>01713 <span class="comment">           memory.  */</span>
<a name="l01714"></a>01714         <a class="code" href="union_y_y_s_t_y_p_e.html">YYSTYPE</a> *yyvs1 = yyvs;
<a name="l01715"></a>01715         <a class="code" href="verilog__bison_8c.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> *yyss1 = yyss;
<a name="l01716"></a>01716 
<a name="l01717"></a>01717 
<a name="l01718"></a>01718         <span class="comment">/* Each stack pointer address is followed by the size of the</span>
<a name="l01719"></a>01719 <span class="comment">           data in use in that stack, in bytes.  This used to be a</span>
<a name="l01720"></a>01720 <span class="comment">           conditional around just the two extra args, but that might</span>
<a name="l01721"></a>01721 <span class="comment">           be undefined if yyoverflow is a macro.  */</span>
<a name="l01722"></a>01722         yyoverflow (<a class="code" href="verilog__bison_8c.html#a86f079016f11f0600f4259f3f03f8d43">YY_</a>(<span class="stringliteral">&quot;memory exhausted&quot;</span>),
<a name="l01723"></a>01723                     &amp;yyss1, yysize * <span class="keyword">sizeof</span> (*yyssp),
<a name="l01724"></a>01724                     &amp;yyvs1, yysize * <span class="keyword">sizeof</span> (*yyvsp),
<a name="l01725"></a>01725 
<a name="l01726"></a>01726                     &amp;yystacksize);
<a name="l01727"></a>01727 
<a name="l01728"></a>01728         yyss = yyss1;
<a name="l01729"></a>01729         yyvs = yyvs1;
<a name="l01730"></a>01730       }
<a name="l01731"></a>01731 <span class="preprocessor">#else </span><span class="comment">/* no yyoverflow */</span>
<a name="l01732"></a>01732 <span class="preprocessor"># ifndef YYSTACK_RELOCATE</span>
<a name="l01733"></a>01733 <span class="preprocessor"></span>      <span class="keywordflow">goto</span> yyexhaustedlab;
<a name="l01734"></a>01734 <span class="preprocessor"># else</span>
<a name="l01735"></a>01735 <span class="preprocessor"></span>      <span class="comment">/* Extend the stack our own way.  */</span>
<a name="l01736"></a>01736       <span class="keywordflow">if</span> (<a class="code" href="verilog__bison_8c.html#a14ba2b263c446ffed1c888c4b42ae40c">YYMAXDEPTH</a> &lt;= yystacksize)
<a name="l01737"></a>01737         <span class="keywordflow">goto</span> yyexhaustedlab;
<a name="l01738"></a>01738       yystacksize *= 2;
<a name="l01739"></a>01739       <span class="keywordflow">if</span> (<a class="code" href="verilog__bison_8c.html#a14ba2b263c446ffed1c888c4b42ae40c">YYMAXDEPTH</a> &lt; yystacksize)
<a name="l01740"></a>01740         yystacksize = <a class="code" href="verilog__bison_8c.html#a14ba2b263c446ffed1c888c4b42ae40c">YYMAXDEPTH</a>;
<a name="l01741"></a>01741 
<a name="l01742"></a>01742       {
<a name="l01743"></a>01743         <a class="code" href="verilog__bison_8c.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> *yyss1 = yyss;
<a name="l01744"></a>01744         <span class="keyword">union </span><a class="code" href="unionyyalloc.html">yyalloc</a> *yyptr =
<a name="l01745"></a>01745           (<span class="keyword">union </span><a class="code" href="unionyyalloc.html">yyalloc</a> *) <a class="code" href="verilog__bison_8c.html#af45042ce56e04d634420d76caeb2ee73">YYSTACK_ALLOC</a> (<a class="code" href="verilog__bison_8c.html#a40beb355f2cf230a99e2e2bb54909a5a">YYSTACK_BYTES</a> (yystacksize));
<a name="l01746"></a>01746         <span class="keywordflow">if</span> (! yyptr)
<a name="l01747"></a>01747           <span class="keywordflow">goto</span> yyexhaustedlab;
<a name="l01748"></a>01748         <a class="code" href="verilog__bison_8c.html#ac70c64089ec70937293b65ddbd083412">YYSTACK_RELOCATE</a> (yyss);
<a name="l01749"></a>01749         <a class="code" href="verilog__bison_8c.html#ac70c64089ec70937293b65ddbd083412">YYSTACK_RELOCATE</a> (yyvs);
<a name="l01750"></a>01750 
<a name="l01751"></a>01751 <span class="preprocessor">#  undef YYSTACK_RELOCATE</span>
<a name="l01752"></a>01752 <span class="preprocessor"></span>        <span class="keywordflow">if</span> (yyss1 != yyssa)
<a name="l01753"></a>01753           <a class="code" href="verilog__bison_8c.html#a1a9dc526fd390d4808252bd631c4c2f7">YYSTACK_FREE</a> (yyss1);
<a name="l01754"></a>01754       }
<a name="l01755"></a>01755 <span class="preprocessor"># endif</span>
<a name="l01756"></a>01756 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* no yyoverflow */</span>
<a name="l01757"></a>01757 
<a name="l01758"></a>01758       yyssp = yyss + yysize - 1;
<a name="l01759"></a>01759       yyvsp = yyvs + yysize - 1;
<a name="l01760"></a>01760 
<a name="l01761"></a>01761 
<a name="l01762"></a>01762       <a class="code" href="verilog__bison_8c.html#af6d6ca80e87922f90264f1a4a802ea04">YYDPRINTF</a> ((stderr, <span class="stringliteral">&quot;Stack size increased to %lu\n&quot;</span>,
<a name="l01763"></a>01763                   (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">int</span>) yystacksize));
<a name="l01764"></a>01764 
<a name="l01765"></a>01765       <span class="keywordflow">if</span> (yyss + yystacksize - 1 &lt;= yyssp)
<a name="l01766"></a>01766         <a class="code" href="verilog__bison_8c.html#a3bcde0b05b9aa4ec5169092d9d211dbd">YYABORT</a>;
<a name="l01767"></a>01767     }
<a name="l01768"></a>01768 
<a name="l01769"></a>01769   <a class="code" href="verilog__bison_8c.html#af6d6ca80e87922f90264f1a4a802ea04">YYDPRINTF</a> ((stderr, <span class="stringliteral">&quot;Entering state %d\n&quot;</span>, yystate));
<a name="l01770"></a>01770 
<a name="l01771"></a>01771   <span class="keywordflow">goto</span> yybackup;
<a name="l01772"></a>01772 
<a name="l01773"></a>01773 <span class="comment">/*-----------.</span>
<a name="l01774"></a>01774 <span class="comment">| yybackup.  |</span>
<a name="l01775"></a>01775 <span class="comment">`-----------*/</span>
<a name="l01776"></a>01776 yybackup:
<a name="l01777"></a>01777 
<a name="l01778"></a>01778   <span class="comment">/* Do appropriate processing given the current state.  Read a</span>
<a name="l01779"></a>01779 <span class="comment">     look-ahead token if we need one and don&#39;t already have one.  */</span>
<a name="l01780"></a>01780 
<a name="l01781"></a>01781   <span class="comment">/* First try to decide what to do without reference to look-ahead token.  */</span>
<a name="l01782"></a>01782   yyn = yypact[yystate];
<a name="l01783"></a>01783   <span class="keywordflow">if</span> (yyn == <a class="code" href="verilog__bison_8c.html#a62bf0ed0c4360b077071b5cf3177823b">YYPACT_NINF</a>)
<a name="l01784"></a>01784     <span class="keywordflow">goto</span> yydefault;
<a name="l01785"></a>01785 
<a name="l01786"></a>01786   <span class="comment">/* Not known =&gt; get a look-ahead token if don&#39;t already have one.  */</span>
<a name="l01787"></a>01787 
<a name="l01788"></a>01788   <span class="comment">/* YYCHAR is either YYEMPTY or YYEOF or a valid look-ahead symbol.  */</span>
<a name="l01789"></a>01789   <span class="keywordflow">if</span> (yychar == <a class="code" href="verilog__bison_8c.html#ae59196b3765411a06cf234cf9bcae2e7">YYEMPTY</a>)
<a name="l01790"></a>01790     {
<a name="l01791"></a>01791       <a class="code" href="verilog__bison_8c.html#af6d6ca80e87922f90264f1a4a802ea04">YYDPRINTF</a> ((stderr, <span class="stringliteral">&quot;Reading a token: &quot;</span>));
<a name="l01792"></a>01792       yychar = <a class="code" href="verilog__bison_8c.html#a0ea34e09602d1ede033f16ba669ef24b">YYLEX</a>;
<a name="l01793"></a>01793     }
<a name="l01794"></a>01794 
<a name="l01795"></a>01795   <span class="keywordflow">if</span> (yychar &lt;= <a class="code" href="verilog__bison_8c.html#a3b1e3628411fabac03abe0a337322016">YYEOF</a>)
<a name="l01796"></a>01796     {
<a name="l01797"></a>01797       yychar = yytoken = <a class="code" href="verilog__bison_8c.html#a3b1e3628411fabac03abe0a337322016">YYEOF</a>;
<a name="l01798"></a>01798       <a class="code" href="verilog__bison_8c.html#af6d6ca80e87922f90264f1a4a802ea04">YYDPRINTF</a> ((stderr, <span class="stringliteral">&quot;Now at end of input.\n&quot;</span>));
<a name="l01799"></a>01799     }
<a name="l01800"></a>01800   <span class="keywordflow">else</span>
<a name="l01801"></a>01801     {
<a name="l01802"></a>01802       yytoken = <a class="code" href="verilog__bison_8c.html#aad19ee88e33c02c4e720b28f78249bd7">YYTRANSLATE</a> (yychar);
<a name="l01803"></a>01803       <a class="code" href="verilog__bison_8c.html#a1c510d33cb388afc9411141ba3076a36">YY_SYMBOL_PRINT</a> (<span class="stringliteral">&quot;Next token is&quot;</span>, yytoken, &amp;yylval, &amp;yylloc);
<a name="l01804"></a>01804     }
<a name="l01805"></a>01805 
<a name="l01806"></a>01806   <span class="comment">/* If the proper action on seeing token YYTOKEN is to reduce or to</span>
<a name="l01807"></a>01807 <span class="comment">     detect an error, take that action.  */</span>
<a name="l01808"></a>01808   yyn += yytoken;
<a name="l01809"></a>01809   <span class="keywordflow">if</span> (yyn &lt; 0 || <a class="code" href="verilog__bison_8c.html#ae67923760a28e3b7ed3aa2cfaef7f9a2">YYLAST</a> &lt; yyn || yycheck[yyn] != yytoken)
<a name="l01810"></a>01810     <span class="keywordflow">goto</span> yydefault;
<a name="l01811"></a>01811   yyn = yytable[yyn];
<a name="l01812"></a>01812   <span class="keywordflow">if</span> (yyn &lt;= 0)
<a name="l01813"></a>01813     {
<a name="l01814"></a>01814       <span class="keywordflow">if</span> (yyn == 0 || yyn == <a class="code" href="verilog__bison_8c.html#a504faa93b92f37fcc147f68e8d111a1d">YYTABLE_NINF</a>)
<a name="l01815"></a>01815         <span class="keywordflow">goto</span> yyerrlab;
<a name="l01816"></a>01816       yyn = -yyn;
<a name="l01817"></a>01817       <span class="keywordflow">goto</span> yyreduce;
<a name="l01818"></a>01818     }
<a name="l01819"></a>01819 
<a name="l01820"></a>01820   <span class="keywordflow">if</span> (yyn == <a class="code" href="verilog__bison_8c.html#a6419f3fd69ecb6b7e063410fd4e73b2f">YYFINAL</a>)
<a name="l01821"></a>01821     <a class="code" href="verilog__bison_8c.html#aa6c7a65b580c214b2ea832fd7bdd472e">YYACCEPT</a>;
<a name="l01822"></a>01822 
<a name="l01823"></a>01823   <span class="comment">/* Count tokens shifted since error; after three, turn off error</span>
<a name="l01824"></a>01824 <span class="comment">     status.  */</span>
<a name="l01825"></a>01825   <span class="keywordflow">if</span> (yyerrstatus)
<a name="l01826"></a>01826     yyerrstatus--;
<a name="l01827"></a>01827 
<a name="l01828"></a>01828   <span class="comment">/* Shift the look-ahead token.  */</span>
<a name="l01829"></a>01829   <a class="code" href="verilog__bison_8c.html#a1c510d33cb388afc9411141ba3076a36">YY_SYMBOL_PRINT</a> (<span class="stringliteral">&quot;Shifting&quot;</span>, yytoken, &amp;yylval, &amp;yylloc);
<a name="l01830"></a>01830 
<a name="l01831"></a>01831   <span class="comment">/* Discard the shifted token unless it is eof.  */</span>
<a name="l01832"></a>01832   <span class="keywordflow">if</span> (yychar != <a class="code" href="verilog__bison_8c.html#a3b1e3628411fabac03abe0a337322016">YYEOF</a>)
<a name="l01833"></a>01833     yychar = <a class="code" href="verilog__bison_8c.html#ae59196b3765411a06cf234cf9bcae2e7">YYEMPTY</a>;
<a name="l01834"></a>01834 
<a name="l01835"></a>01835   yystate = yyn;
<a name="l01836"></a>01836   *++yyvsp = yylval;
<a name="l01837"></a>01837 
<a name="l01838"></a>01838   <span class="keywordflow">goto</span> yynewstate;
<a name="l01839"></a>01839 
<a name="l01840"></a>01840 
<a name="l01841"></a>01841 <span class="comment">/*-----------------------------------------------------------.</span>
<a name="l01842"></a>01842 <span class="comment">| yydefault -- do the default action for the current state.  |</span>
<a name="l01843"></a>01843 <span class="comment">`-----------------------------------------------------------*/</span>
<a name="l01844"></a>01844 yydefault:
<a name="l01845"></a>01845   yyn = yydefact[yystate];
<a name="l01846"></a>01846   <span class="keywordflow">if</span> (yyn == 0)
<a name="l01847"></a>01847     <span class="keywordflow">goto</span> yyerrlab;
<a name="l01848"></a>01848   <span class="keywordflow">goto</span> yyreduce;
<a name="l01849"></a>01849 
<a name="l01850"></a>01850 
<a name="l01851"></a>01851 <span class="comment">/*-----------------------------.</span>
<a name="l01852"></a>01852 <span class="comment">| yyreduce -- Do a reduction.  |</span>
<a name="l01853"></a>01853 <span class="comment">`-----------------------------*/</span>
<a name="l01854"></a>01854 yyreduce:
<a name="l01855"></a>01855   <span class="comment">/* yyn is the number of a rule to reduce with.  */</span>
<a name="l01856"></a>01856   yylen = yyr2[yyn];
<a name="l01857"></a>01857 
<a name="l01858"></a>01858   <span class="comment">/* If YYLEN is nonzero, implement the default value of the action:</span>
<a name="l01859"></a>01859 <span class="comment">     `$$ = $1&#39;.</span>
<a name="l01860"></a>01860 <span class="comment"></span>
<a name="l01861"></a>01861 <span class="comment">     Otherwise, the following line sets YYVAL to garbage.</span>
<a name="l01862"></a>01862 <span class="comment">     This behavior is undocumented and Bison</span>
<a name="l01863"></a>01863 <span class="comment">     users should not rely upon it.  Assigning to YYVAL</span>
<a name="l01864"></a>01864 <span class="comment">     unconditionally makes the parser a bit smaller, and it avoids a</span>
<a name="l01865"></a>01865 <span class="comment">     GCC warning that YYVAL may be used uninitialized.  */</span>
<a name="l01866"></a>01866   yyval = yyvsp[1-yylen];
<a name="l01867"></a>01867 
<a name="l01868"></a>01868 
<a name="l01869"></a>01869   <a class="code" href="verilog__bison_8c.html#a49ad456240785266cadae498ddae9310">YY_REDUCE_PRINT</a> (yyn);
<a name="l01870"></a>01870   <span class="keywordflow">switch</span> (yyn)
<a name="l01871"></a>01871     {
<a name="l01872"></a>01872         <span class="keywordflow">case</span> 2:
<a name="l01873"></a>01873 <span class="preprocessor">#line 96 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01874"></a>01874 <span class="preprocessor"></span>    {<a class="code" href="parse__making__ast_8c.html#a61ac2ebf2a0c71f48e47a5c12bcea19c">next_parsed_verilog_file</a>((yyvsp[(1) - (1)].node));;}
<a name="l01875"></a>01875     <span class="keywordflow">break</span>;
<a name="l01876"></a>01876 
<a name="l01877"></a>01877   <span class="keywordflow">case</span> 3:
<a name="l01878"></a>01878 <span class="preprocessor">#line 99 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01879"></a>01879 <span class="preprocessor"></span>    {
<a name="l01880"></a>01880                                                                                         <span class="keywordflow">if</span> ((yyvsp[(1) - (2)].node) != NULL)
<a name="l01881"></a>01881                                                                                         {
<a name="l01882"></a>01882                                                                                                 (yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#af8865bea89822c09dad25995cbee2ac7">newList_entry</a>((yyvsp[(1) - (2)].node), (yyvsp[(2) - (2)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>));
<a name="l01883"></a>01883                                                                                         }
<a name="l01884"></a>01884                                                                                         <span class="keywordflow">else</span>
<a name="l01885"></a>01885                                                                                         {
<a name="l01886"></a>01886                                                                                                 (yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#ad50260ccb75706021aea1f920c48e61b">newList</a>(<a class="code" href="types_8h.html#a0a9b879f29cc1e1e03ffc7851f7c19b9a60f2cef3545623113344390d224c2de7">FILE_ITEMS</a>, (yyvsp[(2) - (2)].node));
<a name="l01887"></a>01887                                                                                         }
<a name="l01888"></a>01888                                                                                 ;}
<a name="l01889"></a>01889     <span class="keywordflow">break</span>;
<a name="l01890"></a>01890 
<a name="l01891"></a>01891   <span class="keywordflow">case</span> 4:
<a name="l01892"></a>01892 <span class="preprocessor">#line 109 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01893"></a>01893 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(1) - (2)].node);;}
<a name="l01894"></a>01894     <span class="keywordflow">break</span>;
<a name="l01895"></a>01895 
<a name="l01896"></a>01896   <span class="keywordflow">case</span> 5:
<a name="l01897"></a>01897 <span class="preprocessor">#line 110 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01898"></a>01898 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#ad50260ccb75706021aea1f920c48e61b">newList</a>(<a class="code" href="types_8h.html#a0a9b879f29cc1e1e03ffc7851f7c19b9a60f2cef3545623113344390d224c2de7">FILE_ITEMS</a>, (yyvsp[(1) - (1)].node));;}
<a name="l01899"></a>01899     <span class="keywordflow">break</span>;
<a name="l01900"></a>01900 
<a name="l01901"></a>01901   <span class="keywordflow">case</span> 6:
<a name="l01902"></a>01902 <span class="preprocessor">#line 111 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01903"></a>01903 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = NULL;;}
<a name="l01904"></a>01904     <span class="keywordflow">break</span>;
<a name="l01905"></a>01905 
<a name="l01906"></a>01906   <span class="keywordflow">case</span> 7:
<a name="l01907"></a>01907 <span class="preprocessor">#line 114 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01908"></a>01908 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = NULL; <a class="code" href="parse__making__ast_8c.html#a66c75870e77b8da413dd401b6223378a">newConstant</a>((yyvsp[(2) - (3)].id_name), (yyvsp[(3) - (3)].num_value), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l01909"></a>01909     <span class="keywordflow">break</span>;
<a name="l01910"></a>01910 
<a name="l01911"></a>01911   <span class="keywordflow">case</span> 8:
<a name="l01912"></a>01912 <span class="preprocessor">#line 117 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01913"></a>01913 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a565cc8ccae037f2f94faf274b899eb27">newModule</a>((yyvsp[(2) - (8)].id_name), (yyvsp[(4) - (8)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), (yyvsp[(7) - (8)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l01914"></a>01914     <span class="keywordflow">break</span>;
<a name="l01915"></a>01915 
<a name="l01916"></a>01916   <span class="keywordflow">case</span> 9:
<a name="l01917"></a>01917 <span class="preprocessor">#line 118 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01918"></a>01918 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a565cc8ccae037f2f94faf274b899eb27">newModule</a>((yyvsp[(2) - (9)].id_name), (yyvsp[(4) - (9)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), (yyvsp[(8) - (9)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l01919"></a>01919     <span class="keywordflow">break</span>;
<a name="l01920"></a>01920 
<a name="l01921"></a>01921   <span class="keywordflow">case</span> 10:
<a name="l01922"></a>01922 <span class="preprocessor">#line 119 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01923"></a>01923 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a565cc8ccae037f2f94faf274b899eb27">newModule</a>((yyvsp[(2) - (7)].id_name), NULL, (yyvsp[(6) - (7)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l01924"></a>01924     <span class="keywordflow">break</span>;
<a name="l01925"></a>01925 
<a name="l01926"></a>01926   <span class="keywordflow">case</span> 11:
<a name="l01927"></a>01927 <span class="preprocessor">#line 122 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01928"></a>01928 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#af8865bea89822c09dad25995cbee2ac7">newList_entry</a>((yyvsp[(1) - (2)].node), (yyvsp[(2) - (2)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>));;}
<a name="l01929"></a>01929     <span class="keywordflow">break</span>;
<a name="l01930"></a>01930 
<a name="l01931"></a>01931   <span class="keywordflow">case</span> 12:
<a name="l01932"></a>01932 <span class="preprocessor">#line 123 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01933"></a>01933 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#ad50260ccb75706021aea1f920c48e61b">newList</a>(<a class="code" href="types_8h.html#a0a9b879f29cc1e1e03ffc7851f7c19b9af290f4f92414377fd83c15a8ddf5e5d1">MODULE_ITEMS</a>, (yyvsp[(1) - (1)].node));;}
<a name="l01934"></a>01934     <span class="keywordflow">break</span>;
<a name="l01935"></a>01935 
<a name="l01936"></a>01936   <span class="keywordflow">case</span> 13:
<a name="l01937"></a>01937 <span class="preprocessor">#line 126 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01938"></a>01938 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(1) - (1)].node);;}
<a name="l01939"></a>01939     <span class="keywordflow">break</span>;
<a name="l01940"></a>01940 
<a name="l01941"></a>01941   <span class="keywordflow">case</span> 14:
<a name="l01942"></a>01942 <span class="preprocessor">#line 127 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01943"></a>01943 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(1) - (1)].node);;}
<a name="l01944"></a>01944     <span class="keywordflow">break</span>;
<a name="l01945"></a>01945 
<a name="l01946"></a>01946   <span class="keywordflow">case</span> 15:
<a name="l01947"></a>01947 <span class="preprocessor">#line 128 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01948"></a>01948 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(1) - (1)].node);;}
<a name="l01949"></a>01949     <span class="keywordflow">break</span>;
<a name="l01950"></a>01950 
<a name="l01951"></a>01951   <span class="keywordflow">case</span> 16:
<a name="l01952"></a>01952 <span class="preprocessor">#line 129 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01953"></a>01953 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(1) - (1)].node);;}
<a name="l01954"></a>01954     <span class="keywordflow">break</span>;
<a name="l01955"></a>01955 
<a name="l01956"></a>01956   <span class="keywordflow">case</span> 17:
<a name="l01957"></a>01957 <span class="preprocessor">#line 130 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01958"></a>01958 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(1) - (1)].node);;}
<a name="l01959"></a>01959     <span class="keywordflow">break</span>;
<a name="l01960"></a>01960 
<a name="l01961"></a>01961   <span class="keywordflow">case</span> 18:
<a name="l01962"></a>01962 <span class="preprocessor">#line 131 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01963"></a>01963 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(1) - (1)].node);;}
<a name="l01964"></a>01964     <span class="keywordflow">break</span>;
<a name="l01965"></a>01965 
<a name="l01966"></a>01966   <span class="keywordflow">case</span> 19:
<a name="l01967"></a>01967 <span class="preprocessor">#line 132 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01968"></a>01968 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(1) - (1)].node);;}
<a name="l01969"></a>01969     <span class="keywordflow">break</span>;
<a name="l01970"></a>01970 
<a name="l01971"></a>01971   <span class="keywordflow">case</span> 20:
<a name="l01972"></a>01972 <span class="preprocessor">#line 133 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01973"></a>01973 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(1) - (1)].node);;}
<a name="l01974"></a>01974     <span class="keywordflow">break</span>;
<a name="l01975"></a>01975 
<a name="l01976"></a>01976   <span class="keywordflow">case</span> 21:
<a name="l01977"></a>01977 <span class="preprocessor">#line 134 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01978"></a>01978 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(1) - (1)].node);;}
<a name="l01979"></a>01979     <span class="keywordflow">break</span>;
<a name="l01980"></a>01980 
<a name="l01981"></a>01981   <span class="keywordflow">case</span> 22:
<a name="l01982"></a>01982 <span class="preprocessor">#line 138 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01983"></a>01983 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a83f306fa517b4e607d6d56c13eca0580">markAndProcessSymbolListWith</a>(<a class="code" href="types_8h.html#a0a9b879f29cc1e1e03ffc7851f7c19b9a194cde856bd2d79eac8adb9741c55940">PARAMETER</a>, (yyvsp[(2) - (3)].node));;}
<a name="l01984"></a>01984     <span class="keywordflow">break</span>;
<a name="l01985"></a>01985 
<a name="l01986"></a>01986   <span class="keywordflow">case</span> 23:
<a name="l01987"></a>01987 <span class="preprocessor">#line 141 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01988"></a>01988 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a83f306fa517b4e607d6d56c13eca0580">markAndProcessSymbolListWith</a>(<a class="code" href="types_8h.html#a0a9b879f29cc1e1e03ffc7851f7c19b9ae310c909d76b003d016bef8bdf16936a">INPUT</a>, (yyvsp[(2) - (3)].node));;}
<a name="l01989"></a>01989     <span class="keywordflow">break</span>;
<a name="l01990"></a>01990 
<a name="l01991"></a>01991   <span class="keywordflow">case</span> 24:
<a name="l01992"></a>01992 <span class="preprocessor">#line 144 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01993"></a>01993 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a83f306fa517b4e607d6d56c13eca0580">markAndProcessSymbolListWith</a>(<a class="code" href="types_8h.html#a0a9b879f29cc1e1e03ffc7851f7c19b9a2ab08d3e103968f5f4f26b66a52e99d6">OUTPUT</a>, (yyvsp[(2) - (3)].node));;}
<a name="l01994"></a>01994     <span class="keywordflow">break</span>;
<a name="l01995"></a>01995 
<a name="l01996"></a>01996   <span class="keywordflow">case</span> 25:
<a name="l01997"></a>01997 <span class="preprocessor">#line 147 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l01998"></a>01998 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a83f306fa517b4e607d6d56c13eca0580">markAndProcessSymbolListWith</a>(<a class="code" href="types_8h.html#a0a9b879f29cc1e1e03ffc7851f7c19b9a4b15889598fbc5c902a3815e2e67eb78">INOUT</a>, (yyvsp[(2) - (3)].node));;}
<a name="l01999"></a>01999     <span class="keywordflow">break</span>;
<a name="l02000"></a>02000 
<a name="l02001"></a>02001   <span class="keywordflow">case</span> 26:
<a name="l02002"></a>02002 <span class="preprocessor">#line 150 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02003"></a>02003 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a83f306fa517b4e607d6d56c13eca0580">markAndProcessSymbolListWith</a>(<a class="code" href="types_8h.html#a0a9b879f29cc1e1e03ffc7851f7c19b9a1f1dd8e7a28788f8b1f2635baafe0d9b">WIRE</a>, (yyvsp[(2) - (3)].node));;}
<a name="l02004"></a>02004     <span class="keywordflow">break</span>;
<a name="l02005"></a>02005 
<a name="l02006"></a>02006   <span class="keywordflow">case</span> 27:
<a name="l02007"></a>02007 <span class="preprocessor">#line 151 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02008"></a>02008 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a83f306fa517b4e607d6d56c13eca0580">markAndProcessSymbolListWith</a>(<a class="code" href="types_8h.html#a0a9b879f29cc1e1e03ffc7851f7c19b9ab3c94666c9c848f5b5454fe0eff53503">REG</a>, (yyvsp[(2) - (3)].node));;}
<a name="l02009"></a>02009     <span class="keywordflow">break</span>;
<a name="l02010"></a>02010 
<a name="l02011"></a>02011   <span class="keywordflow">case</span> 28:
<a name="l02012"></a>02012 <span class="preprocessor">#line 154 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02013"></a>02013 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#af8865bea89822c09dad25995cbee2ac7">newList_entry</a>((yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>));;}
<a name="l02014"></a>02014     <span class="keywordflow">break</span>;
<a name="l02015"></a>02015 
<a name="l02016"></a>02016   <span class="keywordflow">case</span> 29:
<a name="l02017"></a>02017 <span class="preprocessor">#line 155 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02018"></a>02018 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#ad50260ccb75706021aea1f920c48e61b">newList</a>(<a class="code" href="types_8h.html#a0a9b879f29cc1e1e03ffc7851f7c19b9aec21f0859c48ef028e3926edb3a8e5e4">VAR_DECLARE_LIST</a>, (yyvsp[(1) - (1)].node));;}
<a name="l02019"></a>02019     <span class="keywordflow">break</span>;
<a name="l02020"></a>02020 
<a name="l02021"></a>02021   <span class="keywordflow">case</span> 30:
<a name="l02022"></a>02022 <span class="preprocessor">#line 158 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02023"></a>02023 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a33a1f03f0bae7a1f2f281c55356b22eb">newVarDeclare</a>((yyvsp[(1) - (1)].id_name), NULL, NULL, NULL, NULL, NULL, <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02024"></a>02024     <span class="keywordflow">break</span>;
<a name="l02025"></a>02025 
<a name="l02026"></a>02026   <span class="keywordflow">case</span> 31:
<a name="l02027"></a>02027 <span class="preprocessor">#line 159 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02028"></a>02028 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a33a1f03f0bae7a1f2f281c55356b22eb">newVarDeclare</a>((yyvsp[(6) - (6)].id_name), (yyvsp[(2) - (6)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), (yyvsp[(4) - (6)].node), NULL, NULL, NULL, <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02029"></a>02029     <span class="keywordflow">break</span>;
<a name="l02030"></a>02030 
<a name="l02031"></a>02031   <span class="keywordflow">case</span> 32:
<a name="l02032"></a>02032 <span class="preprocessor">#line 160 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02033"></a>02033 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a33a1f03f0bae7a1f2f281c55356b22eb">newVarDeclare</a>((yyvsp[(6) - (11)].id_name), (yyvsp[(2) - (11)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), (yyvsp[(4) - (11)].node), (yyvsp[(8) - (11)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), (yyvsp[(10) - (11)].node), NULL, <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02034"></a>02034     <span class="keywordflow">break</span>;
<a name="l02035"></a>02035 
<a name="l02036"></a>02036   <span class="keywordflow">case</span> 33:
<a name="l02037"></a>02037 <span class="preprocessor">#line 161 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02038"></a>02038 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a33a1f03f0bae7a1f2f281c55356b22eb">newVarDeclare</a>((yyvsp[(6) - (8)].id_name), (yyvsp[(2) - (8)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), (yyvsp[(4) - (8)].node), NULL, NULL, (yyvsp[(8) - (8)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02039"></a>02039     <span class="keywordflow">break</span>;
<a name="l02040"></a>02040 
<a name="l02041"></a>02041   <span class="keywordflow">case</span> 34:
<a name="l02042"></a>02042 <span class="preprocessor">#line 162 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02043"></a>02043 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a33a1f03f0bae7a1f2f281c55356b22eb">newVarDeclare</a>((yyvsp[(1) - (3)].id_name), NULL, NULL, NULL, NULL, (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02044"></a>02044     <span class="keywordflow">break</span>;
<a name="l02045"></a>02045 
<a name="l02046"></a>02046   <span class="keywordflow">case</span> 35:
<a name="l02047"></a>02047 <span class="preprocessor">#line 165 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02048"></a>02048 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a008dca3f4c98d11b1c828a13945b2856">newAssign</a>((yyvsp[(2) - (3)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02049"></a>02049     <span class="keywordflow">break</span>;
<a name="l02050"></a>02050 
<a name="l02051"></a>02051   <span class="keywordflow">case</span> 36:
<a name="l02052"></a>02052 <span class="preprocessor">#line 169 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02053"></a>02053 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#af0b838609136c8ef51e307b184f0d0b1">newGate</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42ad524559107671b8dcb8112f897e4114f">BITWISE_AND</a>, (yyvsp[(2) - (3)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02054"></a>02054     <span class="keywordflow">break</span>;
<a name="l02055"></a>02055 
<a name="l02056"></a>02056   <span class="keywordflow">case</span> 37:
<a name="l02057"></a>02057 <span class="preprocessor">#line 170 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02058"></a>02058 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#af0b838609136c8ef51e307b184f0d0b1">newGate</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42a5bd3f5ea1930ced4bdb122d99db7b44b">BITWISE_NAND</a>, (yyvsp[(2) - (3)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02059"></a>02059     <span class="keywordflow">break</span>;
<a name="l02060"></a>02060 
<a name="l02061"></a>02061   <span class="keywordflow">case</span> 38:
<a name="l02062"></a>02062 <span class="preprocessor">#line 171 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02063"></a>02063 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#af0b838609136c8ef51e307b184f0d0b1">newGate</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42adeebbd7d47e1c84c529a49b135836b58">BITWISE_NOR</a>, (yyvsp[(2) - (3)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02064"></a>02064     <span class="keywordflow">break</span>;
<a name="l02065"></a>02065 
<a name="l02066"></a>02066   <span class="keywordflow">case</span> 39:
<a name="l02067"></a>02067 <span class="preprocessor">#line 172 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02068"></a>02068 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#af0b838609136c8ef51e307b184f0d0b1">newGate</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42a6f44e733bf8da36252af57ca3575a49f">BITWISE_NOT</a>, (yyvsp[(2) - (3)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02069"></a>02069     <span class="keywordflow">break</span>;
<a name="l02070"></a>02070 
<a name="l02071"></a>02071   <span class="keywordflow">case</span> 40:
<a name="l02072"></a>02072 <span class="preprocessor">#line 173 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02073"></a>02073 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#af0b838609136c8ef51e307b184f0d0b1">newGate</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42afc037ceb203dc69f59cadad9909a3edc">BITWISE_XOR</a>, (yyvsp[(2) - (3)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02074"></a>02074     <span class="keywordflow">break</span>;
<a name="l02075"></a>02075 
<a name="l02076"></a>02076   <span class="keywordflow">case</span> 41:
<a name="l02077"></a>02077 <span class="preprocessor">#line 174 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02078"></a>02078 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#af0b838609136c8ef51e307b184f0d0b1">newGate</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42a79d959b549b810ae68ac18c90369c134">BITWISE_XNOR</a>, (yyvsp[(2) - (3)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02079"></a>02079     <span class="keywordflow">break</span>;
<a name="l02080"></a>02080 
<a name="l02081"></a>02081   <span class="keywordflow">case</span> 42:
<a name="l02082"></a>02082 <span class="preprocessor">#line 175 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02083"></a>02083 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#af0b838609136c8ef51e307b184f0d0b1">newGate</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42afc037ceb203dc69f59cadad9909a3edc">BITWISE_XOR</a>, (yyvsp[(2) - (3)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02084"></a>02084     <span class="keywordflow">break</span>;
<a name="l02085"></a>02085 
<a name="l02086"></a>02086   <span class="keywordflow">case</span> 43:
<a name="l02087"></a>02087 <span class="preprocessor">#line 178 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02088"></a>02088 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#ac2ef0c4fd784f169fca70f26fd3efe1d">newGateInstance</a>((yyvsp[(1) - (8)].id_name), (yyvsp[(3) - (8)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), (yyvsp[(5) - (8)].node), (yyvsp[(7) - (8)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02089"></a>02089     <span class="keywordflow">break</span>;
<a name="l02090"></a>02090 
<a name="l02091"></a>02091   <span class="keywordflow">case</span> 44:
<a name="l02092"></a>02092 <span class="preprocessor">#line 179 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02093"></a>02093 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#ac2ef0c4fd784f169fca70f26fd3efe1d">newGateInstance</a>(NULL, (yyvsp[(2) - (7)].node), (yyvsp[(4) - (7)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), (yyvsp[(6) - (7)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02094"></a>02094     <span class="keywordflow">break</span>;
<a name="l02095"></a>02095 
<a name="l02096"></a>02096   <span class="keywordflow">case</span> 45:
<a name="l02097"></a>02097 <span class="preprocessor">#line 180 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02098"></a>02098 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#ac2ef0c4fd784f169fca70f26fd3efe1d">newGateInstance</a>((yyvsp[(1) - (6)].id_name), (yyvsp[(3) - (6)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), (yyvsp[(5) - (6)].node), NULL, <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02099"></a>02099     <span class="keywordflow">break</span>;
<a name="l02100"></a>02100 
<a name="l02101"></a>02101   <span class="keywordflow">case</span> 46:
<a name="l02102"></a>02102 <span class="preprocessor">#line 181 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02103"></a>02103 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#ac2ef0c4fd784f169fca70f26fd3efe1d">newGateInstance</a>(NULL, (yyvsp[(2) - (5)].node), (yyvsp[(4) - (5)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), NULL, <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02104"></a>02104     <span class="keywordflow">break</span>;
<a name="l02105"></a>02105 
<a name="l02106"></a>02106   <span class="keywordflow">case</span> 47:
<a name="l02107"></a>02107 <span class="preprocessor">#line 185 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02108"></a>02108 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a2655ac19e3506ac81179dc9ed7fcda0b">newModuleInstance</a>((yyvsp[(1) - (2)].id_name), (yyvsp[(2) - (2)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02109"></a>02109     <span class="keywordflow">break</span>;
<a name="l02110"></a>02110 
<a name="l02111"></a>02111   <span class="keywordflow">case</span> 48:
<a name="l02112"></a>02112 <span class="preprocessor">#line 188 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02113"></a>02113 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a2a36b22437d859b877b3977b8930a131">newModuleNamedInstance</a>((yyvsp[(1) - (5)].id_name), (yyvsp[(3) - (5)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02114"></a>02114     <span class="keywordflow">break</span>;
<a name="l02115"></a>02115 
<a name="l02116"></a>02116   <span class="keywordflow">case</span> 49:
<a name="l02117"></a>02117 <span class="preprocessor">#line 189 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02118"></a>02118 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a2a36b22437d859b877b3977b8930a131">newModuleNamedInstance</a>((yyvsp[(1) - (4)].id_name), NULL, <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02119"></a>02119     <span class="keywordflow">break</span>;
<a name="l02120"></a>02120 
<a name="l02121"></a>02121   <span class="keywordflow">case</span> 50:
<a name="l02122"></a>02122 <span class="preprocessor">#line 192 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02123"></a>02123 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#af8865bea89822c09dad25995cbee2ac7">newList_entry</a>((yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>));;}
<a name="l02124"></a>02124     <span class="keywordflow">break</span>;
<a name="l02125"></a>02125 
<a name="l02126"></a>02126   <span class="keywordflow">case</span> 51:
<a name="l02127"></a>02127 <span class="preprocessor">#line 193 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02128"></a>02128 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#ad50260ccb75706021aea1f920c48e61b">newList</a>(<a class="code" href="types_8h.html#a0a9b879f29cc1e1e03ffc7851f7c19b9a0de7e52764d8c0c946b9dd0c2e3e7559">MODULE_CONNECT_LIST</a>, (yyvsp[(1) - (1)].node));;}
<a name="l02129"></a>02129     <span class="keywordflow">break</span>;
<a name="l02130"></a>02130 
<a name="l02131"></a>02131   <span class="keywordflow">case</span> 52:
<a name="l02132"></a>02132 <span class="preprocessor">#line 196 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02133"></a>02133 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a9ad4e9a9c286a0295117778d1ad7ed8d">newModuleConnection</a>((yyvsp[(2) - (5)].id_name), (yyvsp[(4) - (5)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02134"></a>02134     <span class="keywordflow">break</span>;
<a name="l02135"></a>02135 
<a name="l02136"></a>02136   <span class="keywordflow">case</span> 53:
<a name="l02137"></a>02137 <span class="preprocessor">#line 197 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02138"></a>02138 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a9ad4e9a9c286a0295117778d1ad7ed8d">newModuleConnection</a>(NULL, (yyvsp[(1) - (1)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02139"></a>02139     <span class="keywordflow">break</span>;
<a name="l02140"></a>02140 
<a name="l02141"></a>02141   <span class="keywordflow">case</span> 54:
<a name="l02142"></a>02142 <span class="preprocessor">#line 201 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02143"></a>02143 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a6b9a80d05f827fe4e165acd6deae6560">newAlways</a>((yyvsp[(2) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02144"></a>02144     <span class="keywordflow">break</span>;
<a name="l02145"></a>02145 
<a name="l02146"></a>02146   <span class="keywordflow">case</span> 55:
<a name="l02147"></a>02147 <span class="preprocessor">#line 204 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02148"></a>02148 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(1) - (1)].node);;}
<a name="l02149"></a>02149     <span class="keywordflow">break</span>;
<a name="l02150"></a>02150 
<a name="l02151"></a>02151   <span class="keywordflow">case</span> 56:
<a name="l02152"></a>02152 <span class="preprocessor">#line 205 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02153"></a>02153 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(1) - (2)].node);;}
<a name="l02154"></a>02154     <span class="keywordflow">break</span>;
<a name="l02155"></a>02155 
<a name="l02156"></a>02156   <span class="keywordflow">case</span> 57:
<a name="l02157"></a>02157 <span class="preprocessor">#line 206 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02158"></a>02158 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(1) - (2)].node);;}
<a name="l02159"></a>02159     <span class="keywordflow">break</span>;
<a name="l02160"></a>02160 
<a name="l02161"></a>02161   <span class="keywordflow">case</span> 58:
<a name="l02162"></a>02162 <span class="preprocessor">#line 207 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02163"></a>02163 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#ab1180b07826de97f4dd2e4c8ad5e2468">newIf</a>((yyvsp[(3) - (5)].node), (yyvsp[(5) - (5)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), NULL, <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02164"></a>02164     <span class="keywordflow">break</span>;
<a name="l02165"></a>02165 
<a name="l02166"></a>02166   <span class="keywordflow">case</span> 59:
<a name="l02167"></a>02167 <span class="preprocessor">#line 208 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02168"></a>02168 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#ab1180b07826de97f4dd2e4c8ad5e2468">newIf</a>((yyvsp[(3) - (7)].node), (yyvsp[(5) - (7)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), (yyvsp[(7) - (7)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02169"></a>02169     <span class="keywordflow">break</span>;
<a name="l02170"></a>02170 
<a name="l02171"></a>02171   <span class="keywordflow">case</span> 60:
<a name="l02172"></a>02172 <span class="preprocessor">#line 209 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02173"></a>02173 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#ab613bee5a1d5a19583838300dd55c703">newCase</a>((yyvsp[(3) - (6)].node), (yyvsp[(5) - (6)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02174"></a>02174     <span class="keywordflow">break</span>;
<a name="l02175"></a>02175 
<a name="l02176"></a>02176   <span class="keywordflow">case</span> 61:
<a name="l02177"></a>02177 <span class="preprocessor">#line 210 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02178"></a>02178 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = NULL;;}
<a name="l02179"></a>02179     <span class="keywordflow">break</span>;
<a name="l02180"></a>02180 
<a name="l02181"></a>02181   <span class="keywordflow">case</span> 62:
<a name="l02182"></a>02182 <span class="preprocessor">#line 213 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02183"></a>02183 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a0e01bb6ecdc2d5583e7a459fe3c06edb">newBlocking</a>((yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02184"></a>02184     <span class="keywordflow">break</span>;
<a name="l02185"></a>02185 
<a name="l02186"></a>02186   <span class="keywordflow">case</span> 63:
<a name="l02187"></a>02187 <span class="preprocessor">#line 216 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02188"></a>02188 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a1c9e14264508e3dd6018abe4d2969429">newNonBlocking</a>((yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02189"></a>02189     <span class="keywordflow">break</span>;
<a name="l02190"></a>02190 
<a name="l02191"></a>02191   <span class="keywordflow">case</span> 64:
<a name="l02192"></a>02192 <span class="preprocessor">#line 219 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02193"></a>02193 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#af8865bea89822c09dad25995cbee2ac7">newList_entry</a>((yyvsp[(1) - (2)].node), (yyvsp[(2) - (2)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>));;}
<a name="l02194"></a>02194     <span class="keywordflow">break</span>;
<a name="l02195"></a>02195 
<a name="l02196"></a>02196   <span class="keywordflow">case</span> 65:
<a name="l02197"></a>02197 <span class="preprocessor">#line 220 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02198"></a>02198 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#ad50260ccb75706021aea1f920c48e61b">newList</a>(<a class="code" href="types_8h.html#a0a9b879f29cc1e1e03ffc7851f7c19b9ac9b4f3146ea3ddd124ef20c5435da4e4">CASE_LIST</a>, (yyvsp[(1) - (1)].node));;}
<a name="l02199"></a>02199     <span class="keywordflow">break</span>;
<a name="l02200"></a>02200 
<a name="l02201"></a>02201   <span class="keywordflow">case</span> 66:
<a name="l02202"></a>02202 <span class="preprocessor">#line 223 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02203"></a>02203 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#afd5bd2e9184c672b69c1355ec8197abe">newCaseItem</a>((yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02204"></a>02204     <span class="keywordflow">break</span>;
<a name="l02205"></a>02205 
<a name="l02206"></a>02206   <span class="keywordflow">case</span> 67:
<a name="l02207"></a>02207 <span class="preprocessor">#line 224 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02208"></a>02208 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a1013f08f686ce228b3b2a19f40cf923d">newDefaultCase</a>((yyvsp[(3) - (3)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02209"></a>02209     <span class="keywordflow">break</span>;
<a name="l02210"></a>02210 
<a name="l02211"></a>02211   <span class="keywordflow">case</span> 68:
<a name="l02212"></a>02212 <span class="preprocessor">#line 227 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02213"></a>02213 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(2) - (3)].node);;}
<a name="l02214"></a>02214     <span class="keywordflow">break</span>;
<a name="l02215"></a>02215 
<a name="l02216"></a>02216   <span class="keywordflow">case</span> 69:
<a name="l02217"></a>02217 <span class="preprocessor">#line 230 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02218"></a>02218 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#af8865bea89822c09dad25995cbee2ac7">newList_entry</a>((yyvsp[(1) - (2)].node), (yyvsp[(2) - (2)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>));;}
<a name="l02219"></a>02219     <span class="keywordflow">break</span>;
<a name="l02220"></a>02220 
<a name="l02221"></a>02221   <span class="keywordflow">case</span> 70:
<a name="l02222"></a>02222 <span class="preprocessor">#line 231 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02223"></a>02223 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#ad50260ccb75706021aea1f920c48e61b">newList</a>(<a class="code" href="types_8h.html#a0a9b879f29cc1e1e03ffc7851f7c19b9a02fc27068fe9a3c151ffcc08ec5bb65d">BLOCK</a>, (yyvsp[(1) - (1)].node));;}
<a name="l02224"></a>02224     <span class="keywordflow">break</span>;
<a name="l02225"></a>02225 
<a name="l02226"></a>02226   <span class="keywordflow">case</span> 71:
<a name="l02227"></a>02227 <span class="preprocessor">#line 234 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02228"></a>02228 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(3) - (4)].node);;}
<a name="l02229"></a>02229     <span class="keywordflow">break</span>;
<a name="l02230"></a>02230 
<a name="l02231"></a>02231   <span class="keywordflow">case</span> 72:
<a name="l02232"></a>02232 <span class="preprocessor">#line 238 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02233"></a>02233 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#af8865bea89822c09dad25995cbee2ac7">newList_entry</a>((yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>));;}
<a name="l02234"></a>02234     <span class="keywordflow">break</span>;
<a name="l02235"></a>02235 
<a name="l02236"></a>02236   <span class="keywordflow">case</span> 73:
<a name="l02237"></a>02237 <span class="preprocessor">#line 239 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02238"></a>02238 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#ad50260ccb75706021aea1f920c48e61b">newList</a>(<a class="code" href="types_8h.html#a0a9b879f29cc1e1e03ffc7851f7c19b9a4740db87ea931068433cc96330209cfe">DELAY_CONTROL</a>, (yyvsp[(1) - (1)].node));;}
<a name="l02239"></a>02239     <span class="keywordflow">break</span>;
<a name="l02240"></a>02240 
<a name="l02241"></a>02241   <span class="keywordflow">case</span> 74:
<a name="l02242"></a>02242 <span class="preprocessor">#line 242 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02243"></a>02243 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(1) - (1)].node);;}
<a name="l02244"></a>02244     <span class="keywordflow">break</span>;
<a name="l02245"></a>02245 
<a name="l02246"></a>02246   <span class="keywordflow">case</span> 75:
<a name="l02247"></a>02247 <span class="preprocessor">#line 243 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02248"></a>02248 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a7d40c0b0629515e534e0a191b3cd0b0f">newPosedgeSymbol</a>((yyvsp[(2) - (2)].id_name), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02249"></a>02249     <span class="keywordflow">break</span>;
<a name="l02250"></a>02250 
<a name="l02251"></a>02251   <span class="keywordflow">case</span> 76:
<a name="l02252"></a>02252 <span class="preprocessor">#line 244 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02253"></a>02253 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a51442298bfdc96e9556f7d13fdcd8688">newNegedgeSymbol</a>((yyvsp[(2) - (2)].id_name), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02254"></a>02254     <span class="keywordflow">break</span>;
<a name="l02255"></a>02255 
<a name="l02256"></a>02256   <span class="keywordflow">case</span> 77:
<a name="l02257"></a>02257 <span class="preprocessor">#line 247 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02258"></a>02258 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(1) - (1)].node);;}
<a name="l02259"></a>02259     <span class="keywordflow">break</span>;
<a name="l02260"></a>02260 
<a name="l02261"></a>02261   <span class="keywordflow">case</span> 78:
<a name="l02262"></a>02262 <span class="preprocessor">#line 248 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02263"></a>02263 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#adc299660cb6d8ab02248d74ce67d2af0">newUnaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42acfcf145f2788bf340ff3f3098bc54909">ADD</a>, (yyvsp[(2) - (2)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02264"></a>02264     <span class="keywordflow">break</span>;
<a name="l02265"></a>02265 
<a name="l02266"></a>02266   <span class="keywordflow">case</span> 79:
<a name="l02267"></a>02267 <span class="preprocessor">#line 249 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02268"></a>02268 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#adc299660cb6d8ab02248d74ce67d2af0">newUnaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42af613d73b4e7b570ffd967df4a13c4225">MINUS</a>, (yyvsp[(2) - (2)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02269"></a>02269     <span class="keywordflow">break</span>;
<a name="l02270"></a>02270 
<a name="l02271"></a>02271   <span class="keywordflow">case</span> 80:
<a name="l02272"></a>02272 <span class="preprocessor">#line 250 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02273"></a>02273 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#adc299660cb6d8ab02248d74ce67d2af0">newUnaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42a6f44e733bf8da36252af57ca3575a49f">BITWISE_NOT</a>, (yyvsp[(2) - (2)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02274"></a>02274     <span class="keywordflow">break</span>;
<a name="l02275"></a>02275 
<a name="l02276"></a>02276   <span class="keywordflow">case</span> 81:
<a name="l02277"></a>02277 <span class="preprocessor">#line 251 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02278"></a>02278 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#adc299660cb6d8ab02248d74ce67d2af0">newUnaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42ad524559107671b8dcb8112f897e4114f">BITWISE_AND</a>, (yyvsp[(2) - (2)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02279"></a>02279     <span class="keywordflow">break</span>;
<a name="l02280"></a>02280 
<a name="l02281"></a>02281   <span class="keywordflow">case</span> 82:
<a name="l02282"></a>02282 <span class="preprocessor">#line 252 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02283"></a>02283 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#adc299660cb6d8ab02248d74ce67d2af0">newUnaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42a8f7dc39713464431bfc92198b732c639">BITWISE_OR</a>, (yyvsp[(2) - (2)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02284"></a>02284     <span class="keywordflow">break</span>;
<a name="l02285"></a>02285 
<a name="l02286"></a>02286   <span class="keywordflow">case</span> 83:
<a name="l02287"></a>02287 <span class="preprocessor">#line 253 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02288"></a>02288 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#adc299660cb6d8ab02248d74ce67d2af0">newUnaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42a5bd3f5ea1930ced4bdb122d99db7b44b">BITWISE_NAND</a>, (yyvsp[(2) - (2)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02289"></a>02289     <span class="keywordflow">break</span>;
<a name="l02290"></a>02290 
<a name="l02291"></a>02291   <span class="keywordflow">case</span> 84:
<a name="l02292"></a>02292 <span class="preprocessor">#line 254 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02293"></a>02293 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#adc299660cb6d8ab02248d74ce67d2af0">newUnaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42adeebbd7d47e1c84c529a49b135836b58">BITWISE_NOR</a>, (yyvsp[(2) - (2)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02294"></a>02294     <span class="keywordflow">break</span>;
<a name="l02295"></a>02295 
<a name="l02296"></a>02296   <span class="keywordflow">case</span> 85:
<a name="l02297"></a>02297 <span class="preprocessor">#line 255 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02298"></a>02298 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#adc299660cb6d8ab02248d74ce67d2af0">newUnaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42a79d959b549b810ae68ac18c90369c134">BITWISE_XNOR</a>, (yyvsp[(2) - (2)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02299"></a>02299     <span class="keywordflow">break</span>;
<a name="l02300"></a>02300 
<a name="l02301"></a>02301   <span class="keywordflow">case</span> 86:
<a name="l02302"></a>02302 <span class="preprocessor">#line 256 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02303"></a>02303 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#adc299660cb6d8ab02248d74ce67d2af0">newUnaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42a338770ae0137fdc621244e0e34b9002d">LOGICAL_NOT</a>, (yyvsp[(2) - (2)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02304"></a>02304     <span class="keywordflow">break</span>;
<a name="l02305"></a>02305 
<a name="l02306"></a>02306   <span class="keywordflow">case</span> 87:
<a name="l02307"></a>02307 <span class="preprocessor">#line 257 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02308"></a>02308 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#adc299660cb6d8ab02248d74ce67d2af0">newUnaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42afc037ceb203dc69f59cadad9909a3edc">BITWISE_XOR</a>, (yyvsp[(2) - (2)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02309"></a>02309     <span class="keywordflow">break</span>;
<a name="l02310"></a>02310 
<a name="l02311"></a>02311   <span class="keywordflow">case</span> 88:
<a name="l02312"></a>02312 <span class="preprocessor">#line 258 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02313"></a>02313 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42afc037ceb203dc69f59cadad9909a3edc">BITWISE_XOR</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02314"></a>02314     <span class="keywordflow">break</span>;
<a name="l02315"></a>02315 
<a name="l02316"></a>02316   <span class="keywordflow">case</span> 89:
<a name="l02317"></a>02317 <span class="preprocessor">#line 259 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02318"></a>02318 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42ae59a728a365f9d6b2643057973cdf4c3">MULTIPLY</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02319"></a>02319     <span class="keywordflow">break</span>;
<a name="l02320"></a>02320 
<a name="l02321"></a>02321   <span class="keywordflow">case</span> 90:
<a name="l02322"></a>02322 <span class="preprocessor">#line 260 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02323"></a>02323 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42a0cb86713ee09fe297dde9ab03d50d5da">DIVIDE</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02324"></a>02324     <span class="keywordflow">break</span>;
<a name="l02325"></a>02325 
<a name="l02326"></a>02326   <span class="keywordflow">case</span> 91:
<a name="l02327"></a>02327 <span class="preprocessor">#line 261 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02328"></a>02328 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42aa3e7f342d1ed096b43c7367237a6459e">MODULO</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02329"></a>02329     <span class="keywordflow">break</span>;
<a name="l02330"></a>02330 
<a name="l02331"></a>02331   <span class="keywordflow">case</span> 92:
<a name="l02332"></a>02332 <span class="preprocessor">#line 262 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02333"></a>02333 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42acfcf145f2788bf340ff3f3098bc54909">ADD</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02334"></a>02334     <span class="keywordflow">break</span>;
<a name="l02335"></a>02335 
<a name="l02336"></a>02336   <span class="keywordflow">case</span> 93:
<a name="l02337"></a>02337 <span class="preprocessor">#line 263 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02338"></a>02338 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42af613d73b4e7b570ffd967df4a13c4225">MINUS</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02339"></a>02339     <span class="keywordflow">break</span>;
<a name="l02340"></a>02340 
<a name="l02341"></a>02341   <span class="keywordflow">case</span> 94:
<a name="l02342"></a>02342 <span class="preprocessor">#line 264 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02343"></a>02343 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42ad524559107671b8dcb8112f897e4114f">BITWISE_AND</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02344"></a>02344     <span class="keywordflow">break</span>;
<a name="l02345"></a>02345 
<a name="l02346"></a>02346   <span class="keywordflow">case</span> 95:
<a name="l02347"></a>02347 <span class="preprocessor">#line 265 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02348"></a>02348 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42a8f7dc39713464431bfc92198b732c639">BITWISE_OR</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02349"></a>02349     <span class="keywordflow">break</span>;
<a name="l02350"></a>02350 
<a name="l02351"></a>02351   <span class="keywordflow">case</span> 96:
<a name="l02352"></a>02352 <span class="preprocessor">#line 266 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02353"></a>02353 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42a5bd3f5ea1930ced4bdb122d99db7b44b">BITWISE_NAND</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02354"></a>02354     <span class="keywordflow">break</span>;
<a name="l02355"></a>02355 
<a name="l02356"></a>02356   <span class="keywordflow">case</span> 97:
<a name="l02357"></a>02357 <span class="preprocessor">#line 267 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02358"></a>02358 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42adeebbd7d47e1c84c529a49b135836b58">BITWISE_NOR</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02359"></a>02359     <span class="keywordflow">break</span>;
<a name="l02360"></a>02360 
<a name="l02361"></a>02361   <span class="keywordflow">case</span> 98:
<a name="l02362"></a>02362 <span class="preprocessor">#line 268 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02363"></a>02363 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42a79d959b549b810ae68ac18c90369c134">BITWISE_XNOR</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02364"></a>02364     <span class="keywordflow">break</span>;
<a name="l02365"></a>02365 
<a name="l02366"></a>02366   <span class="keywordflow">case</span> 99:
<a name="l02367"></a>02367 <span class="preprocessor">#line 269 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02368"></a>02368 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42a486aa221ceeeac475326e85d3d37f571">LT</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02369"></a>02369     <span class="keywordflow">break</span>;
<a name="l02370"></a>02370 
<a name="l02371"></a>02371   <span class="keywordflow">case</span> 100:
<a name="l02372"></a>02372 <span class="preprocessor">#line 270 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02373"></a>02373 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42a12f5476fa04803e6cc72f2198730d892">GT</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02374"></a>02374     <span class="keywordflow">break</span>;
<a name="l02375"></a>02375 
<a name="l02376"></a>02376   <span class="keywordflow">case</span> 101:
<a name="l02377"></a>02377 <span class="preprocessor">#line 271 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02378"></a>02378 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42af55bee7a30a0b05bb46ebb54e680a144">SR</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02379"></a>02379     <span class="keywordflow">break</span>;
<a name="l02380"></a>02380 
<a name="l02381"></a>02381   <span class="keywordflow">case</span> 102:
<a name="l02382"></a>02382 <span class="preprocessor">#line 272 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02383"></a>02383 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42ac4c83bba97ff1d2e6eeed95b312e04a3">SL</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02384"></a>02384     <span class="keywordflow">break</span>;
<a name="l02385"></a>02385 
<a name="l02386"></a>02386   <span class="keywordflow">case</span> 103:
<a name="l02387"></a>02387 <span class="preprocessor">#line 273 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02388"></a>02388 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42abcec1f158bbc5af07e897785dcd8ce26">LOGICAL_EQUAL</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02389"></a>02389     <span class="keywordflow">break</span>;
<a name="l02390"></a>02390 
<a name="l02391"></a>02391   <span class="keywordflow">case</span> 104:
<a name="l02392"></a>02392 <span class="preprocessor">#line 274 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02393"></a>02393 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42aee522b0a37857a8fdd19f82ad1b9b1d6">NOT_EQUAL</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02394"></a>02394     <span class="keywordflow">break</span>;
<a name="l02395"></a>02395 
<a name="l02396"></a>02396   <span class="keywordflow">case</span> 105:
<a name="l02397"></a>02397 <span class="preprocessor">#line 275 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02398"></a>02398 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42add4edd9fb0d6fad316ff9db560c4096d">LTE</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02399"></a>02399     <span class="keywordflow">break</span>;
<a name="l02400"></a>02400 
<a name="l02401"></a>02401   <span class="keywordflow">case</span> 106:
<a name="l02402"></a>02402 <span class="preprocessor">#line 276 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02403"></a>02403 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42a7303510947cbe9a41f9fed933a881e3c">GTE</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02404"></a>02404     <span class="keywordflow">break</span>;
<a name="l02405"></a>02405 
<a name="l02406"></a>02406   <span class="keywordflow">case</span> 107:
<a name="l02407"></a>02407 <span class="preprocessor">#line 277 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02408"></a>02408 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42a8362c25030c5913ea9d5aaf05cc2ab23">CASE_EQUAL</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02409"></a>02409     <span class="keywordflow">break</span>;
<a name="l02410"></a>02410 
<a name="l02411"></a>02411   <span class="keywordflow">case</span> 108:
<a name="l02412"></a>02412 <span class="preprocessor">#line 278 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02413"></a>02413 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42ab0fc031c712ce7166b15930a8c899296">CASE_NOT_EQUAL</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02414"></a>02414     <span class="keywordflow">break</span>;
<a name="l02415"></a>02415 
<a name="l02416"></a>02416   <span class="keywordflow">case</span> 109:
<a name="l02417"></a>02417 <span class="preprocessor">#line 279 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02418"></a>02418 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42a1c0c9f14ba0a9a25e18da9675cb94059">LOGICAL_OR</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02419"></a>02419     <span class="keywordflow">break</span>;
<a name="l02420"></a>02420 
<a name="l02421"></a>02421   <span class="keywordflow">case</span> 110:
<a name="l02422"></a>02422 <span class="preprocessor">#line 280 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02423"></a>02423 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a8c5d9684a416ba1843b0d8c538db122d">newBinaryOperation</a>(<a class="code" href="types_8h.html#a500984a8540070ae8588aeb29ed9ce42a366842f5b5cbe0000d57b83f2764f30e">LOGICAL_AND</a>, (yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02424"></a>02424     <span class="keywordflow">break</span>;
<a name="l02425"></a>02425 
<a name="l02426"></a>02426   <span class="keywordflow">case</span> 111:
<a name="l02427"></a>02427 <span class="preprocessor">#line 281 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02428"></a>02428 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#ae4a2cdcd73833d29358d1ef9044126ea">newIfQuestion</a>((yyvsp[(1) - (5)].node), (yyvsp[(3) - (5)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), (yyvsp[(5) - (5)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02429"></a>02429     <span class="keywordflow">break</span>;
<a name="l02430"></a>02430 
<a name="l02431"></a>02431   <span class="keywordflow">case</span> 112:
<a name="l02432"></a>02432 <span class="preprocessor">#line 282 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02433"></a>02433 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(2) - (3)].node);;}
<a name="l02434"></a>02434     <span class="keywordflow">break</span>;
<a name="l02435"></a>02435 
<a name="l02436"></a>02436   <span class="keywordflow">case</span> 113:
<a name="l02437"></a>02437 <span class="preprocessor">#line 285 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02438"></a>02438 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a19bb5133297e675fd2934bca526f5dca">newNumberNode</a>((yyvsp[(1) - (1)].num_value), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02439"></a>02439     <span class="keywordflow">break</span>;
<a name="l02440"></a>02440 
<a name="l02441"></a>02441   <span class="keywordflow">case</span> 114:
<a name="l02442"></a>02442 <span class="preprocessor">#line 286 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02443"></a>02443 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a311d80e477047eed3a78b5fb4aabdc9f">newSymbolNode</a>((yyvsp[(1) - (1)].id_name), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02444"></a>02444     <span class="keywordflow">break</span>;
<a name="l02445"></a>02445 
<a name="l02446"></a>02446   <span class="keywordflow">case</span> 115:
<a name="l02447"></a>02447 <span class="preprocessor">#line 287 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02448"></a>02448 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a0999b073dfeca9659649878f4965250b">newArrayRef</a>((yyvsp[(1) - (4)].id_name), (yyvsp[(3) - (4)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02449"></a>02449     <span class="keywordflow">break</span>;
<a name="l02450"></a>02450 
<a name="l02451"></a>02451   <span class="keywordflow">case</span> 116:
<a name="l02452"></a>02452 <span class="preprocessor">#line 288 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02453"></a>02453 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#a3f4ba06273e34d4972d91d6bff58d9c3">newRangeRef</a>((yyvsp[(1) - (6)].id_name), (yyvsp[(3) - (6)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>), (yyvsp[(5) - (6)].node), <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>);;}
<a name="l02454"></a>02454     <span class="keywordflow">break</span>;
<a name="l02455"></a>02455 
<a name="l02456"></a>02456   <span class="keywordflow">case</span> 117:
<a name="l02457"></a>02457 <span class="preprocessor">#line 289 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02458"></a>02458 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = (yyvsp[(2) - (3)].node); ((yyvsp[(2) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>))-&gt;types.concat.num_bit_strings = -1;;}
<a name="l02459"></a>02459     <span class="keywordflow">break</span>;
<a name="l02460"></a>02460 
<a name="l02461"></a>02461   <span class="keywordflow">case</span> 118:
<a name="l02462"></a>02462 <span class="preprocessor">#line 292 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02463"></a>02463 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#af8865bea89822c09dad25995cbee2ac7">newList_entry</a>((yyvsp[(1) - (3)].node), (yyvsp[(3) - (3)].<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>)); <span class="comment">/* note this will be in order lsb = greatest to msb = 0 in the node child list */</span>;}
<a name="l02464"></a>02464     <span class="keywordflow">break</span>;
<a name="l02465"></a>02465 
<a name="l02466"></a>02466   <span class="keywordflow">case</span> 119:
<a name="l02467"></a>02467 <span class="preprocessor">#line 293 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02468"></a>02468 <span class="preprocessor"></span>    {(yyval.<a class="code" href="union_y_y_s_t_y_p_e.html#ad4e64bfc45383b0115b367f277e6a160">node</a>) = <a class="code" href="parse__making__ast_8c.html#ad50260ccb75706021aea1f920c48e61b">newList</a>(<a class="code" href="types_8h.html#a0a9b879f29cc1e1e03ffc7851f7c19b9a899f5dc4f6e0a542b92e8c9b11f57772">CONCATENATE</a>, (yyvsp[(1) - (1)].node));;}
<a name="l02469"></a>02469     <span class="keywordflow">break</span>;
<a name="l02470"></a>02470 
<a name="l02471"></a>02471 
<a name="l02472"></a>02472 <span class="comment">/* Line 1267 of yacc.c.  */</span>
<a name="l02473"></a>02473 <span class="preprocessor">#line 2474 &quot;SRC/verilog_bison.c&quot;</span>
<a name="l02474"></a>02474 <span class="preprocessor"></span>      <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;
<a name="l02475"></a>02475     }
<a name="l02476"></a>02476   <a class="code" href="verilog__bison_8c.html#a1c510d33cb388afc9411141ba3076a36">YY_SYMBOL_PRINT</a> (<span class="stringliteral">&quot;-&gt; $$ =&quot;</span>, yyr1[yyn], &amp;yyval, &amp;yyloc);
<a name="l02477"></a>02477 
<a name="l02478"></a>02478   <a class="code" href="verilog__bison_8c.html#ad2f9773cd9c031026b2ef4c1ee7be1be">YYPOPSTACK</a> (yylen);
<a name="l02479"></a>02479   yylen = 0;
<a name="l02480"></a>02480   <a class="code" href="verilog__bison_8c.html#a7a52157fbe194e3a347afc4ef750af77">YY_STACK_PRINT</a> (yyss, yyssp);
<a name="l02481"></a>02481 
<a name="l02482"></a>02482   *++yyvsp = yyval;
<a name="l02483"></a>02483 
<a name="l02484"></a>02484 
<a name="l02485"></a>02485   <span class="comment">/* Now `shift&#39; the result of the reduction.  Determine what state</span>
<a name="l02486"></a>02486 <span class="comment">     that goes to, based on the state we popped back to and the rule</span>
<a name="l02487"></a>02487 <span class="comment">     number reduced by.  */</span>
<a name="l02488"></a>02488 
<a name="l02489"></a>02489   yyn = yyr1[yyn];
<a name="l02490"></a>02490 
<a name="l02491"></a>02491   yystate = yypgoto[yyn - <a class="code" href="verilog__bison_8c.html#a75d260730a6c379a94ea28f63a7b9275">YYNTOKENS</a>] + *yyssp;
<a name="l02492"></a>02492   <span class="keywordflow">if</span> (0 &lt;= yystate &amp;&amp; yystate &lt;= <a class="code" href="verilog__bison_8c.html#ae67923760a28e3b7ed3aa2cfaef7f9a2">YYLAST</a> &amp;&amp; yycheck[yystate] == *yyssp)
<a name="l02493"></a>02493     yystate = yytable[yystate];
<a name="l02494"></a>02494   <span class="keywordflow">else</span>
<a name="l02495"></a>02495     yystate = yydefgoto[yyn - <a class="code" href="verilog__bison_8c.html#a75d260730a6c379a94ea28f63a7b9275">YYNTOKENS</a>];
<a name="l02496"></a>02496 
<a name="l02497"></a>02497   <span class="keywordflow">goto</span> yynewstate;
<a name="l02498"></a>02498 
<a name="l02499"></a>02499 
<a name="l02500"></a>02500 <span class="comment">/*------------------------------------.</span>
<a name="l02501"></a>02501 <span class="comment">| yyerrlab -- here on detecting error |</span>
<a name="l02502"></a>02502 <span class="comment">`------------------------------------*/</span>
<a name="l02503"></a>02503 yyerrlab:
<a name="l02504"></a>02504   <span class="comment">/* If not already recovering from an error, report this error.  */</span>
<a name="l02505"></a>02505   <span class="keywordflow">if</span> (!yyerrstatus)
<a name="l02506"></a>02506     {
<a name="l02507"></a>02507       ++yynerrs;
<a name="l02508"></a>02508 <span class="preprocessor">#if ! YYERROR_VERBOSE</span>
<a name="l02509"></a>02509 <span class="preprocessor"></span>      <a class="code" href="verilog__bison_8c.html#a8654cb2f5c8df0404859230815608bb3">yyerror</a> (<a class="code" href="verilog__bison_8c.html#a86f079016f11f0600f4259f3f03f8d43">YY_</a>(<span class="stringliteral">&quot;syntax error&quot;</span>));
<a name="l02510"></a>02510 <span class="preprocessor">#else</span>
<a name="l02511"></a>02511 <span class="preprocessor"></span>      {
<a name="l02512"></a>02512         <a class="code" href="verilog__bison_8c.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a> yysize = yysyntax_error (0, yystate, yychar);
<a name="l02513"></a>02513         <span class="keywordflow">if</span> (yymsg_alloc &lt; yysize &amp;&amp; yymsg_alloc &lt; <a class="code" href="verilog__bison_8c.html#a7e55d995c7458f2f4af94a426d0adde8">YYSTACK_ALLOC_MAXIMUM</a>)
<a name="l02514"></a>02514           {
<a name="l02515"></a>02515             <a class="code" href="verilog__bison_8c.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a> <a class="code" href="unionyyalloc.html">yyalloc</a> = 2 * yysize;
<a name="l02516"></a>02516             <span class="keywordflow">if</span> (! (yysize &lt;= yyalloc &amp;&amp; yyalloc &lt;= <a class="code" href="verilog__bison_8c.html#a7e55d995c7458f2f4af94a426d0adde8">YYSTACK_ALLOC_MAXIMUM</a>))
<a name="l02517"></a>02517               yyalloc = <a class="code" href="verilog__bison_8c.html#a7e55d995c7458f2f4af94a426d0adde8">YYSTACK_ALLOC_MAXIMUM</a>;
<a name="l02518"></a>02518             <span class="keywordflow">if</span> (yymsg != yymsgbuf)
<a name="l02519"></a>02519               <a class="code" href="verilog__bison_8c.html#a1a9dc526fd390d4808252bd631c4c2f7">YYSTACK_FREE</a> (yymsg);
<a name="l02520"></a>02520             yymsg = (<span class="keywordtype">char</span> *) <a class="code" href="verilog__bison_8c.html#af45042ce56e04d634420d76caeb2ee73">YYSTACK_ALLOC</a> (yyalloc);
<a name="l02521"></a>02521             <span class="keywordflow">if</span> (yymsg)
<a name="l02522"></a>02522               yymsg_alloc = yyalloc;
<a name="l02523"></a>02523             <span class="keywordflow">else</span>
<a name="l02524"></a>02524               {
<a name="l02525"></a>02525                 yymsg = yymsgbuf;
<a name="l02526"></a>02526                 yymsg_alloc = <span class="keyword">sizeof</span> yymsgbuf;
<a name="l02527"></a>02527               }
<a name="l02528"></a>02528           }
<a name="l02529"></a>02529 
<a name="l02530"></a>02530         <span class="keywordflow">if</span> (0 &lt; yysize &amp;&amp; yysize &lt;= yymsg_alloc)
<a name="l02531"></a>02531           {
<a name="l02532"></a>02532             (void) yysyntax_error (yymsg, yystate, yychar);
<a name="l02533"></a>02533             <a class="code" href="verilog__bison_8c.html#a8654cb2f5c8df0404859230815608bb3">yyerror</a> (yymsg);
<a name="l02534"></a>02534           }
<a name="l02535"></a>02535         <span class="keywordflow">else</span>
<a name="l02536"></a>02536           {
<a name="l02537"></a>02537             <a class="code" href="verilog__bison_8c.html#a8654cb2f5c8df0404859230815608bb3">yyerror</a> (<a class="code" href="verilog__bison_8c.html#a86f079016f11f0600f4259f3f03f8d43">YY_</a>(<span class="stringliteral">&quot;syntax error&quot;</span>));
<a name="l02538"></a>02538             <span class="keywordflow">if</span> (yysize != 0)
<a name="l02539"></a>02539               <span class="keywordflow">goto</span> yyexhaustedlab;
<a name="l02540"></a>02540           }
<a name="l02541"></a>02541       }
<a name="l02542"></a>02542 <span class="preprocessor">#endif</span>
<a name="l02543"></a>02543 <span class="preprocessor"></span>    }
<a name="l02544"></a>02544 
<a name="l02545"></a>02545 
<a name="l02546"></a>02546 
<a name="l02547"></a>02547   <span class="keywordflow">if</span> (yyerrstatus == 3)
<a name="l02548"></a>02548     {
<a name="l02549"></a>02549       <span class="comment">/* If just tried and failed to reuse look-ahead token after an</span>
<a name="l02550"></a>02550 <span class="comment">         error, discard it.  */</span>
<a name="l02551"></a>02551 
<a name="l02552"></a>02552       <span class="keywordflow">if</span> (yychar &lt;= <a class="code" href="verilog__bison_8c.html#a3b1e3628411fabac03abe0a337322016">YYEOF</a>)
<a name="l02553"></a>02553         {
<a name="l02554"></a>02554           <span class="comment">/* Return failure if at end of input.  */</span>
<a name="l02555"></a>02555           <span class="keywordflow">if</span> (yychar == <a class="code" href="verilog__bison_8c.html#a3b1e3628411fabac03abe0a337322016">YYEOF</a>)
<a name="l02556"></a>02556             <a class="code" href="verilog__bison_8c.html#a3bcde0b05b9aa4ec5169092d9d211dbd">YYABORT</a>;
<a name="l02557"></a>02557         }
<a name="l02558"></a>02558       <span class="keywordflow">else</span>
<a name="l02559"></a>02559         {
<a name="l02560"></a>02560           yydestruct (<span class="stringliteral">&quot;Error: discarding&quot;</span>,
<a name="l02561"></a>02561                       yytoken, &amp;yylval);
<a name="l02562"></a>02562           yychar = <a class="code" href="verilog__bison_8c.html#ae59196b3765411a06cf234cf9bcae2e7">YYEMPTY</a>;
<a name="l02563"></a>02563         }
<a name="l02564"></a>02564     }
<a name="l02565"></a>02565 
<a name="l02566"></a>02566   <span class="comment">/* Else will try to reuse look-ahead token after shifting the error</span>
<a name="l02567"></a>02567 <span class="comment">     token.  */</span>
<a name="l02568"></a>02568   <span class="keywordflow">goto</span> yyerrlab1;
<a name="l02569"></a>02569 
<a name="l02570"></a>02570 
<a name="l02571"></a>02571 <span class="comment">/*---------------------------------------------------.</span>
<a name="l02572"></a>02572 <span class="comment">| yyerrorlab -- error raised explicitly by YYERROR.  |</span>
<a name="l02573"></a>02573 <span class="comment">`---------------------------------------------------*/</span>
<a name="l02574"></a>02574 yyerrorlab:
<a name="l02575"></a>02575 
<a name="l02576"></a>02576   <span class="comment">/* Pacify compilers like GCC when the user code never invokes</span>
<a name="l02577"></a>02577 <span class="comment">     YYERROR and the label yyerrorlab therefore never appears in user</span>
<a name="l02578"></a>02578 <span class="comment">     code.  */</span>
<a name="l02579"></a>02579   <span class="keywordflow">if</span> (<span class="comment">/*CONSTCOND*/</span> 0)
<a name="l02580"></a>02580      <span class="keywordflow">goto</span> yyerrorlab;
<a name="l02581"></a>02581 
<a name="l02582"></a>02582   <span class="comment">/* Do not reclaim the symbols of the rule which action triggered</span>
<a name="l02583"></a>02583 <span class="comment">     this YYERROR.  */</span>
<a name="l02584"></a>02584   <a class="code" href="verilog__bison_8c.html#ad2f9773cd9c031026b2ef4c1ee7be1be">YYPOPSTACK</a> (yylen);
<a name="l02585"></a>02585   yylen = 0;
<a name="l02586"></a>02586   <a class="code" href="verilog__bison_8c.html#a7a52157fbe194e3a347afc4ef750af77">YY_STACK_PRINT</a> (yyss, yyssp);
<a name="l02587"></a>02587   yystate = *yyssp;
<a name="l02588"></a>02588   <span class="keywordflow">goto</span> yyerrlab1;
<a name="l02589"></a>02589 
<a name="l02590"></a>02590 
<a name="l02591"></a>02591 <span class="comment">/*-------------------------------------------------------------.</span>
<a name="l02592"></a>02592 <span class="comment">| yyerrlab1 -- common code for both syntax error and YYERROR.  |</span>
<a name="l02593"></a>02593 <span class="comment">`-------------------------------------------------------------*/</span>
<a name="l02594"></a>02594 yyerrlab1:
<a name="l02595"></a>02595   yyerrstatus = 3;      <span class="comment">/* Each real token shifted decrements this.  */</span>
<a name="l02596"></a>02596 
<a name="l02597"></a>02597   <span class="keywordflow">for</span> (;;)
<a name="l02598"></a>02598     {
<a name="l02599"></a>02599       yyn = yypact[yystate];
<a name="l02600"></a>02600       <span class="keywordflow">if</span> (yyn != <a class="code" href="verilog__bison_8c.html#a62bf0ed0c4360b077071b5cf3177823b">YYPACT_NINF</a>)
<a name="l02601"></a>02601         {
<a name="l02602"></a>02602           yyn += <a class="code" href="verilog__bison_8c.html#ad2b58b1851184ddb3b60fede50bc7946">YYTERROR</a>;
<a name="l02603"></a>02603           <span class="keywordflow">if</span> (0 &lt;= yyn &amp;&amp; yyn &lt;= <a class="code" href="verilog__bison_8c.html#ae67923760a28e3b7ed3aa2cfaef7f9a2">YYLAST</a> &amp;&amp; yycheck[yyn] == <a class="code" href="verilog__bison_8c.html#ad2b58b1851184ddb3b60fede50bc7946">YYTERROR</a>)
<a name="l02604"></a>02604             {
<a name="l02605"></a>02605               yyn = yytable[yyn];
<a name="l02606"></a>02606               <span class="keywordflow">if</span> (0 &lt; yyn)
<a name="l02607"></a>02607                 <span class="keywordflow">break</span>;
<a name="l02608"></a>02608             }
<a name="l02609"></a>02609         }
<a name="l02610"></a>02610 
<a name="l02611"></a>02611       <span class="comment">/* Pop the current state because it cannot handle the error token.  */</span>
<a name="l02612"></a>02612       <span class="keywordflow">if</span> (yyssp == yyss)
<a name="l02613"></a>02613         <a class="code" href="verilog__bison_8c.html#a3bcde0b05b9aa4ec5169092d9d211dbd">YYABORT</a>;
<a name="l02614"></a>02614 
<a name="l02615"></a>02615 
<a name="l02616"></a>02616       yydestruct (<span class="stringliteral">&quot;Error: popping&quot;</span>,
<a name="l02617"></a>02617                   yystos[yystate], yyvsp);
<a name="l02618"></a>02618       <a class="code" href="verilog__bison_8c.html#ad2f9773cd9c031026b2ef4c1ee7be1be">YYPOPSTACK</a> (1);
<a name="l02619"></a>02619       yystate = *yyssp;
<a name="l02620"></a>02620       <a class="code" href="verilog__bison_8c.html#a7a52157fbe194e3a347afc4ef750af77">YY_STACK_PRINT</a> (yyss, yyssp);
<a name="l02621"></a>02621     }
<a name="l02622"></a>02622 
<a name="l02623"></a>02623   <span class="keywordflow">if</span> (yyn == <a class="code" href="verilog__bison_8c.html#a6419f3fd69ecb6b7e063410fd4e73b2f">YYFINAL</a>)
<a name="l02624"></a>02624     <a class="code" href="verilog__bison_8c.html#aa6c7a65b580c214b2ea832fd7bdd472e">YYACCEPT</a>;
<a name="l02625"></a>02625 
<a name="l02626"></a>02626   *++yyvsp = yylval;
<a name="l02627"></a>02627 
<a name="l02628"></a>02628 
<a name="l02629"></a>02629   <span class="comment">/* Shift the error token.  */</span>
<a name="l02630"></a>02630   <a class="code" href="verilog__bison_8c.html#a1c510d33cb388afc9411141ba3076a36">YY_SYMBOL_PRINT</a> (<span class="stringliteral">&quot;Shifting&quot;</span>, yystos[yyn], yyvsp, yylsp);
<a name="l02631"></a>02631 
<a name="l02632"></a>02632   yystate = yyn;
<a name="l02633"></a>02633   <span class="keywordflow">goto</span> yynewstate;
<a name="l02634"></a>02634 
<a name="l02635"></a>02635 
<a name="l02636"></a>02636 <span class="comment">/*-------------------------------------.</span>
<a name="l02637"></a>02637 <span class="comment">| yyacceptlab -- YYACCEPT comes here.  |</span>
<a name="l02638"></a>02638 <span class="comment">`-------------------------------------*/</span>
<a name="l02639"></a>02639 yyacceptlab:
<a name="l02640"></a>02640   yyresult = 0;
<a name="l02641"></a>02641   <span class="keywordflow">goto</span> yyreturn;
<a name="l02642"></a>02642 
<a name="l02643"></a>02643 <span class="comment">/*-----------------------------------.</span>
<a name="l02644"></a>02644 <span class="comment">| yyabortlab -- YYABORT comes here.  |</span>
<a name="l02645"></a>02645 <span class="comment">`-----------------------------------*/</span>
<a name="l02646"></a>02646 yyabortlab:
<a name="l02647"></a>02647   yyresult = 1;
<a name="l02648"></a>02648   <span class="keywordflow">goto</span> yyreturn;
<a name="l02649"></a>02649 
<a name="l02650"></a>02650 <span class="preprocessor">#ifndef yyoverflow</span>
<a name="l02651"></a>02651 <span class="preprocessor"></span><span class="comment">/*-------------------------------------------------.</span>
<a name="l02652"></a>02652 <span class="comment">| yyexhaustedlab -- memory exhaustion comes here.  |</span>
<a name="l02653"></a>02653 <span class="comment">`-------------------------------------------------*/</span>
<a name="l02654"></a>02654 yyexhaustedlab:
<a name="l02655"></a>02655   <a class="code" href="verilog__bison_8c.html#a8654cb2f5c8df0404859230815608bb3">yyerror</a> (<a class="code" href="verilog__bison_8c.html#a86f079016f11f0600f4259f3f03f8d43">YY_</a>(<span class="stringliteral">&quot;memory exhausted&quot;</span>));
<a name="l02656"></a>02656   yyresult = 2;
<a name="l02657"></a>02657   <span class="comment">/* Fall through.  */</span>
<a name="l02658"></a>02658 <span class="preprocessor">#endif</span>
<a name="l02659"></a>02659 <span class="preprocessor"></span>
<a name="l02660"></a>02660 yyreturn:
<a name="l02661"></a>02661   <span class="keywordflow">if</span> (yychar != <a class="code" href="verilog__bison_8c.html#a3b1e3628411fabac03abe0a337322016">YYEOF</a> &amp;&amp; yychar != <a class="code" href="verilog__bison_8c.html#ae59196b3765411a06cf234cf9bcae2e7">YYEMPTY</a>)
<a name="l02662"></a>02662      yydestruct (<span class="stringliteral">&quot;Cleanup: discarding lookahead&quot;</span>,
<a name="l02663"></a>02663                  yytoken, &amp;yylval);
<a name="l02664"></a>02664   <span class="comment">/* Do not reclaim the symbols of the rule which action triggered</span>
<a name="l02665"></a>02665 <span class="comment">     this YYABORT or YYACCEPT.  */</span>
<a name="l02666"></a>02666   <a class="code" href="verilog__bison_8c.html#ad2f9773cd9c031026b2ef4c1ee7be1be">YYPOPSTACK</a> (yylen);
<a name="l02667"></a>02667   <a class="code" href="verilog__bison_8c.html#a7a52157fbe194e3a347afc4ef750af77">YY_STACK_PRINT</a> (yyss, yyssp);
<a name="l02668"></a>02668   <span class="keywordflow">while</span> (yyssp != yyss)
<a name="l02669"></a>02669     {
<a name="l02670"></a>02670       yydestruct (<span class="stringliteral">&quot;Cleanup: popping&quot;</span>,
<a name="l02671"></a>02671                   yystos[*yyssp], yyvsp);
<a name="l02672"></a>02672       <a class="code" href="verilog__bison_8c.html#ad2f9773cd9c031026b2ef4c1ee7be1be">YYPOPSTACK</a> (1);
<a name="l02673"></a>02673     }
<a name="l02674"></a>02674 <span class="preprocessor">#ifndef yyoverflow</span>
<a name="l02675"></a>02675 <span class="preprocessor"></span>  <span class="keywordflow">if</span> (yyss != yyssa)
<a name="l02676"></a>02676     <a class="code" href="verilog__bison_8c.html#a1a9dc526fd390d4808252bd631c4c2f7">YYSTACK_FREE</a> (yyss);
<a name="l02677"></a>02677 <span class="preprocessor">#endif</span>
<a name="l02678"></a>02678 <span class="preprocessor"></span><span class="preprocessor">#if YYERROR_VERBOSE</span>
<a name="l02679"></a>02679 <span class="preprocessor"></span>  <span class="keywordflow">if</span> (yymsg != yymsgbuf)
<a name="l02680"></a>02680     <a class="code" href="verilog__bison_8c.html#a1a9dc526fd390d4808252bd631c4c2f7">YYSTACK_FREE</a> (yymsg);
<a name="l02681"></a>02681 <span class="preprocessor">#endif</span>
<a name="l02682"></a>02682 <span class="preprocessor"></span>  <span class="comment">/* Make sure YYID is used.  */</span>
<a name="l02683"></a>02683   <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a0a6ff515042340dd341cf6ca8dd05f2d">YYID</a> (yyresult);
<a name="l02684"></a>02684 }
<a name="l02685"></a>02685 
<a name="l02686"></a>02686 
<a name="l02687"></a>02687 <span class="preprocessor">#line 296 &quot;SRC/verilog_bison.y&quot;</span>
<a name="l02688"></a>02688 <span class="preprocessor"></span>
<a name="l02689"></a>02689 
</pre></div></div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Wed Mar 3 15:37:02 2010 for ODIN_II by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
