Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Tue Dec 15 12:51:29 2020
| Host         : RaZeragon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (487)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (487)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: CNT_reg[15]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV1_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV1_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV1_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV1_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV2_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV2_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV2_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV2_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV3_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV3_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV3_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV3_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV4_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV4_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV4_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV4_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ttt_logic/END_STATE_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.717        0.000                      0                  256        0.254        0.000                      0                  256        3.000        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 7.717        0.000                      0                   16        0.254        0.000                      0                   16        3.000        0.000                       0                    18  
  clk_out1_clk_wiz_0       14.826        0.000                      0                  240        0.271        0.000                      0                  240       12.000        0.000                       0                   144  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 1.579ns (67.670%)  route 0.754ns (32.330%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.614     5.216    clk_in_IBUF_BUFG
    SLICE_X62Y140        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y140        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.489    CNT_reg_n_0_[2]
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.993 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    CNT_reg[0]_i_1_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.110 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    CNT_reg[4]_i_1_n_0
    SLICE_X62Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.227 r  CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    CNT_reg[8]_i_1_n_0
    SLICE_X62Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.550 r  CNT_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.550    CNT_reg[12]_i_1_n_6
    SLICE_X62Y143        FDRE                                         r  CNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.495    14.917    clk_in_IBUF_BUFG
    SLICE_X62Y143        FDRE                                         r  CNT_reg[13]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X62Y143        FDRE (Setup_fdre_C_D)        0.109    15.267    CNT_reg[13]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  7.717    

Slack (MET) :             7.725ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.571ns (67.559%)  route 0.754ns (32.441%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.614     5.216    clk_in_IBUF_BUFG
    SLICE_X62Y140        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y140        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.489    CNT_reg_n_0_[2]
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.993 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    CNT_reg[0]_i_1_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.110 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    CNT_reg[4]_i_1_n_0
    SLICE_X62Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.227 r  CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    CNT_reg[8]_i_1_n_0
    SLICE_X62Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.542 r  CNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.542    CNT_reg[12]_i_1_n_4
    SLICE_X62Y143        FDRE                                         r  CNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.495    14.917    clk_in_IBUF_BUFG
    SLICE_X62Y143        FDRE                                         r  CNT_reg[15]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X62Y143        FDRE (Setup_fdre_C_D)        0.109    15.267    CNT_reg[15]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  7.725    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 1.495ns (66.463%)  route 0.754ns (33.537%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.614     5.216    clk_in_IBUF_BUFG
    SLICE_X62Y140        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y140        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.489    CNT_reg_n_0_[2]
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.993 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    CNT_reg[0]_i_1_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.110 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    CNT_reg[4]_i_1_n_0
    SLICE_X62Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.227 r  CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    CNT_reg[8]_i_1_n_0
    SLICE_X62Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.466 r  CNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.466    CNT_reg[12]_i_1_n_5
    SLICE_X62Y143        FDRE                                         r  CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.495    14.917    clk_in_IBUF_BUFG
    SLICE_X62Y143        FDRE                                         r  CNT_reg[14]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X62Y143        FDRE (Setup_fdre_C_D)        0.109    15.267    CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  7.801    

Slack (MET) :             7.821ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.475ns (66.162%)  route 0.754ns (33.838%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.614     5.216    clk_in_IBUF_BUFG
    SLICE_X62Y140        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y140        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.489    CNT_reg_n_0_[2]
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.993 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    CNT_reg[0]_i_1_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.110 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    CNT_reg[4]_i_1_n_0
    SLICE_X62Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.227 r  CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    CNT_reg[8]_i_1_n_0
    SLICE_X62Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.446 r  CNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.446    CNT_reg[12]_i_1_n_7
    SLICE_X62Y143        FDRE                                         r  CNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.495    14.917    clk_in_IBUF_BUFG
    SLICE_X62Y143        FDRE                                         r  CNT_reg[12]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X62Y143        FDRE (Setup_fdre_C_D)        0.109    15.267    CNT_reg[12]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  7.821    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 1.462ns (65.964%)  route 0.754ns (34.036%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.614     5.216    clk_in_IBUF_BUFG
    SLICE_X62Y140        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y140        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.489    CNT_reg_n_0_[2]
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.993 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    CNT_reg[0]_i_1_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.110 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    CNT_reg[4]_i_1_n_0
    SLICE_X62Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.433 r  CNT_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.433    CNT_reg[8]_i_1_n_6
    SLICE_X62Y142        FDRE                                         r  CNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.494    14.916    clk_in_IBUF_BUFG
    SLICE_X62Y142        FDRE                                         r  CNT_reg[9]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X62Y142        FDRE (Setup_fdre_C_D)        0.109    15.266    CNT_reg[9]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.841ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 1.454ns (65.840%)  route 0.754ns (34.160%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.614     5.216    clk_in_IBUF_BUFG
    SLICE_X62Y140        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y140        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.489    CNT_reg_n_0_[2]
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.993 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    CNT_reg[0]_i_1_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.110 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    CNT_reg[4]_i_1_n_0
    SLICE_X62Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.425 r  CNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.425    CNT_reg[8]_i_1_n_4
    SLICE_X62Y142        FDRE                                         r  CNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.494    14.916    clk_in_IBUF_BUFG
    SLICE_X62Y142        FDRE                                         r  CNT_reg[11]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X62Y142        FDRE (Setup_fdre_C_D)        0.109    15.266    CNT_reg[11]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                  7.841    

Slack (MET) :             7.917ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 1.378ns (64.623%)  route 0.754ns (35.377%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.614     5.216    clk_in_IBUF_BUFG
    SLICE_X62Y140        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y140        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.489    CNT_reg_n_0_[2]
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.993 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    CNT_reg[0]_i_1_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.110 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    CNT_reg[4]_i_1_n_0
    SLICE_X62Y142        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.349 r  CNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.349    CNT_reg[8]_i_1_n_5
    SLICE_X62Y142        FDRE                                         r  CNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.494    14.916    clk_in_IBUF_BUFG
    SLICE_X62Y142        FDRE                                         r  CNT_reg[10]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X62Y142        FDRE (Setup_fdre_C_D)        0.109    15.266    CNT_reg[10]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  7.917    

Slack (MET) :             7.937ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 1.358ns (64.288%)  route 0.754ns (35.712%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.614     5.216    clk_in_IBUF_BUFG
    SLICE_X62Y140        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y140        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.489    CNT_reg_n_0_[2]
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.993 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    CNT_reg[0]_i_1_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.110 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    CNT_reg[4]_i_1_n_0
    SLICE_X62Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.329 r  CNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.329    CNT_reg[8]_i_1_n_7
    SLICE_X62Y142        FDRE                                         r  CNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.494    14.916    clk_in_IBUF_BUFG
    SLICE_X62Y142        FDRE                                         r  CNT_reg[8]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X62Y142        FDRE (Setup_fdre_C_D)        0.109    15.266    CNT_reg[8]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  7.937    

Slack (MET) :             7.950ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 1.345ns (64.067%)  route 0.754ns (35.933%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.614     5.216    clk_in_IBUF_BUFG
    SLICE_X62Y140        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y140        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.489    CNT_reg_n_0_[2]
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.993 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    CNT_reg[0]_i_1_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.316 r  CNT_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.316    CNT_reg[4]_i_1_n_6
    SLICE_X62Y141        FDRE                                         r  CNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.494    14.916    clk_in_IBUF_BUFG
    SLICE_X62Y141        FDRE                                         r  CNT_reg[5]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X62Y141        FDRE (Setup_fdre_C_D)        0.109    15.266    CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  7.950    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 1.337ns (63.929%)  route 0.754ns (36.071%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.614     5.216    clk_in_IBUF_BUFG
    SLICE_X62Y140        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y140        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.489    CNT_reg_n_0_[2]
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.993 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    CNT_reg[0]_i_1_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.308 r  CNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.308    CNT_reg[4]_i_1_n_4
    SLICE_X62Y141        FDRE                                         r  CNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.494    14.916    clk_in_IBUF_BUFG
    SLICE_X62Y141        FDRE                                         r  CNT_reg[7]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X62Y141        FDRE (Setup_fdre_C_D)        0.109    15.266    CNT_reg[7]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                  7.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X62Y143        FDRE                                         r  CNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y143        FDRE (Prop_fdre_C_Q)         0.164     1.645 r  CNT_reg[14]/Q
                         net (fo=1, routed)           0.114     1.760    CNT_reg_n_0_[14]
    SLICE_X62Y143        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  CNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    CNT_reg[12]_i_1_n_5
    SLICE_X62Y143        FDRE                                         r  CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.998    clk_in_IBUF_BUFG
    SLICE_X62Y143        FDRE                                         r  CNT_reg[14]/C
                         clock pessimism             -0.516     1.481    
    SLICE_X62Y143        FDRE (Hold_fdre_C_D)         0.134     1.615    CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.480    clk_in_IBUF_BUFG
    SLICE_X62Y142        FDRE                                         r  CNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y142        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  CNT_reg[10]/Q
                         net (fo=1, routed)           0.114     1.759    CNT_reg_n_0_[10]
    SLICE_X62Y142        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  CNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    CNT_reg[8]_i_1_n_5
    SLICE_X62Y142        FDRE                                         r  CNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.997    clk_in_IBUF_BUFG
    SLICE_X62Y142        FDRE                                         r  CNT_reg[10]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X62Y142        FDRE (Hold_fdre_C_D)         0.134     1.614    CNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.480    clk_in_IBUF_BUFG
    SLICE_X62Y141        FDRE                                         r  CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y141        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  CNT_reg[6]/Q
                         net (fo=1, routed)           0.114     1.759    CNT_reg_n_0_[6]
    SLICE_X62Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  CNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    CNT_reg[4]_i_1_n_5
    SLICE_X62Y141        FDRE                                         r  CNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.997    clk_in_IBUF_BUFG
    SLICE_X62Y141        FDRE                                         r  CNT_reg[6]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X62Y141        FDRE (Hold_fdre_C_D)         0.134     1.614    CNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X62Y143        FDRE                                         r  CNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y143        FDRE (Prop_fdre_C_Q)         0.164     1.645 r  CNT_reg[14]/Q
                         net (fo=1, routed)           0.114     1.760    CNT_reg_n_0_[14]
    SLICE_X62Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.906 r  CNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    CNT_reg[12]_i_1_n_4
    SLICE_X62Y143        FDRE                                         r  CNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.998    clk_in_IBUF_BUFG
    SLICE_X62Y143        FDRE                                         r  CNT_reg[15]/C
                         clock pessimism             -0.516     1.481    
    SLICE_X62Y143        FDRE (Hold_fdre_C_D)         0.134     1.615    CNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.480    clk_in_IBUF_BUFG
    SLICE_X62Y142        FDRE                                         r  CNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y142        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  CNT_reg[10]/Q
                         net (fo=1, routed)           0.114     1.759    CNT_reg_n_0_[10]
    SLICE_X62Y142        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.905 r  CNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    CNT_reg[8]_i_1_n_4
    SLICE_X62Y142        FDRE                                         r  CNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.997    clk_in_IBUF_BUFG
    SLICE_X62Y142        FDRE                                         r  CNT_reg[11]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X62Y142        FDRE (Hold_fdre_C_D)         0.134     1.614    CNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.480    clk_in_IBUF_BUFG
    SLICE_X62Y141        FDRE                                         r  CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y141        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  CNT_reg[6]/Q
                         net (fo=1, routed)           0.114     1.759    CNT_reg_n_0_[6]
    SLICE_X62Y141        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.905 r  CNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    CNT_reg[4]_i_1_n_4
    SLICE_X62Y141        FDRE                                         r  CNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.997    clk_in_IBUF_BUFG
    SLICE_X62Y141        FDRE                                         r  CNT_reg[7]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X62Y141        FDRE (Hold_fdre_C_D)         0.134     1.614    CNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.480    clk_in_IBUF_BUFG
    SLICE_X62Y140        FDRE                                         r  CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y140        FDRE (Prop_fdre_C_Q)         0.164     1.644 f  CNT_reg[0]/Q
                         net (fo=1, routed)           0.163     1.808    CNT_reg_n_0_[0]
    SLICE_X62Y140        LUT1 (Prop_lut1_I0_O)        0.045     1.853 r  CNT[0]_i_2/O
                         net (fo=1, routed)           0.000     1.853    CNT[0]_i_2_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.923 r  CNT_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    CNT_reg[0]_i_1_n_7
    SLICE_X62Y140        FDRE                                         r  CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.997    clk_in_IBUF_BUFG
    SLICE_X62Y140        FDRE                                         r  CNT_reg[0]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X62Y140        FDRE (Hold_fdre_C_D)         0.134     1.614    CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X62Y143        FDRE                                         r  CNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y143        FDRE (Prop_fdre_C_Q)         0.164     1.645 r  CNT_reg[12]/Q
                         net (fo=1, routed)           0.170     1.816    CNT_reg_n_0_[12]
    SLICE_X62Y143        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.931 r  CNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.931    CNT_reg[12]_i_1_n_7
    SLICE_X62Y143        FDRE                                         r  CNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.998    clk_in_IBUF_BUFG
    SLICE_X62Y143        FDRE                                         r  CNT_reg[12]/C
                         clock pessimism             -0.516     1.481    
    SLICE_X62Y143        FDRE (Hold_fdre_C_D)         0.134     1.615    CNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.480    clk_in_IBUF_BUFG
    SLICE_X62Y141        FDRE                                         r  CNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y141        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  CNT_reg[4]/Q
                         net (fo=1, routed)           0.170     1.815    CNT_reg_n_0_[4]
    SLICE_X62Y141        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.930 r  CNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.930    CNT_reg[4]_i_1_n_7
    SLICE_X62Y141        FDRE                                         r  CNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.997    clk_in_IBUF_BUFG
    SLICE_X62Y141        FDRE                                         r  CNT_reg[4]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X62Y141        FDRE (Hold_fdre_C_D)         0.134     1.614    CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 CNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X62Y143        FDRE                                         r  CNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y143        FDRE (Prop_fdre_C_Q)         0.164     1.645 r  CNT_reg[13]/Q
                         net (fo=1, routed)           0.175     1.820    CNT_reg_n_0_[13]
    SLICE_X62Y143        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.931 r  CNT_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.931    CNT_reg[12]_i_1_n_6
    SLICE_X62Y143        FDRE                                         r  CNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.998    clk_in_IBUF_BUFG
    SLICE_X62Y143        FDRE                                         r  CNT_reg[13]/C
                         clock pessimism             -0.516     1.481    
    SLICE_X62Y143        FDRE (Hold_fdre_C_D)         0.134     1.615    CNT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y140    CNT_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y142    CNT_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y142    CNT_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y143    CNT_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y143    CNT_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y143    CNT_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y143    CNT_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y140    CNT_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y143    CNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y143    CNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y143    CNT_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y143    CNT_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y140    CNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y142    CNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y142    CNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y143    CNT_reg[12]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y140    CNT_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y142    CNT_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y142    CNT_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y140    CNT_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y140    CNT_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y140    CNT_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y141    CNT_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y141    CNT_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.826ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/VSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.443ns  (logic 2.937ns (31.104%)  route 6.506ns (68.896%))
  Logic Levels:           10  (CARRY4=7 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 29.906 - 25.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.683     5.287    vga_driver/clk_out1
    SLICE_X72Y123        FDRE                                         r  vga_driver/HPOS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDRE (Prop_fdre_C_Q)         0.456     5.743 f  vga_driver/HPOS_reg[12]/Q
                         net (fo=2, routed)           1.376     7.119    vga_driver/HPOS_reg_n_0_[12]
    SLICE_X71Y125        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  vga_driver/HPOS1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.243    vga_driver/HPOS1_carry__0_i_4_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.775 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.775    vga_driver/HPOS1_carry__0_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.889    vga_driver/HPOS1_carry__1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.046 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         3.178    11.225    vga_driver/HPOS1_carry__2_n_2
    SLICE_X68Y118        LUT4 (Prop_lut4_I2_O)        0.357    11.582 r  vga_driver/VSYNC1_carry_i_2/O
                         net (fo=1, routed)           0.342    11.924    vga_driver/VSYNC1_carry_i_2_n_0
    SLICE_X66Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    12.646 r  vga_driver/VSYNC1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.646    vga_driver/VSYNC1_carry_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.763 r  vga_driver/VSYNC1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.763    vga_driver/VSYNC1_carry__0_n_0
    SLICE_X66Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.880 r  vga_driver/VSYNC1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.880    vga_driver/VSYNC1_carry__1_n_0
    SLICE_X66Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.997 r  vga_driver/VSYNC1_carry__2/CO[3]
                         net (fo=1, routed)           0.909    13.906    vga_driver/VSYNC1
    SLICE_X63Y121        LUT2 (Prop_lut2_I1_O)        0.124    14.030 r  vga_driver/VSYNC_i_1/O
                         net (fo=1, routed)           0.700    14.730    vga_driver/VSYNC0
    SLICE_X60Y123        FDRE                                         r  vga_driver/VSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.481    29.906    vga_driver/clk_out1
    SLICE_X60Y123        FDRE                                         r  vga_driver/VSYNC_reg/C
                         clock pessimism              0.257    30.163    
                         clock uncertainty           -0.084    30.079    
    SLICE_X60Y123        FDRE (Setup_fdre_C_R)       -0.524    29.555    vga_driver/VSYNC_reg
  -------------------------------------------------------------------
                         required time                         29.555    
                         arrival time                         -14.730    
  -------------------------------------------------------------------
                         slack                                 14.826    

Slack (MET) :             15.378ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.755ns  (logic 1.740ns (19.874%)  route 7.015ns (80.126%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 29.995 - 25.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.683     5.287    vga_driver/clk_out1
    SLICE_X72Y123        FDRE                                         r  vga_driver/HPOS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDRE (Prop_fdre_C_Q)         0.456     5.743 f  vga_driver/HPOS_reg[12]/Q
                         net (fo=2, routed)           1.376     7.119    vga_driver/HPOS_reg_n_0_[12]
    SLICE_X71Y125        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  vga_driver/HPOS1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.243    vga_driver/HPOS1_carry__0_i_4_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.775 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.775    vga_driver/HPOS1_carry__0_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.889    vga_driver/HPOS1_carry__1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.046 f  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         3.177    11.224    vga_driver/HPOS1_carry__2_n_2
    SLICE_X66Y117        LUT1 (Prop_lut1_I0_O)        0.357    11.581 r  vga_driver/HPOS[31]_i_1/O
                         net (fo=66, routed)          2.462    14.042    vga_driver/HPOS[31]_i_1_n_0
    SLICE_X74Y122        FDRE                                         r  vga_driver/HPOS_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.570    29.995    vga_driver/clk_out1
    SLICE_X74Y122        FDRE                                         r  vga_driver/HPOS_reg[0]/C
                         clock pessimism              0.257    30.252    
                         clock uncertainty           -0.084    30.168    
    SLICE_X74Y122        FDRE (Setup_fdre_C_R)       -0.748    29.420    vga_driver/HPOS_reg[0]
  -------------------------------------------------------------------
                         required time                         29.420    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                 15.378    

Slack (MET) :             15.378ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/X_POS_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.755ns  (logic 1.740ns (19.874%)  route 7.015ns (80.126%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 29.995 - 25.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.683     5.287    vga_driver/clk_out1
    SLICE_X72Y123        FDRE                                         r  vga_driver/HPOS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDRE (Prop_fdre_C_Q)         0.456     5.743 f  vga_driver/HPOS_reg[12]/Q
                         net (fo=2, routed)           1.376     7.119    vga_driver/HPOS_reg_n_0_[12]
    SLICE_X71Y125        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  vga_driver/HPOS1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.243    vga_driver/HPOS1_carry__0_i_4_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.775 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.775    vga_driver/HPOS1_carry__0_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.889    vga_driver/HPOS1_carry__1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.046 f  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         3.177    11.224    vga_driver/HPOS1_carry__2_n_2
    SLICE_X66Y117        LUT1 (Prop_lut1_I0_O)        0.357    11.581 r  vga_driver/HPOS[31]_i_1/O
                         net (fo=66, routed)          2.462    14.042    vga_driver/HPOS[31]_i_1_n_0
    SLICE_X74Y122        FDRE                                         r  vga_driver/X_POS_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.570    29.995    vga_driver/clk_out1
    SLICE_X74Y122        FDRE                                         r  vga_driver/X_POS_reg[0]/C
                         clock pessimism              0.257    30.252    
                         clock uncertainty           -0.084    30.168    
    SLICE_X74Y122        FDRE (Setup_fdre_C_R)       -0.748    29.420    vga_driver/X_POS_reg[0]
  -------------------------------------------------------------------
                         required time                         29.420    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                 15.378    

Slack (MET) :             15.509ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/X_POS_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 1.740ns (20.183%)  route 6.881ns (79.817%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 29.992 - 25.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.683     5.287    vga_driver/clk_out1
    SLICE_X72Y123        FDRE                                         r  vga_driver/HPOS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDRE (Prop_fdre_C_Q)         0.456     5.743 f  vga_driver/HPOS_reg[12]/Q
                         net (fo=2, routed)           1.376     7.119    vga_driver/HPOS_reg_n_0_[12]
    SLICE_X71Y125        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  vga_driver/HPOS1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.243    vga_driver/HPOS1_carry__0_i_4_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.775 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.775    vga_driver/HPOS1_carry__0_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.889    vga_driver/HPOS1_carry__1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.046 f  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         3.177    11.224    vga_driver/HPOS1_carry__2_n_2
    SLICE_X66Y117        LUT1 (Prop_lut1_I0_O)        0.357    11.581 r  vga_driver/HPOS[31]_i_1/O
                         net (fo=66, routed)          2.328    13.909    vga_driver/HPOS[31]_i_1_n_0
    SLICE_X74Y125        FDRE                                         r  vga_driver/X_POS_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.567    29.992    vga_driver/clk_out1
    SLICE_X74Y125        FDRE                                         r  vga_driver/X_POS_reg[1]/C
                         clock pessimism              0.257    30.249    
                         clock uncertainty           -0.084    30.165    
    SLICE_X74Y125        FDRE (Setup_fdre_C_R)       -0.748    29.417    vga_driver/X_POS_reg[1]
  -------------------------------------------------------------------
                         required time                         29.417    
                         arrival time                         -13.909    
  -------------------------------------------------------------------
                         slack                                 15.509    

Slack (MET) :             15.512ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 1.740ns (19.964%)  route 6.976ns (80.036%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 29.995 - 25.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.683     5.287    vga_driver/clk_out1
    SLICE_X72Y123        FDRE                                         r  vga_driver/HPOS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDRE (Prop_fdre_C_Q)         0.456     5.743 f  vga_driver/HPOS_reg[12]/Q
                         net (fo=2, routed)           1.376     7.119    vga_driver/HPOS_reg_n_0_[12]
    SLICE_X71Y125        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  vga_driver/HPOS1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.243    vga_driver/HPOS1_carry__0_i_4_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.775 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.775    vga_driver/HPOS1_carry__0_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.889    vga_driver/HPOS1_carry__1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.046 f  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         3.177    11.224    vga_driver/HPOS1_carry__2_n_2
    SLICE_X66Y117        LUT1 (Prop_lut1_I0_O)        0.357    11.581 r  vga_driver/HPOS[31]_i_1/O
                         net (fo=66, routed)          2.422    14.003    vga_driver/HPOS[31]_i_1_n_0
    SLICE_X72Y128        FDRE                                         r  vga_driver/HPOS_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.570    29.995    vga_driver/clk_out1
    SLICE_X72Y128        FDRE                                         r  vga_driver/HPOS_reg[29]/C
                         clock pessimism              0.257    30.252    
                         clock uncertainty           -0.084    30.168    
    SLICE_X72Y128        FDRE (Setup_fdre_C_R)       -0.653    29.515    vga_driver/HPOS_reg[29]
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -14.003    
  -------------------------------------------------------------------
                         slack                                 15.512    

Slack (MET) :             15.512ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 1.740ns (19.964%)  route 6.976ns (80.036%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 29.995 - 25.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.683     5.287    vga_driver/clk_out1
    SLICE_X72Y123        FDRE                                         r  vga_driver/HPOS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDRE (Prop_fdre_C_Q)         0.456     5.743 f  vga_driver/HPOS_reg[12]/Q
                         net (fo=2, routed)           1.376     7.119    vga_driver/HPOS_reg_n_0_[12]
    SLICE_X71Y125        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  vga_driver/HPOS1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.243    vga_driver/HPOS1_carry__0_i_4_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.775 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.775    vga_driver/HPOS1_carry__0_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.889    vga_driver/HPOS1_carry__1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.046 f  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         3.177    11.224    vga_driver/HPOS1_carry__2_n_2
    SLICE_X66Y117        LUT1 (Prop_lut1_I0_O)        0.357    11.581 r  vga_driver/HPOS[31]_i_1/O
                         net (fo=66, routed)          2.422    14.003    vga_driver/HPOS[31]_i_1_n_0
    SLICE_X72Y128        FDRE                                         r  vga_driver/HPOS_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.570    29.995    vga_driver/clk_out1
    SLICE_X72Y128        FDRE                                         r  vga_driver/HPOS_reg[30]/C
                         clock pessimism              0.257    30.252    
                         clock uncertainty           -0.084    30.168    
    SLICE_X72Y128        FDRE (Setup_fdre_C_R)       -0.653    29.515    vga_driver/HPOS_reg[30]
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -14.003    
  -------------------------------------------------------------------
                         slack                                 15.512    

Slack (MET) :             15.512ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 1.740ns (19.964%)  route 6.976ns (80.036%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 29.995 - 25.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.683     5.287    vga_driver/clk_out1
    SLICE_X72Y123        FDRE                                         r  vga_driver/HPOS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDRE (Prop_fdre_C_Q)         0.456     5.743 f  vga_driver/HPOS_reg[12]/Q
                         net (fo=2, routed)           1.376     7.119    vga_driver/HPOS_reg_n_0_[12]
    SLICE_X71Y125        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  vga_driver/HPOS1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.243    vga_driver/HPOS1_carry__0_i_4_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.775 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.775    vga_driver/HPOS1_carry__0_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.889    vga_driver/HPOS1_carry__1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.046 f  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         3.177    11.224    vga_driver/HPOS1_carry__2_n_2
    SLICE_X66Y117        LUT1 (Prop_lut1_I0_O)        0.357    11.581 r  vga_driver/HPOS[31]_i_1/O
                         net (fo=66, routed)          2.422    14.003    vga_driver/HPOS[31]_i_1_n_0
    SLICE_X72Y128        FDRE                                         r  vga_driver/HPOS_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.570    29.995    vga_driver/clk_out1
    SLICE_X72Y128        FDRE                                         r  vga_driver/HPOS_reg[31]/C
                         clock pessimism              0.257    30.252    
                         clock uncertainty           -0.084    30.168    
    SLICE_X72Y128        FDRE (Setup_fdre_C_R)       -0.653    29.515    vga_driver/HPOS_reg[31]
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -14.003    
  -------------------------------------------------------------------
                         slack                                 15.512    

Slack (MET) :             15.649ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.577ns  (logic 1.740ns (20.286%)  route 6.837ns (79.714%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 29.993 - 25.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.683     5.287    vga_driver/clk_out1
    SLICE_X72Y123        FDRE                                         r  vga_driver/HPOS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDRE (Prop_fdre_C_Q)         0.456     5.743 f  vga_driver/HPOS_reg[12]/Q
                         net (fo=2, routed)           1.376     7.119    vga_driver/HPOS_reg_n_0_[12]
    SLICE_X71Y125        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  vga_driver/HPOS1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.243    vga_driver/HPOS1_carry__0_i_4_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.775 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.775    vga_driver/HPOS1_carry__0_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.889    vga_driver/HPOS1_carry__1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.046 f  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         3.177    11.224    vga_driver/HPOS1_carry__2_n_2
    SLICE_X66Y117        LUT1 (Prop_lut1_I0_O)        0.357    11.581 r  vga_driver/HPOS[31]_i_1/O
                         net (fo=66, routed)          2.284    13.865    vga_driver/HPOS[31]_i_1_n_0
    SLICE_X72Y127        FDRE                                         r  vga_driver/HPOS_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.568    29.993    vga_driver/clk_out1
    SLICE_X72Y127        FDRE                                         r  vga_driver/HPOS_reg[25]/C
                         clock pessimism              0.257    30.250    
                         clock uncertainty           -0.084    30.166    
    SLICE_X72Y127        FDRE (Setup_fdre_C_R)       -0.653    29.513    vga_driver/HPOS_reg[25]
  -------------------------------------------------------------------
                         required time                         29.513    
                         arrival time                         -13.865    
  -------------------------------------------------------------------
                         slack                                 15.649    

Slack (MET) :             15.649ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.577ns  (logic 1.740ns (20.286%)  route 6.837ns (79.714%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 29.993 - 25.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.683     5.287    vga_driver/clk_out1
    SLICE_X72Y123        FDRE                                         r  vga_driver/HPOS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDRE (Prop_fdre_C_Q)         0.456     5.743 f  vga_driver/HPOS_reg[12]/Q
                         net (fo=2, routed)           1.376     7.119    vga_driver/HPOS_reg_n_0_[12]
    SLICE_X71Y125        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  vga_driver/HPOS1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.243    vga_driver/HPOS1_carry__0_i_4_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.775 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.775    vga_driver/HPOS1_carry__0_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.889    vga_driver/HPOS1_carry__1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.046 f  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         3.177    11.224    vga_driver/HPOS1_carry__2_n_2
    SLICE_X66Y117        LUT1 (Prop_lut1_I0_O)        0.357    11.581 r  vga_driver/HPOS[31]_i_1/O
                         net (fo=66, routed)          2.284    13.865    vga_driver/HPOS[31]_i_1_n_0
    SLICE_X72Y127        FDRE                                         r  vga_driver/HPOS_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.568    29.993    vga_driver/clk_out1
    SLICE_X72Y127        FDRE                                         r  vga_driver/HPOS_reg[26]/C
                         clock pessimism              0.257    30.250    
                         clock uncertainty           -0.084    30.166    
    SLICE_X72Y127        FDRE (Setup_fdre_C_R)       -0.653    29.513    vga_driver/HPOS_reg[26]
  -------------------------------------------------------------------
                         required time                         29.513    
                         arrival time                         -13.865    
  -------------------------------------------------------------------
                         slack                                 15.649    

Slack (MET) :             15.649ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.577ns  (logic 1.740ns (20.286%)  route 6.837ns (79.714%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 29.993 - 25.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.683     5.287    vga_driver/clk_out1
    SLICE_X72Y123        FDRE                                         r  vga_driver/HPOS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDRE (Prop_fdre_C_Q)         0.456     5.743 f  vga_driver/HPOS_reg[12]/Q
                         net (fo=2, routed)           1.376     7.119    vga_driver/HPOS_reg_n_0_[12]
    SLICE_X71Y125        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  vga_driver/HPOS1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.243    vga_driver/HPOS1_carry__0_i_4_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.775 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.775    vga_driver/HPOS1_carry__0_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.889    vga_driver/HPOS1_carry__1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.046 f  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         3.177    11.224    vga_driver/HPOS1_carry__2_n_2
    SLICE_X66Y117        LUT1 (Prop_lut1_I0_O)        0.357    11.581 r  vga_driver/HPOS[31]_i_1/O
                         net (fo=66, routed)          2.284    13.865    vga_driver/HPOS[31]_i_1_n_0
    SLICE_X72Y127        FDRE                                         r  vga_driver/HPOS_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.568    29.993    vga_driver/clk_out1
    SLICE_X72Y127        FDRE                                         r  vga_driver/HPOS_reg[27]/C
                         clock pessimism              0.257    30.250    
                         clock uncertainty           -0.084    30.166    
    SLICE_X72Y127        FDRE (Setup_fdre_C_R)       -0.653    29.513    vga_driver/HPOS_reg[27]
  -------------------------------------------------------------------
                         required time                         29.513    
                         arrival time                         -13.865    
  -------------------------------------------------------------------
                         slack                                 15.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga_driver/HPOS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.581     1.502    vga_driver/clk_out1
    SLICE_X72Y121        FDRE                                         r  vga_driver/HPOS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  vga_driver/HPOS_reg[3]/Q
                         net (fo=1, routed)           0.121     1.765    vga_driver/HPOS_reg_n_0_[3]
    SLICE_X72Y121        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.876 r  vga_driver/HPOS0_carry/O[2]
                         net (fo=10, routed)          0.000     1.876    vga_driver/HPOS0_carry_n_5
    SLICE_X72Y121        FDRE                                         r  vga_driver/HPOS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.850     2.018    vga_driver/clk_out1
    SLICE_X72Y121        FDRE                                         r  vga_driver/HPOS_reg[3]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X72Y121        FDRE (Hold_fdre_C_D)         0.102     1.604    vga_driver/HPOS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga_driver/VPOS_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/VPOS_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.551     1.472    vga_driver/clk_out1
    SLICE_X67Y124        FDRE                                         r  vga_driver/VPOS_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  vga_driver/VPOS_reg[31]/Q
                         net (fo=8, routed)           0.122     1.735    vga_driver/VPOS_reg_n_0_[31]
    SLICE_X67Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  vga_driver/VPOS0_carry__6/O[2]
                         net (fo=6, routed)           0.000     1.846    vga_driver/p_1_in[31]
    SLICE_X67Y124        FDRE                                         r  vga_driver/VPOS_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.820     1.987    vga_driver/clk_out1
    SLICE_X67Y124        FDRE                                         r  vga_driver/VPOS_reg[31]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X67Y124        FDRE (Hold_fdre_C_D)         0.102     1.574    vga_driver/VPOS_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga_driver/VPOS_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/VPOS_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.554     1.475    vga_driver/clk_out1
    SLICE_X67Y122        FDRE                                         r  vga_driver/VPOS_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y122        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga_driver/VPOS_reg[21]/Q
                         net (fo=6, routed)           0.129     1.746    vga_driver/VPOS_reg_n_0_[21]
    SLICE_X67Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.861 r  vga_driver/VPOS0_carry__4/O[0]
                         net (fo=5, routed)           0.000     1.861    vga_driver/p_1_in[21]
    SLICE_X67Y122        FDRE                                         r  vga_driver/VPOS_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.822     1.990    vga_driver/clk_out1
    SLICE_X67Y122        FDRE                                         r  vga_driver/VPOS_reg[21]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X67Y122        FDRE (Hold_fdre_C_D)         0.102     1.577    vga_driver/VPOS_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga_driver/VPOS_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/VPOS_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.555     1.476    vga_driver/clk_out1
    SLICE_X67Y120        FDRE                                         r  vga_driver/VPOS_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y120        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_driver/VPOS_reg[13]/Q
                         net (fo=6, routed)           0.129     1.747    vga_driver/VPOS_reg_n_0_[13]
    SLICE_X67Y120        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.862 r  vga_driver/VPOS0_carry__2/O[0]
                         net (fo=5, routed)           0.000     1.862    vga_driver/p_1_in[13]
    SLICE_X67Y120        FDRE                                         r  vga_driver/VPOS_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.825     1.992    vga_driver/clk_out1
    SLICE_X67Y120        FDRE                                         r  vga_driver/VPOS_reg[13]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X67Y120        FDRE (Hold_fdre_C_D)         0.102     1.578    vga_driver/VPOS_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga_driver/VPOS_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/VPOS_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.551     1.472    vga_driver/clk_out1
    SLICE_X67Y124        FDRE                                         r  vga_driver/VPOS_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  vga_driver/VPOS_reg[29]/Q
                         net (fo=6, routed)           0.129     1.743    vga_driver/VPOS_reg_n_0_[29]
    SLICE_X67Y124        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.858 r  vga_driver/VPOS0_carry__6/O[0]
                         net (fo=5, routed)           0.000     1.858    vga_driver/p_1_in[29]
    SLICE_X67Y124        FDRE                                         r  vga_driver/VPOS_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.820     1.987    vga_driver/clk_out1
    SLICE_X67Y124        FDRE                                         r  vga_driver/VPOS_reg[29]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X67Y124        FDRE (Hold_fdre_C_D)         0.102     1.574    vga_driver/VPOS_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_driver/VPOS_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/VPOS_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.406%)  route 0.130ns (33.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.552     1.473    vga_driver/clk_out1
    SLICE_X67Y123        FDRE                                         r  vga_driver/VPOS_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y123        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga_driver/VPOS_reg[25]/Q
                         net (fo=6, routed)           0.130     1.744    vga_driver/VPOS_reg_n_0_[25]
    SLICE_X67Y123        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.859 r  vga_driver/VPOS0_carry__5/O[0]
                         net (fo=5, routed)           0.000     1.859    vga_driver/p_1_in[25]
    SLICE_X67Y123        FDRE                                         r  vga_driver/VPOS_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.821     1.988    vga_driver/clk_out1
    SLICE_X67Y123        FDRE                                         r  vga_driver/VPOS_reg[25]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X67Y123        FDRE (Hold_fdre_C_D)         0.102     1.575    vga_driver/VPOS_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_driver/HPOS_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.581     1.502    vga_driver/clk_out1
    SLICE_X72Y128        FDRE                                         r  vga_driver/HPOS_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  vga_driver/HPOS_reg[31]/Q
                         net (fo=3, routed)           0.134     1.777    vga_driver/HPOS_reg_n_0_[31]
    SLICE_X72Y128        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  vga_driver/HPOS0_carry__6/O[2]
                         net (fo=10, routed)          0.000     1.888    vga_driver/HPOS0_carry__6_n_5
    SLICE_X72Y128        FDRE                                         r  vga_driver/HPOS_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.850     2.018    vga_driver/clk_out1
    SLICE_X72Y128        FDRE                                         r  vga_driver/HPOS_reg[31]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X72Y128        FDRE (Hold_fdre_C_D)         0.102     1.604    vga_driver/HPOS_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_driver/HPOS_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.579     1.500    vga_driver/clk_out1
    SLICE_X72Y123        FDRE                                         r  vga_driver/HPOS_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  vga_driver/HPOS_reg[11]/Q
                         net (fo=3, routed)           0.134     1.775    vga_driver/HPOS_reg_n_0_[11]
    SLICE_X72Y123        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  vga_driver/HPOS0_carry__1/O[2]
                         net (fo=8, routed)           0.000     1.886    vga_driver/HPOS0_carry__1_n_5
    SLICE_X72Y123        FDRE                                         r  vga_driver/HPOS_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.847     2.015    vga_driver/clk_out1
    SLICE_X72Y123        FDRE                                         r  vga_driver/HPOS_reg[11]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X72Y123        FDRE (Hold_fdre_C_D)         0.102     1.602    vga_driver/HPOS_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_driver/HPOS_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.578     1.499    vga_driver/clk_out1
    SLICE_X72Y124        FDRE                                         r  vga_driver/HPOS_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y124        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  vga_driver/HPOS_reg[15]/Q
                         net (fo=2, routed)           0.134     1.774    vga_driver/HPOS_reg_n_0_[15]
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  vga_driver/HPOS0_carry__2/O[2]
                         net (fo=8, routed)           0.000     1.885    vga_driver/HPOS0_carry__2_n_5
    SLICE_X72Y124        FDRE                                         r  vga_driver/HPOS_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.846     2.014    vga_driver/clk_out1
    SLICE_X72Y124        FDRE                                         r  vga_driver/HPOS_reg[15]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X72Y124        FDRE (Hold_fdre_C_D)         0.102     1.601    vga_driver/HPOS_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_driver/HPOS_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.578     1.499    vga_driver/clk_out1
    SLICE_X72Y125        FDRE                                         r  vga_driver/HPOS_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  vga_driver/HPOS_reg[19]/Q
                         net (fo=2, routed)           0.134     1.774    vga_driver/HPOS_reg_n_0_[19]
    SLICE_X72Y125        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  vga_driver/HPOS0_carry__3/O[2]
                         net (fo=8, routed)           0.000     1.885    vga_driver/HPOS0_carry__3_n_5
    SLICE_X72Y125        FDRE                                         r  vga_driver/HPOS_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.846     2.014    vga_driver/clk_out1
    SLICE_X72Y125        FDRE                                         r  vga_driver/HPOS_reg[19]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X72Y125        FDRE (Hold_fdre_C_D)         0.102     1.601    vga_driver/HPOS_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X88Y136    vga_driver/B_OUT_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X74Y129    vga_driver/HSYNC_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X67Y120    vga_driver/VPOS_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X67Y120    vga_driver/VPOS_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X67Y120    vga_driver/VPOS_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X67Y121    vga_driver/VPOS_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X67Y121    vga_driver/VPOS_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X67Y121    vga_driver/VPOS_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y124    vga_driver/VPOS_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y124    vga_driver/VPOS_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y124    vga_driver/VPOS_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y124    vga_driver/Y_POS_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y124    vga_driver/Y_POS_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y124    vga_driver/Y_POS_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X74Y122    vga_driver/HPOS_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X73Y121    vga_driver/X_POS_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X73Y128    vga_driver/X_POS_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X73Y128    vga_driver/X_POS_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y117    vga_driver/VPOS_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y117    vga_driver/VPOS_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y117    vga_driver/VPOS_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y117    vga_driver/Y_POS_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y117    vga_driver/Y_POS_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y117    vga_driver/Y_POS_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y117    vga_driver/VPOS_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X65Y117    vga_driver/Y_POS_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y117    vga_driver/VPOS_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y117    vga_driver/Y_POS_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



