// Seed: 1124161437
module module_0 ();
  id_1(
      .id_0(1), .id_1(1 ^ 1), .id_2(id_2)
  );
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    input supply0 id_2,
    input supply1 id_3,
    input logic id_4,
    input tri id_5,
    inout wor id_6,
    input tri1 id_7,
    output wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    input wire id_12,
    output logic id_13,
    output wand id_14,
    input tri id_15,
    input uwire id_16,
    input uwire id_17,
    input tri id_18,
    input wand id_19,
    output supply1 id_20
);
  module_0 modCall_1 ();
  always @(1 or id_18) begin : LABEL_0
    id_1 <= id_4;
    if (1) id_13 <= 1;
  end
endmodule
