
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000024  00800100  00001c7e  00001d12  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c7e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000582  00800124  00800124  00001d36  2**0
                  ALLOC
  3 .stab         00000a20  00000000  00000000  00001d38  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000037  00000000  00000000  00002758  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000c0  00000000  00000000  0000278f  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000a00  00000000  00000000  0000284f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000019e8  00000000  00000000  0000324f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000821  00000000  00000000  00004c37  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000182f  00000000  00000000  00005458  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000005b0  00000000  00000000  00006c88  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000a96  00000000  00000000  00007238  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000008d1  00000000  00000000  00007cce  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000108  00000000  00000000  0000859f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 7b 08 	jmp	0x10f6	; 0x10f6 <__vector_7>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 6c 09 	jmp	0x12d8	; 0x12d8 <__vector_9>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	ee e7       	ldi	r30, 0x7E	; 126
      7c:	fc e1       	ldi	r31, 0x1C	; 28
      7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
      84:	a4 32       	cpi	r26, 0x24	; 36
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
      8a:	16 e0       	ldi	r17, 0x06	; 6
      8c:	a4 e2       	ldi	r26, 0x24	; 36
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a6 3a       	cpi	r26, 0xA6	; 166
      96:	b1 07       	cpc	r27, r17
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
      9e:	0c 94 3d 0e 	jmp	0x1c7a	; 0x1c7a <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:



int main(void) {
	
	Kernel_Init();
      a6:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <Kernel_Init>
	Kernel_Task_Create(Task_RGB_LED,  0);
      aa:	89 eb       	ldi	r24, 0xB9	; 185
      ac:	90 e0       	ldi	r25, 0x00	; 0
      ae:	60 e0       	ldi	r22, 0x00	; 0
      b0:	0e 94 a5 0a 	call	0x154a	; 0x154a <Kernel_Task_Create>
	Kernel_Task_Create(Task_Vin_Sense,  1);
      b4:	80 eb       	ldi	r24, 0xB0	; 176
      b6:	90 e0       	ldi	r25, 0x00	; 0
      b8:	61 e0       	ldi	r22, 0x01	; 1
      ba:	0e 94 a5 0a 	call	0x154a	; 0x154a <Kernel_Task_Create>
	Kernel_Task_Create(Task_Radio,  2);
      be:	8a e7       	ldi	r24, 0x7A	; 122
      c0:	90 e0       	ldi	r25, 0x00	; 0
      c2:	62 e0       	ldi	r22, 0x02	; 2
      c4:	0e 94 a5 0a 	call	0x154a	; 0x154a <Kernel_Task_Create>
	Kernel_Task_Create(Task_Sensor,  3);
      c8:	81 e7       	ldi	r24, 0x71	; 113
      ca:	90 e0       	ldi	r25, 0x00	; 0
      cc:	63 e0       	ldi	r22, 0x03	; 3
      ce:	0e 94 a5 0a 	call	0x154a	; 0x154a <Kernel_Task_Create>
	Kernel_PreSleep_Hook(Tasks_Disable_Peripherals);
      d2:	80 e7       	ldi	r24, 0x70	; 112
      d4:	90 e0       	ldi	r25, 0x00	; 0
      d6:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <Kernel_PreSleep_Hook>
	Kernel_Start_Tasks();
      da:	0e 94 1d 0b 	call	0x163a	; 0x163a <Kernel_Start_Tasks>
      de:	ff cf       	rjmp	.-2      	; 0xde <SRASSR+0x28>

000000e0 <Tasks_Disable_Peripherals>:
#include "rgb.h"

void Tasks_Disable_Peripherals(void){
  //ADC and Analog comparator will be
  //turned off automatically by the kernel
}
      e0:	08 95       	ret

000000e2 <Task_Sensor>:
  }
}

void Task_Sensor(void){
  
  Sensors_Init();
      e2:	0e 94 4a 06 	call	0xc94	; 0xc94 <Sensors_Init>
  
  while(1){

    Sensors_Sample();
      e6:	0e 94 3d 08 	call	0x107a	; 0x107a <Sensors_Sample>
    Kernel_Task_Sleep(30000/KER_TICK_TIME);
      ea:	8e e1       	ldi	r24, 0x1E	; 30
      ec:	90 e0       	ldi	r25, 0x00	; 0
      ee:	0e 94 2d 0c 	call	0x185a	; 0x185a <Kernel_Task_Sleep>
      f2:	f9 cf       	rjmp	.-14     	; 0xe6 <Task_Sensor+0x4>

000000f4 <Task_Radio>:
    Kernel_Task_Sleep(10000/KER_TICK_TIME);
	
  }
}

void Task_Radio(void){
      f4:	0f 93       	push	r16
      f6:	1f 93       	push	r17
      f8:	df 93       	push	r29
      fa:	cf 93       	push	r28
      fc:	cd b7       	in	r28, 0x3d	; 61
      fe:	de b7       	in	r29, 0x3e	; 62
     100:	a0 97       	sbiw	r28, 0x20	; 32
     102:	0f b6       	in	r0, 0x3f	; 63
     104:	f8 94       	cli
     106:	de bf       	out	0x3e, r29	; 62
     108:	0f be       	out	0x3f, r0	; 63
     10a:	cd bf       	out	0x3d, r28	; 61
  int16_t  DTemp;
  uint16_t DRH;
  uint8_t  buf[32];

  //Radio init with deep sleep
  nRF24L01P_Init();
     10c:	0e 94 1a 04 	call	0x834	; 0x834 <nRF24L01P_Init>
    DRH = Peripherals_Digital_RH_Get();
    buf[6] = DRH >> 8;
    buf[7] = DRH & 0xFF;

    nRF24L01P_WakeUp();
    nRF24L01P_Transmit_Basic(buf, 8);
     110:	8e 01       	movw	r16, r28
     112:	0f 5f       	subi	r16, 0xFF	; 255
     114:	1f 4f       	sbci	r17, 0xFF	; 255
  nRF24L01P_Init();

  while(1){
    
    //Process Vin Data
    Vin = Peripherals_Vin_RawADC_Get();
     116:	0e 94 10 06 	call	0xc20	; 0xc20 <Peripherals_Vin_RawADC_Get>
    buf[0] = Vin >> 8;
     11a:	99 83       	std	Y+1, r25	; 0x01
    buf[1] = Vin & 0xFF;
     11c:	8a 83       	std	Y+2, r24	; 0x02

    //Process Analog Temp Data
    ATemp = Peripherals_Analog_Temp_Get();
     11e:	0e 94 15 06 	call	0xc2a	; 0xc2a <Peripherals_Analog_Temp_Get>
    buf[2] = ATemp >> 8;
     122:	29 2f       	mov	r18, r25
     124:	33 27       	eor	r19, r19
     126:	27 fd       	sbrc	r18, 7
     128:	3a 95       	dec	r19
     12a:	2b 83       	std	Y+3, r18	; 0x03
    buf[3] = ATemp & 0xFF;
     12c:	8c 83       	std	Y+4, r24	; 0x04
    
    //Process Digital Temp Data
    DTemp = Peripherals_Digital_Temp_Get();
     12e:	0e 94 18 06 	call	0xc30	; 0xc30 <Peripherals_Digital_Temp_Get>
    buf[4] = DTemp >> 8;
     132:	29 2f       	mov	r18, r25
     134:	33 27       	eor	r19, r19
     136:	27 fd       	sbrc	r18, 7
     138:	3a 95       	dec	r19
     13a:	2d 83       	std	Y+5, r18	; 0x05
    buf[5] = DTemp & 0xFF;
     13c:	8e 83       	std	Y+6, r24	; 0x06

    //Process Digital RH Data
    DRH = Peripherals_Digital_RH_Get();
     13e:	0e 94 1b 06 	call	0xc36	; 0xc36 <Peripherals_Digital_RH_Get>
    buf[6] = DRH >> 8;
     142:	9f 83       	std	Y+7, r25	; 0x07
    buf[7] = DRH & 0xFF;
     144:	88 87       	std	Y+8, r24	; 0x08

    nRF24L01P_WakeUp();
     146:	0e 94 0e 04 	call	0x81c	; 0x81c <nRF24L01P_WakeUp>
    nRF24L01P_Transmit_Basic(buf, 8);
     14a:	c8 01       	movw	r24, r16
     14c:	68 e0       	ldi	r22, 0x08	; 8
     14e:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <nRF24L01P_Transmit_Basic>
    nRF24L01P_Deep_Sleep();
     152:	0e 94 02 04 	call	0x804	; 0x804 <nRF24L01P_Deep_Sleep>
    Kernel_Task_Sleep(15000/KER_TICK_TIME);
     156:	8f e0       	ldi	r24, 0x0F	; 15
     158:	90 e0       	ldi	r25, 0x00	; 0
     15a:	0e 94 2d 0c 	call	0x185a	; 0x185a <Kernel_Task_Sleep>
     15e:	db cf       	rjmp	.-74     	; 0x116 <Task_Radio+0x22>

00000160 <Task_Vin_Sense>:
}

void Task_Vin_Sense(void){
  
  //Init VinSense
  DDRD  |= (1<<2);
     160:	52 9a       	sbi	0x0a, 2	; 10

  //Disable VinSense
  PORTD &=~(1<<2);
     162:	5a 98       	cbi	0x0b, 2	; 11

  while(1){

    //Vin Sample
    Peripherals_Vin_Sense_Sample();
     164:	0e 94 fb 05 	call	0xbf6	; 0xbf6 <Peripherals_Vin_Sense_Sample>
    
    //Delay 5000ms
    Kernel_Task_Sleep(10000/KER_TICK_TIME);
     168:	8a e0       	ldi	r24, 0x0A	; 10
     16a:	90 e0       	ldi	r25, 0x00	; 0
     16c:	0e 94 2d 0c 	call	0x185a	; 0x185a <Kernel_Task_Sleep>
     170:	f9 cf       	rjmp	.-14     	; 0x164 <Task_Vin_Sense+0x4>

00000172 <Task_RGB_LED>:
void Tasks_Disable_Peripherals(void){
  //ADC and Analog comparator will be
  //turned off automatically by the kernel
}

void Task_RGB_LED(void){
     172:	cf 93       	push	r28
     174:	df 93       	push	r29

  RGB_Init();
     176:	0e 94 1e 06 	call	0xc3c	; 0xc3c <RGB_Init>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     17a:	c8 ec       	ldi	r28, 0xC8	; 200
     17c:	d0 e0       	ldi	r29, 0x00	; 0
  
  while(1){

    //Red LED on
    RGB_Set_State(1,0,0);
     17e:	81 e0       	ldi	r24, 0x01	; 1
     180:	60 e0       	ldi	r22, 0x00	; 0
     182:	40 e0       	ldi	r20, 0x00	; 0
     184:	0e 94 25 06 	call	0xc4a	; 0xc4a <RGB_Set_State>
     188:	ce 01       	movw	r24, r28
     18a:	01 97       	sbiw	r24, 0x01	; 1
     18c:	f1 f7       	brne	.-4      	; 0x18a <Task_RGB_LED+0x18>

    //Blocking delay
    _delay_us(100);

    //Red LED off
    RGB_Set_State(0,0,0);
     18e:	80 e0       	ldi	r24, 0x00	; 0
     190:	60 e0       	ldi	r22, 0x00	; 0
     192:	40 e0       	ldi	r20, 0x00	; 0
     194:	0e 94 25 06 	call	0xc4a	; 0xc4a <RGB_Set_State>

    //Delay 5000 ms
    Kernel_Task_Sleep(5000/KER_TICK_TIME);
     198:	85 e0       	ldi	r24, 0x05	; 5
     19a:	90 e0       	ldi	r25, 0x00	; 0
     19c:	0e 94 2d 0c 	call	0x185a	; 0x185a <Kernel_Task_Sleep>
     1a0:	ee cf       	rjmp	.-36     	; 0x17e <Task_RGB_LED+0xc>

000001a2 <nRF24L01P_Struct_Init>:

nrf24l01p_t nRF24L01P_type;
nrf24l01p_t *nRF24L01P;

void nRF24L01P_Struct_Init(void){
  nRF24L01P=&nRF24L01P_type;
     1a2:	87 e8       	ldi	r24, 0x87	; 135
     1a4:	96 e0       	ldi	r25, 0x06	; 6
     1a6:	90 93 9b 06 	sts	0x069B, r25
     1aa:	80 93 9a 06 	sts	0x069A, r24
  nRF24L01P->Mode=0x04;
     1ae:	84 e0       	ldi	r24, 0x04	; 4
     1b0:	80 93 87 06 	sts	0x0687, r24
  nRF24L01P->TempBuf[0]=0x00;
     1b4:	10 92 88 06 	sts	0x0688, r1
  nRF24L01P->TempBuf[1]=0x00;
     1b8:	10 92 89 06 	sts	0x0689, r1
  nRF24L01P->Address.Own=0x00;
     1bc:	10 92 8a 06 	sts	0x068A, r1
  nRF24L01P->Address.Dest=0x01;
     1c0:	21 e0       	ldi	r18, 0x01	; 1
     1c2:	20 93 8b 06 	sts	0x068B, r18
  nRF24L01P->Config.RxTimeout=10;
     1c6:	8a e0       	ldi	r24, 0x0A	; 10
     1c8:	90 e0       	ldi	r25, 0x00	; 0
     1ca:	90 93 8d 06 	sts	0x068D, r25
     1ce:	80 93 8c 06 	sts	0x068C, r24
  nRF24L01P->Config.RxTicks=0;
     1d2:	10 92 8f 06 	sts	0x068F, r1
     1d6:	10 92 8e 06 	sts	0x068E, r1
  nRF24L01P->Config.MaxDataLength=0;
     1da:	10 92 90 06 	sts	0x0690, r1
  nRF24L01P->Config.MaxRetry=0;
     1de:	10 92 92 06 	sts	0x0692, r1
     1e2:	10 92 91 06 	sts	0x0691, r1
  nRF24L01P->Config.RetryOccured=0;
     1e6:	10 92 94 06 	sts	0x0694, r1
     1ea:	10 92 93 06 	sts	0x0693, r1
  nRF24L01P->Packet.PID=0;
     1ee:	10 92 95 06 	sts	0x0695, r1
  nRF24L01P->Packet.ACKReq=1;
     1f2:	20 93 96 06 	sts	0x0696, r18
  nRF24L01P->ErrorTicks=0;
     1f6:	10 92 98 06 	sts	0x0698, r1
     1fa:	10 92 97 06 	sts	0x0697, r1
  nRF24L01P->Error=0;
     1fe:	10 92 99 06 	sts	0x0699, r1
}
     202:	08 95       	ret

00000204 <nRF24L01P_CSN_High>:

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     204:	2a 9a       	sbi	0x05, 2	; 5
}
     206:	08 95       	ret

00000208 <nRF24L01P_CSN_Low>:

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     208:	2a 98       	cbi	0x05, 2	; 5
}
     20a:	08 95       	ret

0000020c <nRF24L01P_CE_High>:

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     20c:	29 9a       	sbi	0x05, 1	; 5
}
     20e:	08 95       	ret

00000210 <nRF24L01P_CE_Low>:

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     210:	29 98       	cbi	0x05, 1	; 5
}
     212:	08 95       	ret

00000214 <nRF24L01P_Enable_GPIO>:

void nRF24L01P_Enable_GPIO(void){
  DDRB |= (1<<5)|(1<<3)|(1<<2);
     214:	84 b1       	in	r24, 0x04	; 4
     216:	8c 62       	ori	r24, 0x2C	; 44
     218:	84 b9       	out	0x04, r24	; 4
  DDRB &=~(1<<4);
     21a:	24 98       	cbi	0x04, 4	; 4
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     21c:	22 9a       	sbi	0x04, 2	; 4
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
     21e:	21 9a       	sbi	0x04, 1	; 4
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     220:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     222:	29 98       	cbi	0x05, 1	; 5
  DDRB &=~(1<<4);
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
  nRF24L01P_CSN_High();
  nRF24L01P_CE_Low()  ;
}
     224:	08 95       	ret

00000226 <nRF24L01P_Disable_GPIO>:

void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
     226:	24 9a       	sbi	0x04, 4	; 4
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
     228:	85 b1       	in	r24, 0x05	; 5
     22a:	83 7c       	andi	r24, 0xC3	; 195
     22c:	85 b9       	out	0x05, r24	; 5
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     22e:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     230:	29 98       	cbi	0x05, 1	; 5
void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}
     232:	08 95       	ret

00000234 <nRF24L01P_Enable_SPI>:

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     234:	80 e5       	ldi	r24, 0x50	; 80
     236:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     238:	81 e0       	ldi	r24, 0x01	; 1
     23a:	8d bd       	out	0x2d, r24	; 45
}
     23c:	08 95       	ret

0000023e <nRF24L01P_Disable_SPI>:

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     23e:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     240:	1d bc       	out	0x2d, r1	; 45
}
     242:	08 95       	ret

00000244 <nRF24L01P_Enable>:

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
     244:	0e 94 0a 01 	call	0x214	; 0x214 <nRF24L01P_Enable_GPIO>
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     248:	80 e5       	ldi	r24, 0x50	; 80
     24a:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     24c:	81 e0       	ldi	r24, 0x01	; 1
     24e:	8d bd       	out	0x2d, r24	; 45
}

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
  nRF24L01P_Enable_SPI();
}
     250:	08 95       	ret

00000252 <nRF24L01P_Disable>:
  SPCR=(1<<SPE)|(1<<MSTR);                     
  SPSR=(1<<SPI2X);                             
}

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     252:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     254:	1d bc       	out	0x2d, r1	; 45
  nRF24L01P_Enable_SPI();
}

void nRF24L01P_Disable(void){
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
     256:	0e 94 13 01 	call	0x226	; 0x226 <nRF24L01P_Disable_GPIO>
}
     25a:	08 95       	ret

0000025c <nRF24L01P_Error_Clear>:

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     25c:	e0 91 9a 06 	lds	r30, 0x069A
     260:	f0 91 9b 06 	lds	r31, 0x069B
     264:	11 8a       	std	Z+17, r1	; 0x11
     266:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     268:	12 8a       	std	Z+18, r1	; 0x12
}
     26a:	08 95       	ret

0000026c <nRF24L01P_Get_Error>:

uint8_t nRF24L01P_Get_Error(void){
     26c:	e0 91 9a 06 	lds	r30, 0x069A
     270:	f0 91 9b 06 	lds	r31, 0x069B
  return nRF24L01P->Error;
}
     274:	82 89       	ldd	r24, Z+18	; 0x12
     276:	08 95       	ret

00000278 <nRF24L01P_No_Error>:

uint8_t nRF24L01P_No_Error(void){
     278:	90 e0       	ldi	r25, 0x00	; 0
     27a:	e0 91 9a 06 	lds	r30, 0x069A
     27e:	f0 91 9b 06 	lds	r31, 0x069B
     282:	82 89       	ldd	r24, Z+18	; 0x12
     284:	88 23       	and	r24, r24
     286:	09 f4       	brne	.+2      	; 0x28a <nRF24L01P_No_Error+0x12>
     288:	91 e0       	ldi	r25, 0x01	; 1
  if(nRF24L01P_Get_Error()==0){
    return 1;
  }else{
    return 0;
  }
}
     28a:	89 2f       	mov	r24, r25
     28c:	08 95       	ret

0000028e <nRF24L01P_Error_Timeout>:
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     28e:	82 e0       	ldi	r24, 0x02	; 2
     290:	8a 95       	dec	r24
     292:	f1 f7       	brne	.-4      	; 0x290 <nRF24L01P_Error_Timeout+0x2>

uint8_t nRF24L01P_Error_Timeout(void){
  _delay_us(1);
  nRF24L01P->ErrorTicks++;
     294:	e0 91 9a 06 	lds	r30, 0x069A
     298:	f0 91 9b 06 	lds	r31, 0x069B
     29c:	80 89       	ldd	r24, Z+16	; 0x10
     29e:	91 89       	ldd	r25, Z+17	; 0x11
     2a0:	01 96       	adiw	r24, 0x01	; 1
     2a2:	91 8b       	std	Z+17, r25	; 0x11
     2a4:	80 8b       	std	Z+16, r24	; 0x10
  if(nRF24L01P->ErrorTicks>1000){
     2a6:	89 5e       	subi	r24, 0xE9	; 233
     2a8:	93 40       	sbci	r25, 0x03	; 3
     2aa:	20 f0       	brcs	.+8      	; 0x2b4 <nRF24L01P_Error_Timeout+0x26>
    nRF24L01P->ErrorTicks=0;
     2ac:	11 8a       	std	Z+17, r1	; 0x11
     2ae:	10 8a       	std	Z+16, r1	; 0x10
    nRF24L01P->Error=0x10;
     2b0:	80 e1       	ldi	r24, 0x10	; 16
     2b2:	82 8b       	std	Z+18, r24	; 0x12
  }
  return nRF24L01P->Error;
}
     2b4:	82 89       	ldd	r24, Z+18	; 0x12
     2b6:	08 95       	ret

000002b8 <nRF24L01P_SPI_Transfer>:

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
     2b8:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     2ba:	e0 91 9a 06 	lds	r30, 0x069A
     2be:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     2c2:	82 89       	ldd	r24, Z+18	; 0x12
     2c4:	88 23       	and	r24, r24
     2c6:	a9 f4       	brne	.+42     	; 0x2f2 <nRF24L01P_SPI_Transfer+0x3a>
}

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
     2c8:	9e bd       	out	0x2e, r25	; 46
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     2ca:	11 8a       	std	Z+17, r1	; 0x11
     2cc:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     2ce:	12 8a       	std	Z+18, r1	; 0x12
     2d0:	04 c0       	rjmp	.+8      	; 0x2da <nRF24L01P_SPI_Transfer+0x22>
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
      if(nRF24L01P_Error_Timeout()){
     2d2:	0e 94 47 01 	call	0x28e	; 0x28e <nRF24L01P_Error_Timeout>
     2d6:	88 23       	and	r24, r24
     2d8:	19 f4       	brne	.+6      	; 0x2e0 <nRF24L01P_SPI_Transfer+0x28>
uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
     2da:	0d b4       	in	r0, 0x2d	; 45
     2dc:	07 fe       	sbrs	r0, 7
     2de:	f9 cf       	rjmp	.-14     	; 0x2d2 <nRF24L01P_SPI_Transfer+0x1a>
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     2e0:	e0 91 9a 06 	lds	r30, 0x069A
     2e4:	f0 91 9b 06 	lds	r31, 0x069B
     2e8:	82 89       	ldd	r24, Z+18	; 0x12
     2ea:	88 23       	and	r24, r24
     2ec:	11 f4       	brne	.+4      	; 0x2f2 <nRF24L01P_SPI_Transfer+0x3a>
	    sts=0;
	    break;
	  }
    }
    if(nRF24L01P_No_Error()){
      sts=SPDR;
     2ee:	8e b5       	in	r24, 0x2e	; 46
     2f0:	08 95       	ret
     2f2:	80 e0       	ldi	r24, 0x00	; 0
    }
  }else{
    sts=0;
  }
  return sts;
}
     2f4:	08 95       	ret

000002f6 <nRF24L01P_Calcuate_CRC>:

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
     2f6:	36 2f       	mov	r19, r22
     2f8:	20 e0       	ldi	r18, 0x00	; 0
     2fa:	28 27       	eor	r18, r24
     2fc:	39 27       	eor	r19, r25
     2fe:	40 e0       	ldi	r20, 0x00	; 0
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
	  crc=(crc<<1)^0x1021;
     300:	61 e2       	ldi	r22, 0x21	; 33
     302:	70 e1       	ldi	r23, 0x10	; 16
     304:	c9 01       	movw	r24, r18
     306:	88 0f       	add	r24, r24
     308:	99 1f       	adc	r25, r25
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
     30a:	37 ff       	sbrs	r19, 7
     30c:	04 c0       	rjmp	.+8      	; 0x316 <nRF24L01P_Calcuate_CRC+0x20>
	  crc=(crc<<1)^0x1021;
     30e:	9c 01       	movw	r18, r24
     310:	26 27       	eor	r18, r22
     312:	37 27       	eor	r19, r23
     314:	01 c0       	rjmp	.+2      	; 0x318 <nRF24L01P_Calcuate_CRC+0x22>
	}
    else{
	  crc<<=1;
     316:	9c 01       	movw	r18, r24
  return sts;
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
     318:	4f 5f       	subi	r20, 0xFF	; 255
     31a:	48 30       	cpi	r20, 0x08	; 8
     31c:	99 f7       	brne	.-26     	; 0x304 <nRF24L01P_Calcuate_CRC+0xe>
    else{
	  crc<<=1;
	}
  }
  return crc;
}
     31e:	c9 01       	movw	r24, r18
     320:	08 95       	ret

00000322 <nRF24L01P_Calcuate_CRC_Block>:

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
     322:	0f 93       	push	r16
     324:	1f 93       	push	r17
     326:	cf 93       	push	r28
     328:	df 93       	push	r29
     32a:	06 2f       	mov	r16, r22
     32c:	ec 01       	movw	r28, r24
     32e:	20 e0       	ldi	r18, 0x00	; 0
     330:	30 e0       	ldi	r19, 0x00	; 0
     332:	10 e0       	ldi	r17, 0x00	; 0
     334:	06 c0       	rjmp	.+12     	; 0x342 <nRF24L01P_Calcuate_CRC_Block+0x20>
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
     336:	c9 01       	movw	r24, r18
     338:	69 91       	ld	r22, Y+
     33a:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <nRF24L01P_Calcuate_CRC>
     33e:	9c 01       	movw	r18, r24
  return crc;
}

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
     340:	1f 5f       	subi	r17, 0xFF	; 255
     342:	10 17       	cp	r17, r16
     344:	c0 f3       	brcs	.-16     	; 0x336 <nRF24L01P_Calcuate_CRC_Block+0x14>
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
  }
  return crc;
}
     346:	c9 01       	movw	r24, r18
     348:	df 91       	pop	r29
     34a:	cf 91       	pop	r28
     34c:	1f 91       	pop	r17
     34e:	0f 91       	pop	r16
     350:	08 95       	ret

00000352 <nRF24L01P_ReadWrite_Register>:


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
     352:	ff 92       	push	r15
     354:	0f 93       	push	r16
     356:	1f 93       	push	r17
     358:	cf 93       	push	r28
     35a:	df 93       	push	r29
     35c:	98 2f       	mov	r25, r24
     35e:	14 2f       	mov	r17, r20
     360:	05 2f       	mov	r16, r21
     362:	f2 2e       	mov	r15, r18
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     364:	e0 91 9a 06 	lds	r30, 0x069A
     368:	f0 91 9b 06 	lds	r31, 0x069B
     36c:	82 89       	ldd	r24, Z+18	; 0x12
     36e:	88 23       	and	r24, r24
     370:	29 f5       	brne	.+74     	; 0x3bc <nRF24L01P_ReadWrite_Register+0x6a>
void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     372:	2a 98       	cbi	0x05, 2	; 5


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
     374:	66 23       	and	r22, r22
     376:	89 f4       	brne	.+34     	; 0x39a <nRF24L01P_ReadWrite_Register+0x48>
      reg|=0x20;
	  nRF24L01P_SPI_Transfer(reg);
     378:	89 2f       	mov	r24, r25
     37a:	80 62       	ori	r24, 0x20	; 32
     37c:	0e 94 5c 01 	call	0x2b8	; 0x2b8 <nRF24L01P_SPI_Transfer>
     380:	81 2f       	mov	r24, r17
     382:	90 2f       	mov	r25, r16
     384:	9c 01       	movw	r18, r24
     386:	e9 01       	movw	r28, r18
     388:	10 e0       	ldi	r17, 0x00	; 0
     38a:	04 c0       	rjmp	.+8      	; 0x394 <nRF24L01P_ReadWrite_Register+0x42>
	  for(uint8_t i=0;i<len;i++){
	    nRF24L01P_SPI_Transfer(data[i]);
     38c:	89 91       	ld	r24, Y+
     38e:	0e 94 5c 01 	call	0x2b8	; 0x2b8 <nRF24L01P_SPI_Transfer>
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
      reg|=0x20;
	  nRF24L01P_SPI_Transfer(reg);
	  for(uint8_t i=0;i<len;i++){
     392:	1f 5f       	subi	r17, 0xFF	; 255
     394:	1f 15       	cp	r17, r15
     396:	d0 f3       	brcs	.-12     	; 0x38c <nRF24L01P_ReadWrite_Register+0x3a>
     398:	10 c0       	rjmp	.+32     	; 0x3ba <nRF24L01P_ReadWrite_Register+0x68>
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
     39a:	89 2f       	mov	r24, r25
     39c:	0e 94 5c 01 	call	0x2b8	; 0x2b8 <nRF24L01P_SPI_Transfer>
     3a0:	81 2f       	mov	r24, r17
     3a2:	90 2f       	mov	r25, r16
     3a4:	9c 01       	movw	r18, r24
     3a6:	e9 01       	movw	r28, r18
     3a8:	10 e0       	ldi	r17, 0x00	; 0
     3aa:	05 c0       	rjmp	.+10     	; 0x3b6 <nRF24L01P_ReadWrite_Register+0x64>
      for(uint8_t i=0;i<len;i++){
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
     3ac:	8f ef       	ldi	r24, 0xFF	; 255
     3ae:	0e 94 5c 01 	call	0x2b8	; 0x2b8 <nRF24L01P_SPI_Transfer>
     3b2:	89 93       	st	Y+, r24
	  for(uint8_t i=0;i<len;i++){
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
      for(uint8_t i=0;i<len;i++){
     3b4:	1f 5f       	subi	r17, 0xFF	; 255
     3b6:	1f 15       	cp	r17, r15
     3b8:	c8 f3       	brcs	.-14     	; 0x3ac <nRF24L01P_ReadWrite_Register+0x5a>
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     3ba:	2a 9a       	sbi	0x05, 2	; 5
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
      }
    }
    nRF24L01P_CSN_High();
  }
}
     3bc:	df 91       	pop	r29
     3be:	cf 91       	pop	r28
     3c0:	1f 91       	pop	r17
     3c2:	0f 91       	pop	r16
     3c4:	ff 90       	pop	r15
     3c6:	08 95       	ret

000003c8 <nRF24L01P_Flush_Transmit_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     3c8:	e0 91 9a 06 	lds	r30, 0x069A
     3cc:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     3d0:	82 89       	ldd	r24, Z+18	; 0x12
     3d2:	88 23       	and	r24, r24
     3d4:	39 f4       	brne	.+14     	; 0x3e4 <nRF24L01P_Flush_Transmit_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Transmit_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE1,0,nRF24L01P->TempBuf,0);
     3d6:	31 96       	adiw	r30, 0x01	; 1
     3d8:	81 ee       	ldi	r24, 0xE1	; 225
     3da:	60 e0       	ldi	r22, 0x00	; 0
     3dc:	af 01       	movw	r20, r30
     3de:	20 e0       	ldi	r18, 0x00	; 0
     3e0:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
     3e4:	08 95       	ret

000003e6 <nRF24L01P_Write_Data_To_Transmit_Buffer>:
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
     3e6:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     3e8:	e0 91 9a 06 	lds	r30, 0x069A
     3ec:	f0 91 9b 06 	lds	r31, 0x069B
     3f0:	82 89       	ldd	r24, Z+18	; 0x12
     3f2:	88 23       	and	r24, r24
     3f4:	29 f4       	brne	.+10     	; 0x400 <KER_TR+0x18>
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xA0,0,data,32);
     3f6:	80 ea       	ldi	r24, 0xA0	; 160
     3f8:	60 e0       	ldi	r22, 0x00	; 0
     3fa:	20 e2       	ldi	r18, 0x20	; 32
     3fc:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
     400:	08 95       	ret

00000402 <nRF24L01P_Transmit_Buffer_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     402:	e0 91 9a 06 	lds	r30, 0x069A
     406:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     40a:	82 89       	ldd	r24, Z+18	; 0x12
     40c:	88 23       	and	r24, r24
     40e:	11 f0       	breq	.+4      	; 0x414 <nRF24L01P_Transmit_Buffer_Empty+0x12>
     410:	80 e0       	ldi	r24, 0x00	; 0
     412:	08 95       	ret
  }
}

uint8_t nRF24L01P_Transmit_Buffer_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     414:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     416:	31 96       	adiw	r30, 0x01	; 1
     418:	87 e1       	ldi	r24, 0x17	; 23
     41a:	61 e0       	ldi	r22, 0x01	; 1
     41c:	af 01       	movw	r20, r30
     41e:	21 e0       	ldi	r18, 0x01	; 1
     420:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
     424:	e0 91 9a 06 	lds	r30, 0x069A
     428:	f0 91 9b 06 	lds	r31, 0x069B
     42c:	81 81       	ldd	r24, Z+1	; 0x01
     42e:	90 e0       	ldi	r25, 0x00	; 0
     430:	64 e0       	ldi	r22, 0x04	; 4
     432:	96 95       	lsr	r25
     434:	87 95       	ror	r24
     436:	6a 95       	dec	r22
     438:	e1 f7       	brne	.-8      	; 0x432 <nRF24L01P_Transmit_Buffer_Empty+0x30>
     43a:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     43c:	08 95       	ret

0000043e <nRF24L01P_Wait_Till_Transmission_Completes>:

void nRF24L01P_Wait_Till_Transmission_Completes(void){
     43e:	cf 93       	push	r28
     440:	df 93       	push	r29
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     442:	e0 91 9a 06 	lds	r30, 0x069A
     446:	f0 91 9b 06 	lds	r31, 0x069B
     44a:	82 89       	ldd	r24, Z+18	; 0x12
     44c:	88 23       	and	r24, r24
     44e:	29 f0       	breq	.+10     	; 0x45a <nRF24L01P_Wait_Till_Transmission_Completes+0x1c>
     450:	0a c0       	rjmp	.+20     	; 0x466 <nRF24L01P_Wait_Till_Transmission_Completes+0x28>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     452:	ce 01       	movw	r24, r28
     454:	01 97       	sbiw	r24, 0x01	; 1
     456:	f1 f7       	brne	.-4      	; 0x454 <nRF24L01P_Wait_Till_Transmission_Completes+0x16>
     458:	02 c0       	rjmp	.+4      	; 0x45e <nRF24L01P_Wait_Till_Transmission_Completes+0x20>
     45a:	c8 ec       	ldi	r28, 0xC8	; 200
     45c:	d0 e0       	ldi	r29, 0x00	; 0
  }
}

void nRF24L01P_Wait_Till_Transmission_Completes(void){
  if(nRF24L01P_No_Error()){
    while(!nRF24L01P_Transmit_Buffer_Empty()){
     45e:	0e 94 01 02 	call	0x402	; 0x402 <nRF24L01P_Transmit_Buffer_Empty>
     462:	88 23       	and	r24, r24
     464:	b1 f3       	breq	.-20     	; 0x452 <nRF24L01P_Wait_Till_Transmission_Completes+0x14>
      _delay_us(100);
    }
  }
}
     466:	df 91       	pop	r29
     468:	cf 91       	pop	r28
     46a:	08 95       	ret

0000046c <nRF24L01P_Flush_Receive_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     46c:	e0 91 9a 06 	lds	r30, 0x069A
     470:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     474:	82 89       	ldd	r24, Z+18	; 0x12
     476:	88 23       	and	r24, r24
     478:	39 f4       	brne	.+14     	; 0x488 <nRF24L01P_Flush_Receive_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Receive_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE2,0,nRF24L01P->TempBuf,0);
     47a:	31 96       	adiw	r30, 0x01	; 1
     47c:	82 ee       	ldi	r24, 0xE2	; 226
     47e:	60 e0       	ldi	r22, 0x00	; 0
     480:	af 01       	movw	r20, r30
     482:	20 e0       	ldi	r18, 0x00	; 0
     484:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
     488:	08 95       	ret

0000048a <nRF24L01P_Read_Data_From_Receive_Buffer>:
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
     48a:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     48c:	e0 91 9a 06 	lds	r30, 0x069A
     490:	f0 91 9b 06 	lds	r31, 0x069B
     494:	82 89       	ldd	r24, Z+18	; 0x12
     496:	88 23       	and	r24, r24
     498:	29 f4       	brne	.+10     	; 0x4a4 <nRF24L01P_Read_Data_From_Receive_Buffer+0x1a>
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x61,1,data,32);
     49a:	81 e6       	ldi	r24, 0x61	; 97
     49c:	61 e0       	ldi	r22, 0x01	; 1
     49e:	20 e2       	ldi	r18, 0x20	; 32
     4a0:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
     4a4:	08 95       	ret

000004a6 <nRF24L01P_Receive_Buffer_Not_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4a6:	e0 91 9a 06 	lds	r30, 0x069A
     4aa:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4ae:	82 89       	ldd	r24, Z+18	; 0x12
     4b0:	88 23       	and	r24, r24
     4b2:	11 f0       	breq	.+4      	; 0x4b8 <nRF24L01P_Receive_Buffer_Not_Empty+0x12>
     4b4:	80 e0       	ldi	r24, 0x00	; 0
     4b6:	08 95       	ret
  }
}

uint8_t nRF24L01P_Receive_Buffer_Not_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     4b8:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     4ba:	31 96       	adiw	r30, 0x01	; 1
     4bc:	87 e1       	ldi	r24, 0x17	; 23
     4be:	61 e0       	ldi	r22, 0x01	; 1
     4c0:	af 01       	movw	r20, r30
     4c2:	21 e0       	ldi	r18, 0x01	; 1
     4c4:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
     4c8:	e0 91 9a 06 	lds	r30, 0x069A
     4cc:	f0 91 9b 06 	lds	r31, 0x069B
     4d0:	81 81       	ldd	r24, Z+1	; 0x01
     4d2:	80 95       	com	r24
     4d4:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     4d6:	08 95       	ret

000004d8 <nRF24L01P_Get_Mode>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4d8:	e0 91 9a 06 	lds	r30, 0x069A
     4dc:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4e0:	82 89       	ldd	r24, Z+18	; 0x12
     4e2:	88 23       	and	r24, r24
     4e4:	11 f0       	breq	.+4      	; 0x4ea <nRF24L01P_Get_Mode+0x12>
     4e6:	80 e0       	ldi	r24, 0x00	; 0
     4e8:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Mode(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x00,1,nRF24L01P->TempBuf,1);
     4ea:	31 96       	adiw	r30, 0x01	; 1
     4ec:	80 e0       	ldi	r24, 0x00	; 0
     4ee:	61 e0       	ldi	r22, 0x01	; 1
     4f0:	af 01       	movw	r20, r30
     4f2:	21 e0       	ldi	r18, 0x01	; 1
     4f4:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
    if(nRF24L01P->TempBuf[0] & (1<<1)){
     4f8:	e0 91 9a 06 	lds	r30, 0x069A
     4fc:	f0 91 9b 06 	lds	r31, 0x069B
     500:	81 81       	ldd	r24, Z+1	; 0x01
     502:	81 ff       	sbrs	r24, 1
     504:	07 c0       	rjmp	.+14     	; 0x514 <nRF24L01P_Get_Mode+0x3c>
      if(nRF24L01P->TempBuf[0] & (1<<0)){
     506:	80 ff       	sbrs	r24, 0
     508:	02 c0       	rjmp	.+4      	; 0x50e <nRF24L01P_Get_Mode+0x36>
	    nRF24L01P->Mode=0x01;
     50a:	81 e0       	ldi	r24, 0x01	; 1
     50c:	01 c0       	rjmp	.+2      	; 0x510 <nRF24L01P_Get_Mode+0x38>
	    return 1; //rx mode
	  }else{
	    nRF24L01P->Mode=0x02;
     50e:	82 e0       	ldi	r24, 0x02	; 2
     510:	80 83       	st	Z, r24
     512:	08 95       	ret
	    return 2; //tx mode
	  }
    }else{
      nRF24L01P->Mode=0x00;
     514:	10 82       	st	Z, r1
     516:	80 e0       	ldi	r24, 0x00	; 0
      return 0; //pwr down
    }
  }else{
    return 0;
  }
}
     518:	08 95       	ret

0000051a <nRF24L01P_Set_Mode_Sleep>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     51a:	e0 91 9a 06 	lds	r30, 0x069A
     51e:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     522:	82 89       	ldd	r24, Z+18	; 0x12
     524:	88 23       	and	r24, r24
     526:	61 f4       	brne	.+24     	; 0x540 <nRF24L01P_Set_Mode_Sleep+0x26>
  }
}
  
void nRF24L01P_Set_Mode_Sleep(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x00;
     528:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     52a:	31 96       	adiw	r30, 0x01	; 1
     52c:	60 e0       	ldi	r22, 0x00	; 0
     52e:	af 01       	movw	r20, r30
     530:	21 e0       	ldi	r18, 0x01	; 1
     532:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->Mode=0x00;
     536:	e0 91 9a 06 	lds	r30, 0x069A
     53a:	f0 91 9b 06 	lds	r31, 0x069B
     53e:	10 82       	st	Z, r1
     540:	08 95       	ret

00000542 <nRF24L01P_Set_Mode_Tx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     542:	e0 91 9a 06 	lds	r30, 0x069A
     546:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     54a:	82 89       	ldd	r24, Z+18	; 0x12
     54c:	88 23       	and	r24, r24
     54e:	91 f4       	brne	.+36     	; 0x574 <nRF24L01P_Set_Mode_Tx+0x32>
  }
}

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
     550:	82 e7       	ldi	r24, 0x72	; 114
     552:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     554:	29 98       	cbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
    nRF24L01P_CE_Low();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     556:	31 96       	adiw	r30, 0x01	; 1
     558:	80 e0       	ldi	r24, 0x00	; 0
     55a:	60 e0       	ldi	r22, 0x00	; 0
     55c:	af 01       	movw	r20, r30
     55e:	21 e0       	ldi	r18, 0x01	; 1
     560:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
	  nRF24L01P_Flush_Transmit_Buffer();
     564:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_Flush_Transmit_Buffer>
	  nRF24L01P->Mode=0x02;
     568:	e0 91 9a 06 	lds	r30, 0x069A
     56c:	f0 91 9b 06 	lds	r31, 0x069B
     570:	82 e0       	ldi	r24, 0x02	; 2
     572:	80 83       	st	Z, r24
     574:	08 95       	ret

00000576 <nRF24L01P_Set_Mode_Rx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     576:	e0 91 9a 06 	lds	r30, 0x069A
     57a:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     57e:	82 89       	ldd	r24, Z+18	; 0x12
     580:	88 23       	and	r24, r24
     582:	81 f4       	brne	.+32     	; 0x5a4 <nRF24L01P_Set_Mode_Rx+0x2e>
  }
}

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
     584:	83 e7       	ldi	r24, 0x73	; 115
     586:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     588:	29 9a       	sbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
    nRF24L01P_CE_High();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     58a:	31 96       	adiw	r30, 0x01	; 1
     58c:	80 e0       	ldi	r24, 0x00	; 0
     58e:	60 e0       	ldi	r22, 0x00	; 0
     590:	af 01       	movw	r20, r30
     592:	21 e0       	ldi	r18, 0x01	; 1
     594:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
	  nRF24L01P->Mode=0x01;
     598:	e0 91 9a 06 	lds	r30, 0x069A
     59c:	f0 91 9b 06 	lds	r31, 0x069B
     5a0:	81 e0       	ldi	r24, 0x01	; 1
     5a2:	80 83       	st	Z, r24
     5a4:	08 95       	ret

000005a6 <nRF24L01P_ReadModifyWrite>:
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
     5a6:	ff 92       	push	r15
     5a8:	0f 93       	push	r16
     5aa:	1f 93       	push	r17
     5ac:	f8 2e       	mov	r15, r24
     5ae:	16 2f       	mov	r17, r22
     5b0:	04 2f       	mov	r16, r20
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     5b2:	e0 91 9a 06 	lds	r30, 0x069A
     5b6:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     5ba:	82 89       	ldd	r24, Z+18	; 0x12
     5bc:	88 23       	and	r24, r24
     5be:	69 f5       	brne	.+90     	; 0x61a <nRF24L01P_ReadModifyWrite+0x74>
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(reg,1,nRF24L01P->TempBuf,1);
     5c0:	31 96       	adiw	r30, 0x01	; 1
     5c2:	8f 2d       	mov	r24, r15
     5c4:	61 e0       	ldi	r22, 0x01	; 1
     5c6:	af 01       	movw	r20, r30
     5c8:	21 e0       	ldi	r18, 0x01	; 1
     5ca:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
     5ce:	e0 91 9a 06 	lds	r30, 0x069A
     5d2:	f0 91 9b 06 	lds	r31, 0x069B
    if(bit_val){
     5d6:	00 23       	and	r16, r16
     5d8:	51 f0       	breq	.+20     	; 0x5ee <nRF24L01P_ReadModifyWrite+0x48>
      nRF24L01P->TempBuf[0]|=(1<<bit_pos);
     5da:	81 e0       	ldi	r24, 0x01	; 1
     5dc:	90 e0       	ldi	r25, 0x00	; 0
     5de:	02 c0       	rjmp	.+4      	; 0x5e4 <nRF24L01P_ReadModifyWrite+0x3e>
     5e0:	88 0f       	add	r24, r24
     5e2:	99 1f       	adc	r25, r25
     5e4:	1a 95       	dec	r17
     5e6:	e2 f7       	brpl	.-8      	; 0x5e0 <nRF24L01P_ReadModifyWrite+0x3a>
     5e8:	21 81       	ldd	r18, Z+1	; 0x01
     5ea:	28 2b       	or	r18, r24
     5ec:	0a c0       	rjmp	.+20     	; 0x602 <nRF24L01P_ReadModifyWrite+0x5c>
    }else{
      nRF24L01P->TempBuf[0]&=~(1<<bit_pos);
     5ee:	81 e0       	ldi	r24, 0x01	; 1
     5f0:	90 e0       	ldi	r25, 0x00	; 0
     5f2:	02 c0       	rjmp	.+4      	; 0x5f8 <nRF24L01P_ReadModifyWrite+0x52>
     5f4:	88 0f       	add	r24, r24
     5f6:	99 1f       	adc	r25, r25
     5f8:	1a 95       	dec	r17
     5fa:	e2 f7       	brpl	.-8      	; 0x5f4 <nRF24L01P_ReadModifyWrite+0x4e>
     5fc:	80 95       	com	r24
     5fe:	21 81       	ldd	r18, Z+1	; 0x01
     600:	28 23       	and	r18, r24
     602:	21 83       	std	Z+1, r18	; 0x01
    }
    nRF24L01P_ReadWrite_Register(reg,0,nRF24L01P->TempBuf,1);
     604:	40 91 9a 06 	lds	r20, 0x069A
     608:	50 91 9b 06 	lds	r21, 0x069B
     60c:	4f 5f       	subi	r20, 0xFF	; 255
     60e:	5f 4f       	sbci	r21, 0xFF	; 255
     610:	8f 2d       	mov	r24, r15
     612:	60 e0       	ldi	r22, 0x00	; 0
     614:	21 e0       	ldi	r18, 0x01	; 1
     616:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  }
}
     61a:	1f 91       	pop	r17
     61c:	0f 91       	pop	r16
     61e:	ff 90       	pop	r15
     620:	08 95       	ret

00000622 <nRF24L01P_Get_Channel>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     622:	e0 91 9a 06 	lds	r30, 0x069A
     626:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     62a:	82 89       	ldd	r24, Z+18	; 0x12
     62c:	88 23       	and	r24, r24
     62e:	11 f0       	breq	.+4      	; 0x634 <nRF24L01P_Get_Channel+0x12>
     630:	80 e0       	ldi	r24, 0x00	; 0
     632:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Channel(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x05,1,nRF24L01P->TempBuf,1);
     634:	31 96       	adiw	r30, 0x01	; 1
     636:	85 e0       	ldi	r24, 0x05	; 5
     638:	61 e0       	ldi	r22, 0x01	; 1
     63a:	af 01       	movw	r20, r30
     63c:	21 e0       	ldi	r18, 0x01	; 1
     63e:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
    return nRF24L01P->TempBuf[0];
     642:	e0 91 9a 06 	lds	r30, 0x069A
     646:	f0 91 9b 06 	lds	r31, 0x069B
     64a:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}
     64c:	08 95       	ret

0000064e <nRF24L01P_Set_Channel>:

void nRF24L01P_Set_Channel(uint8_t channel){
     64e:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     650:	e0 91 9a 06 	lds	r30, 0x069A
     654:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     658:	82 89       	ldd	r24, Z+18	; 0x12
     65a:	88 23       	and	r24, r24
     65c:	61 f4       	brne	.+24     	; 0x676 <nRF24L01P_Set_Channel+0x28>
void nRF24L01P_Set_Channel(uint8_t channel){
  if(nRF24L01P_No_Error()){
    if(channel>125){
      channel=125;
    }
    nRF24L01P->TempBuf[0]=channel;
     65e:	89 2f       	mov	r24, r25
     660:	9e 37       	cpi	r25, 0x7E	; 126
     662:	08 f0       	brcs	.+2      	; 0x666 <nRF24L01P_Set_Channel+0x18>
     664:	8d e7       	ldi	r24, 0x7D	; 125
     666:	81 83       	std	Z+1, r24	; 0x01
    nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     668:	31 96       	adiw	r30, 0x01	; 1
     66a:	85 e0       	ldi	r24, 0x05	; 5
     66c:	60 e0       	ldi	r22, 0x00	; 0
     66e:	af 01       	movw	r20, r30
     670:	21 e0       	ldi	r18, 0x01	; 1
     672:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
     676:	08 95       	ret

00000678 <nRF24L01P_Get_Speed>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     678:	e0 91 9a 06 	lds	r30, 0x069A
     67c:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     680:	82 89       	ldd	r24, Z+18	; 0x12
     682:	88 23       	and	r24, r24
     684:	11 f0       	breq	.+4      	; 0x68a <nRF24L01P_Get_Speed+0x12>
     686:	80 e0       	ldi	r24, 0x00	; 0
     688:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     68a:	31 96       	adiw	r30, 0x01	; 1
     68c:	86 e0       	ldi	r24, 0x06	; 6
     68e:	61 e0       	ldi	r22, 0x01	; 1
     690:	af 01       	movw	r20, r30
     692:	21 e0       	ldi	r18, 0x01	; 1
     694:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     698:	e0 91 9a 06 	lds	r30, 0x069A
     69c:	f0 91 9b 06 	lds	r31, 0x069B
     6a0:	91 81       	ldd	r25, Z+1	; 0x01
     6a2:	96 95       	lsr	r25
     6a4:	96 95       	lsr	r25
     6a6:	96 95       	lsr	r25
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
     6a8:	89 2f       	mov	r24, r25
     6aa:	86 95       	lsr	r24
     6ac:	82 70       	andi	r24, 0x02	; 2
     6ae:	81 83       	std	Z+1, r24	; 0x01
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     6b0:	91 70       	andi	r25, 0x01	; 1
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
    nRF24L01P->TempBuf[1]|=nRF24L01P->TempBuf[0];
     6b2:	89 2b       	or	r24, r25
     6b4:	82 83       	std	Z+2, r24	; 0x02
    if      (nRF24L01P->TempBuf[1]==0x02){
     6b6:	82 30       	cpi	r24, 0x02	; 2
     6b8:	11 f4       	brne	.+4      	; 0x6be <nRF24L01P_Get_Speed+0x46>
      nRF24L01P->TempBuf[0]=0;
     6ba:	11 82       	std	Z+1, r1	; 0x01
     6bc:	06 c0       	rjmp	.+12     	; 0x6ca <nRF24L01P_Get_Speed+0x52>
    }else if(nRF24L01P->TempBuf[1]==0x01){
     6be:	81 30       	cpi	r24, 0x01	; 1
     6c0:	19 f0       	breq	.+6      	; 0x6c8 <nRF24L01P_Get_Speed+0x50>
      nRF24L01P->TempBuf[0]=1;
    }else if(nRF24L01P->TempBuf[1]==0x00){
     6c2:	88 23       	and	r24, r24
     6c4:	11 f4       	brne	.+4      	; 0x6ca <nRF24L01P_Get_Speed+0x52>
      nRF24L01P->TempBuf[0]=2;
     6c6:	82 e0       	ldi	r24, 0x02	; 2
     6c8:	81 83       	std	Z+1, r24	; 0x01
    }
    return nRF24L01P->TempBuf[0];
     6ca:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}  
     6cc:	08 95       	ret

000006ce <nRF24L01P_Set_Speed>:

void nRF24L01P_Set_Speed(uint8_t index){
     6ce:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     6d0:	e0 91 9a 06 	lds	r30, 0x069A
     6d4:	f0 91 9b 06 	lds	r31, 0x069B
     6d8:	82 89       	ldd	r24, Z+18	; 0x12
     6da:	88 23       	and	r24, r24
     6dc:	41 f5       	brne	.+80     	; 0x72e <nRF24L01P_Set_Speed+0x60>
  }
}  

void nRF24L01P_Set_Speed(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){       //250kbps
     6de:	99 23       	and	r25, r25
     6e0:	21 f4       	brne	.+8      	; 0x6ea <nRF24L01P_Set_Speed+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,5,1);
     6e2:	86 e0       	ldi	r24, 0x06	; 6
     6e4:	65 e0       	ldi	r22, 0x05	; 5
     6e6:	41 e0       	ldi	r20, 0x01	; 1
     6e8:	05 c0       	rjmp	.+10     	; 0x6f4 <nRF24L01P_Set_Speed+0x26>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
    }
    else if(index==1){  //1Mbps
     6ea:	91 30       	cpi	r25, 0x01	; 1
     6ec:	49 f4       	brne	.+18     	; 0x700 <nRF24L01P_Set_Speed+0x32>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     6ee:	86 e0       	ldi	r24, 0x06	; 6
     6f0:	65 e0       	ldi	r22, 0x05	; 5
     6f2:	40 e0       	ldi	r20, 0x00	; 0
     6f4:	0e 94 d3 02 	call	0x5a6	; 0x5a6 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
     6f8:	86 e0       	ldi	r24, 0x06	; 6
     6fa:	63 e0       	ldi	r22, 0x03	; 3
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	0a c0       	rjmp	.+20     	; 0x714 <nRF24L01P_Set_Speed+0x46>
    }
    else if(index==2){  //2Mbps
     700:	92 30       	cpi	r25, 0x02	; 2
     702:	59 f4       	brne	.+22     	; 0x71a <nRF24L01P_Set_Speed+0x4c>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     704:	86 e0       	ldi	r24, 0x06	; 6
     706:	65 e0       	ldi	r22, 0x05	; 5
     708:	40 e0       	ldi	r20, 0x00	; 0
     70a:	0e 94 d3 02 	call	0x5a6	; 0x5a6 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     70e:	86 e0       	ldi	r24, 0x06	; 6
     710:	63 e0       	ldi	r22, 0x03	; 3
     712:	41 e0       	ldi	r20, 0x01	; 1
     714:	0e 94 d3 02 	call	0x5a6	; 0x5a6 <nRF24L01P_ReadModifyWrite>
     718:	08 95       	ret
    }else{              //2Mbps
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     71a:	86 e0       	ldi	r24, 0x06	; 6
     71c:	65 e0       	ldi	r22, 0x05	; 5
     71e:	40 e0       	ldi	r20, 0x00	; 0
     720:	0e 94 d3 02 	call	0x5a6	; 0x5a6 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     724:	86 e0       	ldi	r24, 0x06	; 6
     726:	63 e0       	ldi	r22, 0x03	; 3
     728:	41 e0       	ldi	r20, 0x01	; 1
     72a:	0e 94 d3 02 	call	0x5a6	; 0x5a6 <nRF24L01P_ReadModifyWrite>
     72e:	08 95       	ret

00000730 <nRF24L01P_Get_Tx_Power>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     730:	e0 91 9a 06 	lds	r30, 0x069A
     734:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     738:	82 89       	ldd	r24, Z+18	; 0x12
     73a:	88 23       	and	r24, r24
     73c:	11 f0       	breq	.+4      	; 0x742 <nRF24L01P_Get_Tx_Power+0x12>
     73e:	80 e0       	ldi	r24, 0x00	; 0
     740:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Tx_Power(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     742:	31 96       	adiw	r30, 0x01	; 1
     744:	86 e0       	ldi	r24, 0x06	; 6
     746:	61 e0       	ldi	r22, 0x01	; 1
     748:	af 01       	movw	r20, r30
     74a:	21 e0       	ldi	r18, 0x01	; 1
     74c:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[0]>>=1;
     750:	e0 91 9a 06 	lds	r30, 0x069A
     754:	f0 91 9b 06 	lds	r31, 0x069B
    nRF24L01P->TempBuf[0]&=0x03;
     758:	81 81       	ldd	r24, Z+1	; 0x01
     75a:	86 95       	lsr	r24
     75c:	83 70       	andi	r24, 0x03	; 3
     75e:	81 83       	std	Z+1, r24	; 0x01
    return nRF24L01P->TempBuf[0];
  }else{
    return 0;
  }
}  
     760:	08 95       	ret

00000762 <nRF24L01P_Set_Tx_Power>:

void nRF24L01P_Set_Tx_Power(uint8_t index){
     762:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     764:	e0 91 9a 06 	lds	r30, 0x069A
     768:	f0 91 9b 06 	lds	r31, 0x069B
     76c:	82 89       	ldd	r24, Z+18	; 0x12
     76e:	88 23       	and	r24, r24
     770:	71 f5       	brne	.+92     	; 0x7ce <nRF24L01P_Set_Tx_Power+0x6c>
  }
}  

void nRF24L01P_Set_Tx_Power(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){
     772:	99 23       	and	r25, r25
     774:	21 f4       	brne	.+8      	; 0x77e <nRF24L01P_Set_Tx_Power+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     776:	86 e0       	ldi	r24, 0x06	; 6
     778:	62 e0       	ldi	r22, 0x02	; 2
     77a:	40 e0       	ldi	r20, 0x00	; 0
     77c:	0b c0       	rjmp	.+22     	; 0x794 <nRF24L01P_Set_Tx_Power+0x32>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
    }
    else if(index==1){
     77e:	91 30       	cpi	r25, 0x01	; 1
     780:	21 f4       	brne	.+8      	; 0x78a <nRF24L01P_Set_Tx_Power+0x28>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     782:	86 e0       	ldi	r24, 0x06	; 6
     784:	62 e0       	ldi	r22, 0x02	; 2
     786:	40 e0       	ldi	r20, 0x00	; 0
     788:	10 c0       	rjmp	.+32     	; 0x7aa <nRF24L01P_Set_Tx_Power+0x48>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
    }
    else if(index==2){
     78a:	92 30       	cpi	r25, 0x02	; 2
     78c:	49 f4       	brne	.+18     	; 0x7a0 <nRF24L01P_Set_Tx_Power+0x3e>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     78e:	86 e0       	ldi	r24, 0x06	; 6
     790:	62 e0       	ldi	r22, 0x02	; 2
     792:	41 e0       	ldi	r20, 0x01	; 1
     794:	0e 94 d3 02 	call	0x5a6	; 0x5a6 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
     798:	86 e0       	ldi	r24, 0x06	; 6
     79a:	61 e0       	ldi	r22, 0x01	; 1
     79c:	40 e0       	ldi	r20, 0x00	; 0
     79e:	0a c0       	rjmp	.+20     	; 0x7b4 <nRF24L01P_Set_Tx_Power+0x52>
    }
    else if(index==3){
     7a0:	93 30       	cpi	r25, 0x03	; 3
     7a2:	59 f4       	brne	.+22     	; 0x7ba <nRF24L01P_Set_Tx_Power+0x58>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     7a4:	86 e0       	ldi	r24, 0x06	; 6
     7a6:	62 e0       	ldi	r22, 0x02	; 2
     7a8:	41 e0       	ldi	r20, 0x01	; 1
     7aa:	0e 94 d3 02 	call	0x5a6	; 0x5a6 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     7ae:	86 e0       	ldi	r24, 0x06	; 6
     7b0:	61 e0       	ldi	r22, 0x01	; 1
     7b2:	41 e0       	ldi	r20, 0x01	; 1
     7b4:	0e 94 d3 02 	call	0x5a6	; 0x5a6 <nRF24L01P_ReadModifyWrite>
     7b8:	08 95       	ret
    }else{
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     7ba:	86 e0       	ldi	r24, 0x06	; 6
     7bc:	62 e0       	ldi	r22, 0x02	; 2
     7be:	41 e0       	ldi	r20, 0x01	; 1
     7c0:	0e 94 d3 02 	call	0x5a6	; 0x5a6 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     7c4:	86 e0       	ldi	r24, 0x06	; 6
     7c6:	61 e0       	ldi	r22, 0x01	; 1
     7c8:	41 e0       	ldi	r20, 0x01	; 1
     7ca:	0e 94 d3 02 	call	0x5a6	; 0x5a6 <nRF24L01P_ReadModifyWrite>
     7ce:	08 95       	ret

000007d0 <nRF24L01P_Set_Own_Address>:
    }
  }
}

void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
     7d0:	e0 91 9a 06 	lds	r30, 0x069A
     7d4:	f0 91 9b 06 	lds	r31, 0x069B
     7d8:	83 83       	std	Z+3, r24	; 0x03
}
     7da:	08 95       	ret

000007dc <nRF24L01P_Set_Destination_Address>:

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     7dc:	e0 91 9a 06 	lds	r30, 0x069A
     7e0:	f0 91 9b 06 	lds	r31, 0x069B
     7e4:	84 83       	std	Z+4, r24	; 0x04
}
     7e6:	08 95       	ret

000007e8 <nRF24L01P_Set_Receive_Timeout>:

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     7e8:	e0 91 9a 06 	lds	r30, 0x069A
     7ec:	f0 91 9b 06 	lds	r31, 0x069B
     7f0:	96 83       	std	Z+6, r25	; 0x06
     7f2:	85 83       	std	Z+5, r24	; 0x05
}
     7f4:	08 95       	ret

000007f6 <nRF24L01P_Set_MaxRetransmission>:

void nRF24L01P_Set_MaxRetransmission(uint16_t val){
  nRF24L01P->Config.MaxRetry=val;
     7f6:	e0 91 9a 06 	lds	r30, 0x069A
     7fa:	f0 91 9b 06 	lds	r31, 0x069B
     7fe:	93 87       	std	Z+11, r25	; 0x0b
     800:	82 87       	std	Z+10, r24	; 0x0a
}
     802:	08 95       	ret

00000804 <nRF24L01P_Deep_Sleep>:

void nRF24L01P_Deep_Sleep(void){
  if(nRF24L01P->Mode != 0x00){
     804:	e0 91 9a 06 	lds	r30, 0x069A
     808:	f0 91 9b 06 	lds	r31, 0x069B
     80c:	80 81       	ld	r24, Z
     80e:	88 23       	and	r24, r24
     810:	21 f0       	breq	.+8      	; 0x81a <nRF24L01P_Deep_Sleep+0x16>
    nRF24L01P_Set_Mode_Sleep();
     812:	0e 94 8d 02 	call	0x51a	; 0x51a <nRF24L01P_Set_Mode_Sleep>
    nRF24L01P_Disable();
     816:	0e 94 29 01 	call	0x252	; 0x252 <nRF24L01P_Disable>
     81a:	08 95       	ret

0000081c <nRF24L01P_WakeUp>:
  }
}


void nRF24L01P_WakeUp(void){
  if(nRF24L01P->Mode == 0x00){ 
     81c:	e0 91 9a 06 	lds	r30, 0x069A
     820:	f0 91 9b 06 	lds	r31, 0x069B
     824:	80 81       	ld	r24, Z
     826:	88 23       	and	r24, r24
     828:	21 f4       	brne	.+8      	; 0x832 <nRF24L01P_WakeUp+0x16>
    nRF24L01P_Enable();
     82a:	0e 94 22 01 	call	0x244	; 0x244 <nRF24L01P_Enable>
    nRF24L01P_Set_Mode_Rx();
     82e:	0e 94 bb 02 	call	0x576	; 0x576 <nRF24L01P_Set_Mode_Rx>
     832:	08 95       	ret

00000834 <nRF24L01P_Init>:
  }
}

void nRF24L01P_Init(void){
     834:	0f 93       	push	r16
     836:	1f 93       	push	r17
  nRF24L01P_Struct_Init();
     838:	0e 94 d1 00 	call	0x1a2	; 0x1a2 <nRF24L01P_Struct_Init>
  nRF24L01P_Enable();
     83c:	0e 94 22 01 	call	0x244	; 0x244 <nRF24L01P_Enable>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     840:	e0 91 9a 06 	lds	r30, 0x069A
     844:	f0 91 9b 06 	lds	r31, 0x069B
     848:	11 82       	std	Z+1, r1	; 0x01
     84a:	31 96       	adiw	r30, 0x01	; 1
     84c:	80 e0       	ldi	r24, 0x00	; 0
     84e:	60 e0       	ldi	r22, 0x00	; 0
     850:	af 01       	movw	r20, r30
     852:	21 e0       	ldi	r18, 0x01	; 1
     854:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x01,0,nRF24L01P->TempBuf,1);
     858:	e0 91 9a 06 	lds	r30, 0x069A
     85c:	f0 91 9b 06 	lds	r31, 0x069B
     860:	11 82       	std	Z+1, r1	; 0x01
     862:	31 96       	adiw	r30, 0x01	; 1
     864:	81 e0       	ldi	r24, 0x01	; 1
     866:	60 e0       	ldi	r22, 0x00	; 0
     868:	af 01       	movw	r20, r30
     86a:	21 e0       	ldi	r18, 0x01	; 1
     86c:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x03;  nRF24L01P_ReadWrite_Register(0x02,0,nRF24L01P->TempBuf,1);
     870:	e0 91 9a 06 	lds	r30, 0x069A
     874:	f0 91 9b 06 	lds	r31, 0x069B
     878:	83 e0       	ldi	r24, 0x03	; 3
     87a:	81 83       	std	Z+1, r24	; 0x01
     87c:	31 96       	adiw	r30, 0x01	; 1
     87e:	82 e0       	ldi	r24, 0x02	; 2
     880:	60 e0       	ldi	r22, 0x00	; 0
     882:	af 01       	movw	r20, r30
     884:	21 e0       	ldi	r18, 0x01	; 1
     886:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x01;  nRF24L01P_ReadWrite_Register(0x03,0,nRF24L01P->TempBuf,1);
     88a:	e0 91 9a 06 	lds	r30, 0x069A
     88e:	f0 91 9b 06 	lds	r31, 0x069B
     892:	81 e0       	ldi	r24, 0x01	; 1
     894:	81 83       	std	Z+1, r24	; 0x01
     896:	31 96       	adiw	r30, 0x01	; 1
     898:	83 e0       	ldi	r24, 0x03	; 3
     89a:	60 e0       	ldi	r22, 0x00	; 0
     89c:	af 01       	movw	r20, r30
     89e:	21 e0       	ldi	r18, 0x01	; 1
     8a0:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x04,0,nRF24L01P->TempBuf,1);
     8a4:	e0 91 9a 06 	lds	r30, 0x069A
     8a8:	f0 91 9b 06 	lds	r31, 0x069B
     8ac:	11 82       	std	Z+1, r1	; 0x01
     8ae:	31 96       	adiw	r30, 0x01	; 1
     8b0:	84 e0       	ldi	r24, 0x04	; 4
     8b2:	60 e0       	ldi	r22, 0x00	; 0
     8b4:	af 01       	movw	r20, r30
     8b6:	21 e0       	ldi	r18, 0x01	; 1
     8b8:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x02;  nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     8bc:	e0 91 9a 06 	lds	r30, 0x069A
     8c0:	f0 91 9b 06 	lds	r31, 0x069B
     8c4:	82 e0       	ldi	r24, 0x02	; 2
     8c6:	81 83       	std	Z+1, r24	; 0x01
     8c8:	31 96       	adiw	r30, 0x01	; 1
     8ca:	85 e0       	ldi	r24, 0x05	; 5
     8cc:	60 e0       	ldi	r22, 0x00	; 0
     8ce:	af 01       	movw	r20, r30
     8d0:	21 e0       	ldi	r18, 0x01	; 1
     8d2:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x26;  nRF24L01P_ReadWrite_Register(0x06,0,nRF24L01P->TempBuf,1); 
     8d6:	e0 91 9a 06 	lds	r30, 0x069A
     8da:	f0 91 9b 06 	lds	r31, 0x069B
     8de:	86 e2       	ldi	r24, 0x26	; 38
     8e0:	81 83       	std	Z+1, r24	; 0x01
     8e2:	31 96       	adiw	r30, 0x01	; 1
     8e4:	86 e0       	ldi	r24, 0x06	; 6
     8e6:	60 e0       	ldi	r22, 0x00	; 0
     8e8:	af 01       	movw	r20, r30
     8ea:	21 e0       	ldi	r18, 0x01	; 1
     8ec:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x70;  nRF24L01P_ReadWrite_Register(0x07,0,nRF24L01P->TempBuf,1);
     8f0:	e0 91 9a 06 	lds	r30, 0x069A
     8f4:	f0 91 9b 06 	lds	r31, 0x069B
     8f8:	80 e7       	ldi	r24, 0x70	; 112
     8fa:	81 83       	std	Z+1, r24	; 0x01
     8fc:	31 96       	adiw	r30, 0x01	; 1
     8fe:	87 e0       	ldi	r24, 0x07	; 7
     900:	60 e0       	ldi	r22, 0x00	; 0
     902:	af 01       	movw	r20, r30
     904:	21 e0       	ldi	r18, 0x01	; 1
     906:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     90a:	e0 91 9a 06 	lds	r30, 0x069A
     90e:	f0 91 9b 06 	lds	r31, 0x069B
     912:	10 e2       	ldi	r17, 0x20	; 32
     914:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x11,0,nRF24L01P->TempBuf,1);
     916:	31 96       	adiw	r30, 0x01	; 1
     918:	81 e1       	ldi	r24, 0x11	; 17
     91a:	60 e0       	ldi	r22, 0x00	; 0
     91c:	af 01       	movw	r20, r30
     91e:	21 e0       	ldi	r18, 0x01	; 1
     920:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     924:	e0 91 9a 06 	lds	r30, 0x069A
     928:	f0 91 9b 06 	lds	r31, 0x069B
     92c:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x12,0,nRF24L01P->TempBuf,1);
     92e:	31 96       	adiw	r30, 0x01	; 1
     930:	82 e1       	ldi	r24, 0x12	; 18
     932:	60 e0       	ldi	r22, 0x00	; 0
     934:	af 01       	movw	r20, r30
     936:	21 e0       	ldi	r18, 0x01	; 1
     938:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1C,0,nRF24L01P->TempBuf,1);
     93c:	e0 91 9a 06 	lds	r30, 0x069A
     940:	f0 91 9b 06 	lds	r31, 0x069B
     944:	11 82       	std	Z+1, r1	; 0x01
     946:	31 96       	adiw	r30, 0x01	; 1
     948:	8c e1       	ldi	r24, 0x1C	; 28
     94a:	60 e0       	ldi	r22, 0x00	; 0
     94c:	af 01       	movw	r20, r30
     94e:	21 e0       	ldi	r18, 0x01	; 1
     950:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1D,0,nRF24L01P->TempBuf,1);
     954:	e0 91 9a 06 	lds	r30, 0x069A
     958:	f0 91 9b 06 	lds	r31, 0x069B
     95c:	11 82       	std	Z+1, r1	; 0x01
     95e:	31 96       	adiw	r30, 0x01	; 1
     960:	8d e1       	ldi	r24, 0x1D	; 29
     962:	60 e0       	ldi	r22, 0x00	; 0
     964:	af 01       	movw	r20, r30
     966:	21 e0       	ldi	r18, 0x01	; 1
     968:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x10,0,(uint8_t*)"ACK00",5);
     96c:	00 e0       	ldi	r16, 0x00	; 0
     96e:	11 e0       	ldi	r17, 0x01	; 1
     970:	80 e1       	ldi	r24, 0x10	; 16
     972:	60 e0       	ldi	r22, 0x00	; 0
     974:	a8 01       	movw	r20, r16
     976:	25 e0       	ldi	r18, 0x05	; 5
     978:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0A,0,(uint8_t*)"ACK00",5);
     97c:	8a e0       	ldi	r24, 0x0A	; 10
     97e:	60 e0       	ldi	r22, 0x00	; 0
     980:	a8 01       	movw	r20, r16
     982:	25 e0       	ldi	r18, 0x05	; 5
     984:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0B,0,(uint8_t*)"PIPE1",5);
     988:	8b e0       	ldi	r24, 0x0B	; 11
     98a:	60 e0       	ldi	r22, 0x00	; 0
     98c:	46 e0       	ldi	r20, 0x06	; 6
     98e:	51 e0       	ldi	r21, 0x01	; 1
     990:	25 e0       	ldi	r18, 0x05	; 5
     992:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
     996:	8c e0       	ldi	r24, 0x0C	; 12
     998:	60 e0       	ldi	r22, 0x00	; 0
     99a:	4c e0       	ldi	r20, 0x0C	; 12
     99c:	51 e0       	ldi	r21, 0x01	; 1
     99e:	25 e0       	ldi	r18, 0x05	; 5
     9a0:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
     9a4:	8d e0       	ldi	r24, 0x0D	; 13
     9a6:	60 e0       	ldi	r22, 0x00	; 0
     9a8:	42 e1       	ldi	r20, 0x12	; 18
     9aa:	51 e0       	ldi	r21, 0x01	; 1
     9ac:	25 e0       	ldi	r18, 0x05	; 5
     9ae:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
     9b2:	8e e0       	ldi	r24, 0x0E	; 14
     9b4:	60 e0       	ldi	r22, 0x00	; 0
     9b6:	48 e1       	ldi	r20, 0x18	; 24
     9b8:	51 e0       	ldi	r21, 0x01	; 1
     9ba:	25 e0       	ldi	r18, 0x05	; 5
     9bc:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
     9c0:	8f e0       	ldi	r24, 0x0F	; 15
     9c2:	60 e0       	ldi	r22, 0x00	; 0
     9c4:	4e e1       	ldi	r20, 0x1E	; 30
     9c6:	51 e0       	ldi	r21, 0x01	; 1
     9c8:	25 e0       	ldi	r18, 0x05	; 5
     9ca:	0e 94 a9 01 	call	0x352	; 0x352 <nRF24L01P_ReadWrite_Register>
void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
}

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     9ce:	e0 91 9a 06 	lds	r30, 0x069A
     9d2:	f0 91 9b 06 	lds	r31, 0x069B
     9d6:	80 e2       	ldi	r24, 0x20	; 32
     9d8:	90 e0       	ldi	r25, 0x00	; 0
     9da:	96 83       	std	Z+6, r25	; 0x06
     9dc:	85 83       	std	Z+5, r24	; 0x05
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
  nRF24L01P_Set_Receive_Timeout(32);
  nRF24L01P_Deep_Sleep();
     9de:	0e 94 02 04 	call	0x804	; 0x804 <nRF24L01P_Deep_Sleep>
}
     9e2:	1f 91       	pop	r17
     9e4:	0f 91       	pop	r16
     9e6:	08 95       	ret

000009e8 <nRF24L01P_Transmit_Basic>:

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
     9e8:	ff 92       	push	r15
     9ea:	0f 93       	push	r16
     9ec:	1f 93       	push	r17
     9ee:	8c 01       	movw	r16, r24
     9f0:	f6 2e       	mov	r15, r22
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     9f2:	e0 91 9a 06 	lds	r30, 0x069A
     9f6:	f0 91 9b 06 	lds	r31, 0x069B
     9fa:	11 8a       	std	Z+17, r1	; 0x11
     9fc:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     9fe:	12 8a       	std	Z+18, r1	; 0x12
  nRF24L01P_Deep_Sleep();
}

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
  nRF24L01P_Error_Clear();
  nRF24L01P_Set_Mode_Tx();
     a00:	0e 94 a1 02 	call	0x542	; 0x542 <nRF24L01P_Set_Mode_Tx>
  buf[nRF24L01P_PACKET_LEN-5]=nRF24L01P->Address.Own;
     a04:	e0 91 9a 06 	lds	r30, 0x069A
     a08:	f0 91 9b 06 	lds	r31, 0x069B
     a0c:	83 81       	ldd	r24, Z+3	; 0x03
     a0e:	f8 01       	movw	r30, r16
     a10:	83 8f       	std	Z+27, r24	; 0x1b
  buf[nRF24L01P_PACKET_LEN-4]=nRF24L01P->Address.Dest;
     a12:	e0 91 9a 06 	lds	r30, 0x069A
     a16:	f0 91 9b 06 	lds	r31, 0x069B
     a1a:	84 81       	ldd	r24, Z+4	; 0x04
     a1c:	f8 01       	movw	r30, r16
     a1e:	84 8f       	std	Z+28, r24	; 0x1c
  buf[nRF24L01P_PACKET_LEN-3]=len;
     a20:	f5 8e       	std	Z+29, r15	; 0x1d
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
     a22:	c8 01       	movw	r24, r16
     a24:	6e e1       	ldi	r22, 0x1E	; 30
     a26:	0e 94 91 01 	call	0x322	; 0x322 <nRF24L01P_Calcuate_CRC_Block>
  buf[nRF24L01P_PACKET_LEN-2]=(temp & 0xFF00)>>8;
     a2a:	f8 01       	movw	r30, r16
     a2c:	96 8f       	std	Z+30, r25	; 0x1e
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0x00FF);
     a2e:	87 8f       	std	Z+31, r24	; 0x1f
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
     a30:	c8 01       	movw	r24, r16
     a32:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <nRF24L01P_Write_Data_To_Transmit_Buffer>
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     a36:	29 9a       	sbi	0x05, 1	; 5
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
  buf[nRF24L01P_PACKET_LEN-2]=(temp & 0xFF00)>>8;
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0x00FF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
     a38:	0e 94 1f 02 	call	0x43e	; 0x43e <nRF24L01P_Wait_Till_Transmission_Completes>
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     a3c:	29 98       	cbi	0x05, 1	; 5
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0x00FF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
  nRF24L01P_CE_Low();
}
     a3e:	1f 91       	pop	r17
     a40:	0f 91       	pop	r16
     a42:	ff 90       	pop	r15
     a44:	08 95       	ret

00000a46 <nRF24L01P_Recieve_Basic>:


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
     a46:	cf 92       	push	r12
     a48:	df 92       	push	r13
     a4a:	ef 92       	push	r14
     a4c:	ff 92       	push	r15
     a4e:	0f 93       	push	r16
     a50:	1f 93       	push	r17
     a52:	cf 93       	push	r28
     a54:	df 93       	push	r29
     a56:	7c 01       	movw	r14, r24
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     a58:	e0 91 9a 06 	lds	r30, 0x069A
     a5c:	f0 91 9b 06 	lds	r31, 0x069B
     a60:	11 8a       	std	Z+17, r1	; 0x11
     a62:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     a64:	12 8a       	std	Z+18, r1	; 0x12


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
     a66:	10 86       	std	Z+8, r1	; 0x08
     a68:	17 82       	std	Z+7, r1	; 0x07
  nRF24L01P_Set_Mode_Rx();
     a6a:	0e 94 bb 02 	call	0x576	; 0x576 <nRF24L01P_Set_Mode_Rx>
     a6e:	78 ec       	ldi	r23, 0xC8	; 200
     a70:	c7 2e       	mov	r12, r23
     a72:	d1 2c       	mov	r13, r1
     a74:	23 c0       	rjmp	.+70     	; 0xabc <nRF24L01P_Recieve_Basic+0x76>
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
    if(nRF24L01P_Receive_Buffer_Not_Empty()){
     a76:	0e 94 53 02 	call	0x4a6	; 0x4a6 <nRF24L01P_Receive_Buffer_Not_Empty>
     a7a:	88 23       	and	r24, r24
     a7c:	99 f0       	breq	.+38     	; 0xaa4 <nRF24L01P_Recieve_Basic+0x5e>
      nRF24L01P_Read_Data_From_Receive_Buffer(buf);
     a7e:	c7 01       	movw	r24, r14
     a80:	0e 94 45 02 	call	0x48a	; 0x48a <nRF24L01P_Read_Data_From_Receive_Buffer>
	  uint16_t rec_crc=buf[nRF24L01P_PACKET_LEN-2];
	  rec_crc<<=8;
     a84:	f7 01       	movw	r30, r14
     a86:	d6 8d       	ldd	r29, Z+30	; 0x1e
     a88:	c0 e0       	ldi	r28, 0x00	; 0
	  rec_crc|=buf[nRF24L01P_PACKET_LEN-1];
     a8a:	07 8d       	ldd	r16, Z+31	; 0x1f
     a8c:	10 e0       	ldi	r17, 0x00	; 0
     a8e:	0c 2b       	or	r16, r28
     a90:	1d 2b       	or	r17, r29
      uint16_t calc_crc=nRF24L01P_Calcuate_CRC_Block(buf, nRF24L01P_PACKET_LEN-2);
     a92:	c7 01       	movw	r24, r14
     a94:	6e e1       	ldi	r22, 0x1E	; 30
     a96:	0e 94 91 01 	call	0x322	; 0x322 <nRF24L01P_Calcuate_CRC_Block>
      if(rec_crc == calc_crc){
     a9a:	08 17       	cp	r16, r24
     a9c:	19 07       	cpc	r17, r25
     a9e:	11 f4       	brne	.+4      	; 0xaa4 <nRF24L01P_Recieve_Basic+0x5e>
     aa0:	81 e0       	ldi	r24, 0x01	; 1
     aa2:	18 c0       	rjmp	.+48     	; 0xad4 <nRF24L01P_Recieve_Basic+0x8e>
     aa4:	c6 01       	movw	r24, r12
     aa6:	01 97       	sbiw	r24, 0x01	; 1
     aa8:	f1 f7       	brne	.-4      	; 0xaa6 <nRF24L01P_Recieve_Basic+0x60>
		sts=1;
		break;
	  }
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
     aaa:	e0 91 9a 06 	lds	r30, 0x069A
     aae:	f0 91 9b 06 	lds	r31, 0x069B
     ab2:	87 81       	ldd	r24, Z+7	; 0x07
     ab4:	90 85       	ldd	r25, Z+8	; 0x08
     ab6:	01 96       	adiw	r24, 0x01	; 1
     ab8:	90 87       	std	Z+8, r25	; 0x08
     aba:	87 83       	std	Z+7, r24	; 0x07
uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
  nRF24L01P_Set_Mode_Rx();
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
     abc:	e0 91 9a 06 	lds	r30, 0x069A
     ac0:	f0 91 9b 06 	lds	r31, 0x069B
     ac4:	27 81       	ldd	r18, Z+7	; 0x07
     ac6:	30 85       	ldd	r19, Z+8	; 0x08
     ac8:	85 81       	ldd	r24, Z+5	; 0x05
     aca:	96 81       	ldd	r25, Z+6	; 0x06
     acc:	28 17       	cp	r18, r24
     ace:	39 07       	cpc	r19, r25
     ad0:	90 f2       	brcs	.-92     	; 0xa76 <nRF24L01P_Recieve_Basic+0x30>
     ad2:	80 e0       	ldi	r24, 0x00	; 0
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
  }
  return sts;
}
     ad4:	df 91       	pop	r29
     ad6:	cf 91       	pop	r28
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	df 90       	pop	r13
     ae2:	cf 90       	pop	r12
     ae4:	08 95       	ret

00000ae6 <nRF24L01P_Transmit_With_ACK>:

uint8_t nRF24L01P_Transmit_With_ACK(uint8_t *buf, uint8_t len){
     ae6:	cf 93       	push	r28
     ae8:	df 93       	push	r29
     aea:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P->Packet.ACKReq){
     aec:	e0 91 9a 06 	lds	r30, 0x069A
     af0:	f0 91 9b 06 	lds	r31, 0x069B
     af4:	87 85       	ldd	r24, Z+15	; 0x0f
     af6:	88 23       	and	r24, r24
     af8:	19 f0       	breq	.+6      	; 0xb00 <nRF24L01P_Transmit_With_ACK+0x1a>
    buf[nRF24L01P_PACKET_LEN-6]=1;
     afa:	81 e0       	ldi	r24, 0x01	; 1
     afc:	8a 8f       	std	Y+26, r24	; 0x1a
     afe:	01 c0       	rjmp	.+2      	; 0xb02 <nRF24L01P_Transmit_With_ACK+0x1c>
  }else{
    buf[nRF24L01P_PACKET_LEN-6]=0;
     b00:	1a 8e       	std	Y+26, r1	; 0x1a
  }
  nRF24L01P_Transmit_Basic(buf, len);
     b02:	ce 01       	movw	r24, r28
     b04:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <nRF24L01P_Transmit_Basic>
  if(nRF24L01P_Recieve_Basic(buf)){
     b08:	ce 01       	movw	r24, r28
     b0a:	0e 94 23 05 	call	0xa46	; 0xa46 <nRF24L01P_Recieve_Basic>
     b0e:	81 11       	cpse	r24, r1
     b10:	81 e0       	ldi	r24, 0x01	; 1
    //if( (nRF24L01P->Address.Own == buf[28])){
      sts=1;
    //}
  }
  return sts;
}
     b12:	df 91       	pop	r29
     b14:	cf 91       	pop	r28
     b16:	08 95       	ret

00000b18 <nRF24L01P_Recieve_With_ACK>:


uint8_t nRF24L01P_Recieve_With_ACK(uint8_t *buf){
     b18:	cf 93       	push	r28
     b1a:	df 93       	push	r29
     b1c:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
     b1e:	0e 94 23 05 	call	0xa46	; 0xa46 <nRF24L01P_Recieve_Basic>
     b22:	88 23       	and	r24, r24
     b24:	b9 f0       	breq	.+46     	; 0xb54 <nRF24L01P_Recieve_With_ACK+0x3c>
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
     b26:	8a 8d       	ldd	r24, Y+26	; 0x1a
     b28:	81 30       	cpi	r24, 0x01	; 1
     b2a:	a1 f4       	brne	.+40     	; 0xb54 <nRF24L01P_Recieve_With_ACK+0x3c>
     b2c:	e0 91 9a 06 	lds	r30, 0x069A
     b30:	f0 91 9b 06 	lds	r31, 0x069B
     b34:	93 81       	ldd	r25, Z+3	; 0x03
     b36:	8c 8d       	ldd	r24, Y+28	; 0x1c
     b38:	98 17       	cp	r25, r24
     b3a:	61 f4       	brne	.+24     	; 0xb54 <nRF24L01P_Recieve_With_ACK+0x3c>
     b3c:	88 ee       	ldi	r24, 0xE8	; 232
     b3e:	93 e0       	ldi	r25, 0x03	; 3
     b40:	01 97       	sbiw	r24, 0x01	; 1
     b42:	f1 f7       	brne	.-4      	; 0xb40 <nRF24L01P_Recieve_With_ACK+0x28>
void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
}

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     b44:	8b 8d       	ldd	r24, Y+27	; 0x1b
     b46:	84 83       	std	Z+4, r24	; 0x04
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
      _delay_us(500);
	  nRF24L01P_Set_Destination_Address(buf[nRF24L01P_PACKET_LEN-5]);
      nRF24L01P_Transmit_Basic(buf, 2);
     b48:	ce 01       	movw	r24, r28
     b4a:	62 e0       	ldi	r22, 0x02	; 2
     b4c:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <nRF24L01P_Transmit_Basic>
     b50:	81 e0       	ldi	r24, 0x01	; 1
     b52:	01 c0       	rjmp	.+2      	; 0xb56 <nRF24L01P_Recieve_With_ACK+0x3e>
     b54:	80 e0       	ldi	r24, 0x00	; 0
      sts=1;
    }
  }
  return sts;
}
     b56:	df 91       	pop	r29
     b58:	cf 91       	pop	r28
     b5a:	08 95       	ret

00000b5c <Peripherals_ADC_Init>:
  .V3V3Sense  = 0
};


void Peripherals_ADC_Init(void){
  if( !(ADCSRA & (1<<ADEN)) ){
     b5c:	80 91 7a 00 	lds	r24, 0x007A
     b60:	87 fd       	sbrc	r24, 7
     b62:	0f c0       	rjmp	.+30     	; 0xb82 <Peripherals_ADC_Init+0x26>
    ADMUX   = (1<<REFS1)|(1<<REFS0)|0x0F;
     b64:	8f ec       	ldi	r24, 0xCF	; 207
     b66:	80 93 7c 00 	sts	0x007C, r24
    ADCSRA  = (1<<ADPS1)|(1<<ADPS2);
     b6a:	86 e0       	ldi	r24, 0x06	; 6
     b6c:	80 93 7a 00 	sts	0x007A, r24
    ADCSRA |= (1<<ADEN) |(1<<ADSC);
     b70:	80 91 7a 00 	lds	r24, 0x007A
     b74:	80 6c       	ori	r24, 0xC0	; 192
     b76:	80 93 7a 00 	sts	0x007A, r24
    while (!(ADCSRA & (1<<ADIF))) {
     b7a:	80 91 7a 00 	lds	r24, 0x007A
     b7e:	84 ff       	sbrs	r24, 4
     b80:	fc cf       	rjmp	.-8      	; 0xb7a <Peripherals_ADC_Init+0x1e>
     b82:	08 95       	ret

00000b84 <Peripherals_ADC_Sample>:
      //add timeout management
    }
  }
}

uint16_t Peripherals_ADC_Sample(uint8_t channel, uint8_t nsamples){
     b84:	df 92       	push	r13
     b86:	ef 92       	push	r14
     b88:	ff 92       	push	r15
     b8a:	0f 93       	push	r16
     b8c:	1f 93       	push	r17
     b8e:	18 2f       	mov	r17, r24
     b90:	d6 2e       	mov	r13, r22
  uint8_t  temp;
  uint32_t val = 0;
  Peripherals_ADC_Init();
     b92:	0e 94 ae 05 	call	0xb5c	; 0xb5c <Peripherals_ADC_Init>
  temp  = ADMUX;
     b96:	80 91 7c 00 	lds	r24, 0x007C
  temp &= 0xF0;
     b9a:	80 7f       	andi	r24, 0xF0	; 240
  temp |= channel;
     b9c:	81 2b       	or	r24, r17
  ADMUX = temp;
     b9e:	80 93 7c 00 	sts	0x007C, r24
     ba2:	ee 24       	eor	r14, r14
     ba4:	ff 24       	eor	r15, r15
     ba6:	87 01       	movw	r16, r14
     ba8:	20 e0       	ldi	r18, 0x00	; 0
     baa:	14 c0       	rjmp	.+40     	; 0xbd4 <Peripherals_ADC_Sample+0x50>
  for(uint8_t i=0; i<nsamples; i++){
    ADCSRA |= (1<<ADSC);
     bac:	80 91 7a 00 	lds	r24, 0x007A
     bb0:	80 64       	ori	r24, 0x40	; 64
     bb2:	80 93 7a 00 	sts	0x007A, r24
    while (!(ADCSRA & (1<<ADIF))) {
     bb6:	80 91 7a 00 	lds	r24, 0x007A
     bba:	84 ff       	sbrs	r24, 4
     bbc:	fc cf       	rjmp	.-8      	; 0xbb6 <Peripherals_ADC_Sample+0x32>
      //add timeout management
    }
    val += ADCW;
     bbe:	80 91 78 00 	lds	r24, 0x0078
     bc2:	90 91 79 00 	lds	r25, 0x0079
     bc6:	a0 e0       	ldi	r26, 0x00	; 0
     bc8:	b0 e0       	ldi	r27, 0x00	; 0
     bca:	e8 0e       	add	r14, r24
     bcc:	f9 1e       	adc	r15, r25
     bce:	0a 1f       	adc	r16, r26
     bd0:	1b 1f       	adc	r17, r27
  Peripherals_ADC_Init();
  temp  = ADMUX;
  temp &= 0xF0;
  temp |= channel;
  ADMUX = temp;
  for(uint8_t i=0; i<nsamples; i++){
     bd2:	2f 5f       	subi	r18, 0xFF	; 255
     bd4:	2d 15       	cp	r18, r13
     bd6:	50 f3       	brcs	.-44     	; 0xbac <Peripherals_ADC_Sample+0x28>
     bd8:	2d 2d       	mov	r18, r13
     bda:	30 e0       	ldi	r19, 0x00	; 0
     bdc:	40 e0       	ldi	r20, 0x00	; 0
     bde:	50 e0       	ldi	r21, 0x00	; 0
     be0:	c8 01       	movw	r24, r16
     be2:	b7 01       	movw	r22, r14
     be4:	0e 94 1b 0e 	call	0x1c36	; 0x1c36 <__udivmodsi4>
     be8:	c9 01       	movw	r24, r18
    }
    val += ADCW;
  }
  val /= nsamples;
  return (uint16_t)val;
}
     bea:	1f 91       	pop	r17
     bec:	0f 91       	pop	r16
     bee:	ff 90       	pop	r15
     bf0:	ef 90       	pop	r14
     bf2:	df 90       	pop	r13
     bf4:	08 95       	ret

00000bf6 <Peripherals_Vin_Sense_Sample>:

void Peripherals_Vin_Sense_Sample(void){
  //Status bit 0 indicates Vinsense is active
  Peripherals.Status |= (1<<0);
     bf6:	80 91 24 01 	lds	r24, 0x0124
     bfa:	81 60       	ori	r24, 0x01	; 1
     bfc:	80 93 24 01 	sts	0x0124, r24
  //Enable VinSense
  PORTD |= (1<<2);
     c00:	5a 9a       	sbi	0x0b, 2	; 11
  //Sample ADC
  Peripherals.VinRawADC = Peripherals_ADC_Sample(6, 4);
     c02:	86 e0       	ldi	r24, 0x06	; 6
     c04:	64 e0       	ldi	r22, 0x04	; 4
     c06:	0e 94 c2 05 	call	0xb84	; 0xb84 <Peripherals_ADC_Sample>
     c0a:	90 93 26 01 	sts	0x0126, r25
     c0e:	80 93 25 01 	sts	0x0125, r24
  //Disable VinSense
  PORTD &=~(1<<2);
     c12:	5a 98       	cbi	0x0b, 2	; 11
  Peripherals.Status &=~(1<<0);
     c14:	80 91 24 01 	lds	r24, 0x0124
     c18:	8e 7f       	andi	r24, 0xFE	; 254
     c1a:	80 93 24 01 	sts	0x0124, r24
}
     c1e:	08 95       	ret

00000c20 <Peripherals_Vin_RawADC_Get>:

uint16_t Peripherals_Vin_RawADC_Get(void){
  return Peripherals.VinRawADC;
}
     c20:	80 91 25 01 	lds	r24, 0x0125
     c24:	90 91 26 01 	lds	r25, 0x0126
     c28:	08 95       	ret

00000c2a <Peripherals_Analog_Temp_Get>:

int16_t Peripherals_Analog_Temp_Get(void){
  return 0;
}
     c2a:	80 e0       	ldi	r24, 0x00	; 0
     c2c:	90 e0       	ldi	r25, 0x00	; 0
     c2e:	08 95       	ret

00000c30 <Peripherals_Digital_Temp_Get>:

int16_t Peripherals_Digital_Temp_Get(void){
  return 0;
}
     c30:	80 e0       	ldi	r24, 0x00	; 0
     c32:	90 e0       	ldi	r25, 0x00	; 0
     c34:	08 95       	ret

00000c36 <Peripherals_Digital_RH_Get>:

uint16_t Peripherals_Digital_RH_Get(void){
  return Sensors_HDC1080_RH_Get();
     c36:	0e 94 76 08 	call	0x10ec	; 0x10ec <Sensors_HDC1080_RH_Get>
     c3a:	08 95       	ret

00000c3c <RGB_Init>:


void RGB_Init(void){
    //LEDs are active low
    //Set logic high to turn off
    RGB_R_PORT |= (1<<RGB_R_PIN);
     c3c:	5d 9a       	sbi	0x0b, 5	; 11
    RGB_G_PORT |= (1<<RGB_G_PIN);
     c3e:	5e 9a       	sbi	0x0b, 6	; 11
    RGB_B_PORT |= (1<<RGB_B_PIN);
     c40:	5f 9a       	sbi	0x0b, 7	; 11
    
    //Declare pins as output
    RGB_R_DDR  |= (1<<RGB_R_PIN);
     c42:	55 9a       	sbi	0x0a, 5	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     c44:	56 9a       	sbi	0x0a, 6	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     c46:	56 9a       	sbi	0x0a, 6	; 10
}
     c48:	08 95       	ret

00000c4a <RGB_Set_State>:

void RGB_Set_State(uint8_t r, uint8_t g, uint8_t b){
    if(r == ON){
     c4a:	81 30       	cpi	r24, 0x01	; 1
     c4c:	11 f4       	brne	.+4      	; 0xc52 <RGB_Set_State+0x8>
        RGB_R_PORT &=~ (1<<RGB_R_PIN);
     c4e:	5d 98       	cbi	0x0b, 5	; 11
     c50:	01 c0       	rjmp	.+2      	; 0xc54 <RGB_Set_State+0xa>
    }
    else{
        RGB_R_PORT |=  (1<<RGB_R_PIN);
     c52:	5d 9a       	sbi	0x0b, 5	; 11
    }

    if(g == ON){
     c54:	61 30       	cpi	r22, 0x01	; 1
     c56:	11 f4       	brne	.+4      	; 0xc5c <RGB_Set_State+0x12>
        RGB_G_PORT &=~ (1<<RGB_G_PIN);
     c58:	5e 98       	cbi	0x0b, 6	; 11
     c5a:	01 c0       	rjmp	.+2      	; 0xc5e <RGB_Set_State+0x14>
    }
    else{
        RGB_G_PORT |=  (1<<RGB_G_PIN);
     c5c:	5e 9a       	sbi	0x0b, 6	; 11
    }

    if(b == ON){
     c5e:	41 30       	cpi	r20, 0x01	; 1
     c60:	11 f4       	brne	.+4      	; 0xc66 <RGB_Set_State+0x1c>
        RGB_B_PORT &=~ (1<<RGB_B_PIN);
     c62:	5f 98       	cbi	0x0b, 7	; 11
     c64:	08 95       	ret
    }
    else{
        RGB_B_PORT |=  (1<<RGB_B_PIN);
     c66:	5f 9a       	sbi	0x0b, 7	; 11
     c68:	08 95       	ret

00000c6a <Sensors_HDC1080_Struct_Init>:
}hdc1080_t;

hdc1080_t HDC1080;

void Sensors_HDC1080_Struct_Init(void){
    HDC1080.Status = 0;
     c6a:	10 92 9c 06 	sts	0x069C, r1
    HDC1080.Address = 0;
     c6e:	10 92 9d 06 	sts	0x069D, r1
    HDC1080.LoopCnt = 0;
     c72:	10 92 9f 06 	sts	0x069F, r1
     c76:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.Temp = 0;
     c7a:	10 92 a1 06 	sts	0x06A1, r1
     c7e:	10 92 a0 06 	sts	0x06A0, r1
    HDC1080.RH = 0;
     c82:	10 92 a3 06 	sts	0x06A3, r1
     c86:	10 92 a2 06 	sts	0x06A2, r1
    HDC1080.TimeoutError = 0;
     c8a:	10 92 a4 06 	sts	0x06A4, r1
    HDC1080.Error = 0;
     c8e:	10 92 a5 06 	sts	0x06A5, r1
}
     c92:	08 95       	ret

00000c94 <Sensors_Init>:

void Sensors_Init(void){
    Sensors_HDC1080_Struct_Init();
     c94:	0e 94 35 06 	call	0xc6a	; 0xc6a <Sensors_HDC1080_Struct_Init>
    //Gated with PMOS
    //Output logic high to turn off
    SENSORS_PWR_EN_PORT |= (1<<SENSORS_PWR_EN_PIN);
     c98:	5b 9a       	sbi	0x0b, 3	; 11
    //Declare as output pin
    SENSORS_PWR_EN_DDR  |= (1<<SENSORS_PWR_EN_PIN);
     c9a:	53 9a       	sbi	0x0a, 3	; 10
    
    //SCL as input, internal pull-up disabled, HW I2C
    SENSORS_HDC1080_SCL_PORT &=~ (1<<SENSORS_HDC1080_SCL_PIN);
     c9c:	45 98       	cbi	0x08, 5	; 8
    SENSORS_HDC1080_SCL_DDR  &=~ (1<<SENSORS_HDC1080_SCL_PIN);
     c9e:	3d 98       	cbi	0x07, 5	; 7

    //SDA as input, internal pull-up disabled, HW I2C
    SENSORS_HDC1080_SDA_PORT &=~ (1<<SENSORS_HDC1080_SDA_PIN);
     ca0:	44 98       	cbi	0x08, 4	; 8
    SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_PIN);
     ca2:	3c 98       	cbi	0x07, 4	; 7
}
     ca4:	08 95       	ret

00000ca6 <Sensors_I2C_Enable>:

void Sensors_I2C_Enable(void){
    TWBR  = SENSORS_HDC1080_TWBR_VAL;
     ca6:	82 e1       	ldi	r24, 0x12	; 18
     ca8:	80 93 b8 00 	sts	0x00B8, r24
    TWCR |= (1<<TWEN);
     cac:	ec eb       	ldi	r30, 0xBC	; 188
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	80 81       	ld	r24, Z
     cb2:	84 60       	ori	r24, 0x04	; 4
     cb4:	80 83       	st	Z, r24
    TWCR |= (1<<TWIE);
     cb6:	80 81       	ld	r24, Z
     cb8:	81 60       	ori	r24, 0x01	; 1
     cba:	80 83       	st	Z, r24
}
     cbc:	08 95       	ret

00000cbe <Sensors_I2C_Disable>:

void Sensors_I2C_Disable(void){
    TWBR =0x00;
     cbe:	10 92 b8 00 	sts	0x00B8, r1
    TWCR =0x00;
     cc2:	10 92 bc 00 	sts	0x00BC, r1
}
     cc6:	08 95       	ret

00000cc8 <Sensors_HDC1080_Timeout_Clear>:

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt=0;
     cc8:	10 92 9f 06 	sts	0x069F, r1
     ccc:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError=0;
     cd0:	10 92 a4 06 	sts	0x06A4, r1
}
     cd4:	08 95       	ret

00000cd6 <Sensors_HDC1080_Timeout>:
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     cd6:	8a e1       	ldi	r24, 0x1A	; 26
     cd8:	8a 95       	dec	r24
     cda:	f1 f7       	brne	.-4      	; 0xcd8 <Sensors_HDC1080_Timeout+0x2>

uint8_t Sensors_HDC1080_Timeout(void){
    _delay_us(10);
    uint8_t sts=0;
    HDC1080.LoopCnt++;
     cdc:	80 91 9e 06 	lds	r24, 0x069E
     ce0:	90 91 9f 06 	lds	r25, 0x069F
     ce4:	01 96       	adiw	r24, 0x01	; 1
     ce6:	90 93 9f 06 	sts	0x069F, r25
     cea:	80 93 9e 06 	sts	0x069E, r24
    if(HDC1080.LoopCnt>100){
     cee:	85 36       	cpi	r24, 0x65	; 101
     cf0:	91 05       	cpc	r25, r1
     cf2:	10 f4       	brcc	.+4      	; 0xcf8 <Sensors_HDC1080_Timeout+0x22>
     cf4:	80 e0       	ldi	r24, 0x00	; 0
     cf6:	08 95       	ret
      HDC1080.LoopCnt=0;
     cf8:	10 92 9f 06 	sts	0x069F, r1
     cfc:	10 92 9e 06 	sts	0x069E, r1
     d00:	81 e0       	ldi	r24, 0x01	; 1
	  sts=1;
    }
    return sts;
}
     d02:	08 95       	ret

00000d04 <Sensors_HDC1080_I2C_Start>:

void Sensors_HDC1080_I2C_Start(void){
    if(HDC1080.TimeoutError == 0){
     d04:	80 91 a4 06 	lds	r24, 0x06A4
     d08:	88 23       	and	r24, r24
     d0a:	d9 f4       	brne	.+54     	; 0xd42 <Sensors_HDC1080_I2C_Start+0x3e>
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTA);
     d0c:	84 ea       	ldi	r24, 0xA4	; 164
     d0e:	80 93 bc 00 	sts	0x00BC, r24
    TWBR =0x00;
    TWCR =0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt=0;
     d12:	10 92 9f 06 	sts	0x069F, r1
     d16:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError=0;
     d1a:	10 92 a4 06 	sts	0x06A4, r1
     d1e:	08 c0       	rjmp	.+16     	; 0xd30 <Sensors_HDC1080_I2C_Start+0x2c>
void Sensors_HDC1080_I2C_Start(void){
    if(HDC1080.TimeoutError == 0){
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTA);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
            if(Sensors_HDC1080_Timeout()){
     d20:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <Sensors_HDC1080_Timeout>
     d24:	88 23       	and	r24, r24
     d26:	21 f0       	breq	.+8      	; 0xd30 <Sensors_HDC1080_I2C_Start+0x2c>
	            HDC1080.TimeoutError=0xF0;
     d28:	80 ef       	ldi	r24, 0xF0	; 240
     d2a:	80 93 a4 06 	sts	0x06A4, r24
     d2e:	04 c0       	rjmp	.+8      	; 0xd38 <Sensors_HDC1080_I2C_Start+0x34>

void Sensors_HDC1080_I2C_Start(void){
    if(HDC1080.TimeoutError == 0){
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTA);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
     d30:	80 91 bc 00 	lds	r24, 0x00BC
     d34:	87 ff       	sbrs	r24, 7
     d36:	f4 cf       	rjmp	.-24     	; 0xd20 <Sensors_HDC1080_I2C_Start+0x1c>
            if(Sensors_HDC1080_Timeout()){
	            HDC1080.TimeoutError=0xF0;
	            break;
	        }
        }
        HDC1080.Status=(TWSR & 0xF8);
     d38:	80 91 b9 00 	lds	r24, 0x00B9
     d3c:	88 7f       	andi	r24, 0xF8	; 248
     d3e:	80 93 9c 06 	sts	0x069C, r24
     d42:	08 95       	ret

00000d44 <Sensors_HDC1080_I2C_Stop>:
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.TimeoutError == 0){
     d44:	80 91 a4 06 	lds	r24, 0x06A4
     d48:	88 23       	and	r24, r24
     d4a:	19 f4       	brne	.+6      	; 0xd52 <Sensors_HDC1080_I2C_Stop+0xe>
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     d4c:	84 e9       	ldi	r24, 0x94	; 148
     d4e:	80 93 bc 00 	sts	0x00BC, r24
     d52:	08 95       	ret

00000d54 <Sensors_HDC1080_I2C_Read>:
    }
}

uint8_t Sensors_HDC1080_I2C_Read(void){
    if(HDC1080.TimeoutError==0){
     d54:	80 91 a4 06 	lds	r24, 0x06A4
     d58:	88 23       	and	r24, r24
     d5a:	11 f0       	breq	.+4      	; 0xd60 <Sensors_HDC1080_I2C_Read+0xc>
     d5c:	80 e0       	ldi	r24, 0x00	; 0
     d5e:	08 95       	ret
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);
     d60:	84 ec       	ldi	r24, 0xC4	; 196
     d62:	80 93 bc 00 	sts	0x00BC, r24
    TWBR =0x00;
    TWCR =0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt=0;
     d66:	10 92 9f 06 	sts	0x069F, r1
     d6a:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError=0;
     d6e:	10 92 a4 06 	sts	0x06A4, r1
     d72:	08 c0       	rjmp	.+16     	; 0xd84 <Sensors_HDC1080_I2C_Read+0x30>
uint8_t Sensors_HDC1080_I2C_Read(void){
    if(HDC1080.TimeoutError==0){
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
            if(Sensors_HDC1080_Timeout()){
     d74:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <Sensors_HDC1080_Timeout>
     d78:	88 23       	and	r24, r24
     d7a:	21 f0       	breq	.+8      	; 0xd84 <Sensors_HDC1080_I2C_Read+0x30>
	            HDC1080.TimeoutError=0xF2;
     d7c:	82 ef       	ldi	r24, 0xF2	; 242
     d7e:	80 93 a4 06 	sts	0x06A4, r24
     d82:	04 c0       	rjmp	.+8      	; 0xd8c <Sensors_HDC1080_I2C_Read+0x38>

uint8_t Sensors_HDC1080_I2C_Read(void){
    if(HDC1080.TimeoutError==0){
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
     d84:	80 91 bc 00 	lds	r24, 0x00BC
     d88:	87 ff       	sbrs	r24, 7
     d8a:	f4 cf       	rjmp	.-24     	; 0xd74 <Sensors_HDC1080_I2C_Read+0x20>
            if(Sensors_HDC1080_Timeout()){
	            HDC1080.TimeoutError=0xF2;
	            break;
	        }
        }
        HDC1080.Status=(TWSR & 0xF8);
     d8c:	80 91 b9 00 	lds	r24, 0x00B9
     d90:	88 7f       	andi	r24, 0xF8	; 248
     d92:	80 93 9c 06 	sts	0x069C, r24
        return TWDR;
     d96:	80 91 bb 00 	lds	r24, 0x00BB
    }
    else{
        return 0;
    }
}
     d9a:	08 95       	ret

00000d9c <Sensors_HDC1080_I2C_Write>:

void Sensors_HDC1080_I2C_Write(uint8_t data){
     d9c:	98 2f       	mov	r25, r24
    if(HDC1080.TimeoutError == 0){
     d9e:	80 91 a4 06 	lds	r24, 0x06A4
     da2:	88 23       	and	r24, r24
     da4:	e9 f4       	brne	.+58     	; 0xde0 <Sensors_HDC1080_I2C_Write+0x44>
        TWDR=data;
     da6:	90 93 bb 00 	sts	0x00BB, r25
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);
     daa:	84 ec       	ldi	r24, 0xC4	; 196
     dac:	80 93 bc 00 	sts	0x00BC, r24
    TWBR =0x00;
    TWCR =0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt=0;
     db0:	10 92 9f 06 	sts	0x069F, r1
     db4:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError=0;
     db8:	10 92 a4 06 	sts	0x06A4, r1
     dbc:	08 c0       	rjmp	.+16     	; 0xdce <Sensors_HDC1080_I2C_Write+0x32>
    if(HDC1080.TimeoutError == 0){
        TWDR=data;
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
            if(Sensors_HDC1080_Timeout()){
     dbe:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <Sensors_HDC1080_Timeout>
     dc2:	88 23       	and	r24, r24
     dc4:	21 f0       	breq	.+8      	; 0xdce <Sensors_HDC1080_I2C_Write+0x32>
	            HDC1080.TimeoutError=0xF1;
     dc6:	81 ef       	ldi	r24, 0xF1	; 241
     dc8:	80 93 a4 06 	sts	0x06A4, r24
     dcc:	04 c0       	rjmp	.+8      	; 0xdd6 <Sensors_HDC1080_I2C_Write+0x3a>
void Sensors_HDC1080_I2C_Write(uint8_t data){
    if(HDC1080.TimeoutError == 0){
        TWDR=data;
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
     dce:	80 91 bc 00 	lds	r24, 0x00BC
     dd2:	87 ff       	sbrs	r24, 7
     dd4:	f4 cf       	rjmp	.-24     	; 0xdbe <Sensors_HDC1080_I2C_Write+0x22>
            if(Sensors_HDC1080_Timeout()){
	            HDC1080.TimeoutError=0xF1;
	            break;
	        }
        }
        HDC1080.Status=(TWSR & 0xF8);
     dd6:	80 91 b9 00 	lds	r24, 0x00B9
     dda:	88 7f       	andi	r24, 0xF8	; 248
     ddc:	80 93 9c 06 	sts	0x069C, r24
     de0:	08 95       	ret

00000de2 <Sensors_HDC1080_I2C_Read_Nack>:
    }
}

uint8_t Sensors_HDC1080_I2C_Read_Nack(void){
    if(HDC1080.TimeoutError==0){
     de2:	80 91 a4 06 	lds	r24, 0x06A4
     de6:	88 23       	and	r24, r24
     de8:	11 f0       	breq	.+4      	; 0xdee <Sensors_HDC1080_I2C_Read_Nack+0xc>
     dea:	80 e0       	ldi	r24, 0x00	; 0
     dec:	08 95       	ret
        TWCR=(1<<TWEN)|(1<<TWINT);
     dee:	84 e8       	ldi	r24, 0x84	; 132
     df0:	80 93 bc 00 	sts	0x00BC, r24
    TWBR =0x00;
    TWCR =0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt=0;
     df4:	10 92 9f 06 	sts	0x069F, r1
     df8:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError=0;
     dfc:	10 92 a4 06 	sts	0x06A4, r1
     e00:	08 c0       	rjmp	.+16     	; 0xe12 <Sensors_HDC1080_I2C_Read_Nack+0x30>
uint8_t Sensors_HDC1080_I2C_Read_Nack(void){
    if(HDC1080.TimeoutError==0){
        TWCR=(1<<TWEN)|(1<<TWINT);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
            if(Sensors_HDC1080_Timeout()){
     e02:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <Sensors_HDC1080_Timeout>
     e06:	88 23       	and	r24, r24
     e08:	21 f0       	breq	.+8      	; 0xe12 <Sensors_HDC1080_I2C_Read_Nack+0x30>
	            HDC1080.TimeoutError=0xF3;
     e0a:	83 ef       	ldi	r24, 0xF3	; 243
     e0c:	80 93 a4 06 	sts	0x06A4, r24
     e10:	04 c0       	rjmp	.+8      	; 0xe1a <Sensors_HDC1080_I2C_Read_Nack+0x38>

uint8_t Sensors_HDC1080_I2C_Read_Nack(void){
    if(HDC1080.TimeoutError==0){
        TWCR=(1<<TWEN)|(1<<TWINT);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
     e12:	80 91 bc 00 	lds	r24, 0x00BC
     e16:	87 ff       	sbrs	r24, 7
     e18:	f4 cf       	rjmp	.-24     	; 0xe02 <Sensors_HDC1080_I2C_Read_Nack+0x20>
            if(Sensors_HDC1080_Timeout()){
	            HDC1080.TimeoutError=0xF3;
	            break;
	        }
        }
        HDC1080.Status=(TWSR & 0xF8);
     e1a:	80 91 b9 00 	lds	r24, 0x00B9
     e1e:	88 7f       	andi	r24, 0xF8	; 248
     e20:	80 93 9c 06 	sts	0x069C, r24
        return TWDR;
     e24:	80 91 bb 00 	lds	r24, 0x00BB
    }
    else{
        return 0;
    }
}
     e28:	08 95       	ret

00000e2a <Sensors_HDC1080_Find_Address>:
uint8_t Sensors_HDC1080_Find_Address(void){
     e2a:	0f 93       	push	r16
     e2c:	1f 93       	push	r17
     e2e:	10 e0       	ldi	r17, 0x00	; 0
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.TimeoutError == 0){
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     e30:	04 e9       	ldi	r16, 0x94	; 148
    }
}
uint8_t Sensors_HDC1080_Find_Address(void){
    uint8_t addr=0;
    for(uint8_t i=0;i<127;i++){
        Sensors_HDC1080_I2C_Start();
     e32:	0e 94 82 06 	call	0xd04	; 0xd04 <Sensors_HDC1080_I2C_Start>
	    Sensors_HDC1080_I2C_Write(i<<1);
     e36:	81 2f       	mov	r24, r17
     e38:	88 0f       	add	r24, r24
     e3a:	0e 94 ce 06 	call	0xd9c	; 0xd9c <Sensors_HDC1080_I2C_Write>
        HDC1080.Status=(TWSR & 0xF8);
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.TimeoutError == 0){
     e3e:	80 91 a4 06 	lds	r24, 0x06A4
     e42:	88 23       	and	r24, r24
     e44:	51 f4       	brne	.+20     	; 0xe5a <Sensors_HDC1080_Find_Address+0x30>
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     e46:	00 93 bc 00 	sts	0x00BC, r16
    for(uint8_t i=0;i<127;i++){
        Sensors_HDC1080_I2C_Start();
	    Sensors_HDC1080_I2C_Write(i<<1);
	    Sensors_HDC1080_I2C_Stop();
	    if(HDC1080.TimeoutError==0){
	        if(HDC1080.Status==SENSORS_TWI_MT_SLAW_ACK){
     e4a:	80 91 9c 06 	lds	r24, 0x069C
     e4e:	88 31       	cpi	r24, 0x18	; 24
     e50:	21 f4       	brne	.+8      	; 0xe5a <Sensors_HDC1080_Find_Address+0x30>
	            addr=i;
	            HDC1080.Address=i;
     e52:	10 93 9d 06 	sts	0x069D, r17
     e56:	81 2f       	mov	r24, r17
     e58:	04 c0       	rjmp	.+8      	; 0xe62 <Sensors_HDC1080_Find_Address+0x38>
        return 0;
    }
}
uint8_t Sensors_HDC1080_Find_Address(void){
    uint8_t addr=0;
    for(uint8_t i=0;i<127;i++){
     e5a:	1f 5f       	subi	r17, 0xFF	; 255
     e5c:	1f 37       	cpi	r17, 0x7F	; 127
     e5e:	49 f7       	brne	.-46     	; 0xe32 <Sensors_HDC1080_Find_Address+0x8>
     e60:	80 e0       	ldi	r24, 0x00	; 0
        else{
	        addr=0;
	    }
    }
    return addr;
}
     e62:	1f 91       	pop	r17
     e64:	0f 91       	pop	r16
     e66:	08 95       	ret

00000e68 <Sensors_HDC1080_Read_Reg>:

uint16_t Sensors_HDC1080_Read_Reg(uint8_t addr){
     e68:	0f 93       	push	r16
     e6a:	1f 93       	push	r17
     e6c:	08 2f       	mov	r16, r24
    uint16_t val=0;
    Sensors_HDC1080_I2C_Start();
     e6e:	0e 94 82 06 	call	0xd04	; 0xd04 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Write(HDC1080.Address<<1);
     e72:	80 91 9d 06 	lds	r24, 0x069D
     e76:	88 0f       	add	r24, r24
     e78:	0e 94 ce 06 	call	0xd9c	; 0xd9c <Sensors_HDC1080_I2C_Write>
    if(HDC1080.Status==SENSORS_TWI_MT_SLAW_ACK){
     e7c:	80 91 9c 06 	lds	r24, 0x069C
     e80:	88 31       	cpi	r24, 0x18	; 24
     e82:	d9 f5       	brne	.+118    	; 0xefa <Sensors_HDC1080_Read_Reg+0x92>
        Sensors_HDC1080_I2C_Write(addr);
     e84:	80 2f       	mov	r24, r16
     e86:	0e 94 ce 06 	call	0xd9c	; 0xd9c <Sensors_HDC1080_I2C_Write>
	    if(HDC1080.Status==SENSORS_TWI_MT_DATA_ACK){
     e8a:	80 91 9c 06 	lds	r24, 0x069C
     e8e:	88 32       	cpi	r24, 0x28	; 40
     e90:	91 f5       	brne	.+100    	; 0xef6 <Sensors_HDC1080_Read_Reg+0x8e>
        HDC1080.Status=(TWSR & 0xF8);
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.TimeoutError == 0){
     e92:	80 91 a4 06 	lds	r24, 0x06A4
     e96:	88 23       	and	r24, r24
     e98:	19 f4       	brne	.+6      	; 0xea0 <Sensors_HDC1080_Read_Reg+0x38>
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     e9a:	84 e9       	ldi	r24, 0x94	; 148
     e9c:	80 93 bc 00 	sts	0x00BC, r24
    Sensors_HDC1080_I2C_Write(HDC1080.Address<<1);
    if(HDC1080.Status==SENSORS_TWI_MT_SLAW_ACK){
        Sensors_HDC1080_I2C_Write(addr);
	    if(HDC1080.Status==SENSORS_TWI_MT_DATA_ACK){
	        Sensors_HDC1080_I2C_Stop();
	        Sensors_HDC1080_I2C_Start();
     ea0:	0e 94 82 06 	call	0xd04	; 0xd04 <Sensors_HDC1080_I2C_Start>
	        Sensors_HDC1080_I2C_Write((HDC1080.Address<<1)|0x01);
     ea4:	80 91 9d 06 	lds	r24, 0x069D
     ea8:	88 0f       	add	r24, r24
     eaa:	81 60       	ori	r24, 0x01	; 1
     eac:	0e 94 ce 06 	call	0xd9c	; 0xd9c <Sensors_HDC1080_I2C_Write>
            if(HDC1080.Status==SENSORS_TWI_MR_SLAR_ACK){
     eb0:	80 91 9c 06 	lds	r24, 0x069C
     eb4:	80 34       	cpi	r24, 0x40	; 64
     eb6:	e9 f4       	brne	.+58     	; 0xef2 <Sensors_HDC1080_Read_Reg+0x8a>
	            val=Sensors_HDC1080_I2C_Read();
     eb8:	0e 94 aa 06 	call	0xd54	; 0xd54 <Sensors_HDC1080_I2C_Read>
     ebc:	28 2f       	mov	r18, r24
     ebe:	30 e0       	ldi	r19, 0x00	; 0
		        if(HDC1080.Status==SENSORS_TWI_MR_DATA_ACK){
     ec0:	80 91 9c 06 	lds	r24, 0x069C
     ec4:	80 35       	cpi	r24, 0x50	; 80
     ec6:	89 f4       	brne	.+34     	; 0xeea <Sensors_HDC1080_Read_Reg+0x82>
		            val<<=8;
     ec8:	12 2f       	mov	r17, r18
     eca:	00 27       	eor	r16, r16
		            val|=Sensors_HDC1080_I2C_Read_Nack();
     ecc:	0e 94 f1 06 	call	0xde2	; 0xde2 <Sensors_HDC1080_I2C_Read_Nack>
     ed0:	28 2f       	mov	r18, r24
     ed2:	30 e0       	ldi	r19, 0x00	; 0
     ed4:	20 2b       	or	r18, r16
     ed6:	31 2b       	or	r19, r17
		            if(HDC1080.Status==SENSORS_TWI_MR_DATA_NACK){
     ed8:	80 91 9c 06 	lds	r24, 0x069C
     edc:	88 35       	cpi	r24, 0x58	; 88
     ede:	19 f4       	brne	.+6      	; 0xee6 <Sensors_HDC1080_Read_Reg+0x7e>
		                HDC1080.Error=0x00;
     ee0:	10 92 a5 06 	sts	0x06A5, r1
     ee4:	0f c0       	rjmp	.+30     	; 0xf04 <Sensors_HDC1080_Read_Reg+0x9c>
		            }
                    else{
		                HDC1080.Error=0x05;
     ee6:	85 e0       	ldi	r24, 0x05	; 5
     ee8:	01 c0       	rjmp	.+2      	; 0xeec <Sensors_HDC1080_Read_Reg+0x84>
		            }
		        }
                else{
		            HDC1080.Error=0x04;
     eea:	84 e0       	ldi	r24, 0x04	; 4
     eec:	80 93 a5 06 	sts	0x06A5, r24
     ef0:	09 c0       	rjmp	.+18     	; 0xf04 <Sensors_HDC1080_Read_Reg+0x9c>
		        }
	        }
            else{
	            HDC1080.Error=0x03;
     ef2:	83 e0       	ldi	r24, 0x03	; 3
     ef4:	03 c0       	rjmp	.+6      	; 0xefc <Sensors_HDC1080_Read_Reg+0x94>
	        }
	    }
        else{
	        HDC1080.Error=0x02;
     ef6:	82 e0       	ldi	r24, 0x02	; 2
     ef8:	01 c0       	rjmp	.+2      	; 0xefc <Sensors_HDC1080_Read_Reg+0x94>
	    }
    }
    else{
        HDC1080.Error=0x01;
     efa:	81 e0       	ldi	r24, 0x01	; 1
     efc:	80 93 a5 06 	sts	0x06A5, r24
     f00:	20 e0       	ldi	r18, 0x00	; 0
     f02:	30 e0       	ldi	r19, 0x00	; 0
        HDC1080.Status=(TWSR & 0xF8);
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.TimeoutError == 0){
     f04:	80 91 a4 06 	lds	r24, 0x06A4
     f08:	88 23       	and	r24, r24
     f0a:	19 f4       	brne	.+6      	; 0xf12 <Sensors_HDC1080_Read_Reg+0xaa>
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     f0c:	84 e9       	ldi	r24, 0x94	; 148
     f0e:	80 93 bc 00 	sts	0x00BC, r24
    }
    else{
        HDC1080.Error=0x01;
    }
    Sensors_HDC1080_I2C_Stop();
    if(HDC1080.Error!=0x00){
     f12:	80 91 a5 06 	lds	r24, 0x06A5
     f16:	88 23       	and	r24, r24
     f18:	11 f0       	breq	.+4      	; 0xf1e <Sensors_HDC1080_Read_Reg+0xb6>
     f1a:	20 e0       	ldi	r18, 0x00	; 0
     f1c:	30 e0       	ldi	r19, 0x00	; 0
        val=0;
    }
    return val;
}
     f1e:	c9 01       	movw	r24, r18
     f20:	1f 91       	pop	r17
     f22:	0f 91       	pop	r16
     f24:	08 95       	ret

00000f26 <Sensors_HDC1080_Write_Reg>:


void Sensors_HDC1080_Write_Reg(uint8_t addr, uint16_t val){
     f26:	ff 92       	push	r15
     f28:	0f 93       	push	r16
     f2a:	1f 93       	push	r17
     f2c:	18 2f       	mov	r17, r24
     f2e:	f6 2e       	mov	r15, r22
     f30:	07 2f       	mov	r16, r23
    Sensors_HDC1080_I2C_Start();
     f32:	0e 94 82 06 	call	0xd04	; 0xd04 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Write(HDC1080.Address<<1);
     f36:	80 91 9d 06 	lds	r24, 0x069D
     f3a:	88 0f       	add	r24, r24
     f3c:	0e 94 ce 06 	call	0xd9c	; 0xd9c <Sensors_HDC1080_I2C_Write>
    if(HDC1080.Status==SENSORS_TWI_MT_SLAW_ACK){
     f40:	80 91 9c 06 	lds	r24, 0x069C
     f44:	88 31       	cpi	r24, 0x18	; 24
     f46:	f1 f4       	brne	.+60     	; 0xf84 <Sensors_HDC1080_Write_Reg+0x5e>
        Sensors_HDC1080_I2C_Write(addr);
     f48:	81 2f       	mov	r24, r17
     f4a:	0e 94 ce 06 	call	0xd9c	; 0xd9c <Sensors_HDC1080_I2C_Write>
	    if(HDC1080.Status==SENSORS_TWI_MT_DATA_ACK){
     f4e:	80 91 9c 06 	lds	r24, 0x069C
     f52:	88 32       	cpi	r24, 0x28	; 40
     f54:	a9 f4       	brne	.+42     	; 0xf80 <Sensors_HDC1080_Write_Reg+0x5a>
	        Sensors_HDC1080_I2C_Write(val>>8);
     f56:	80 2f       	mov	r24, r16
     f58:	0e 94 ce 06 	call	0xd9c	; 0xd9c <Sensors_HDC1080_I2C_Write>
	        if(HDC1080.Status==SENSORS_TWI_MT_DATA_ACK){
     f5c:	80 91 9c 06 	lds	r24, 0x069C
     f60:	88 32       	cpi	r24, 0x28	; 40
     f62:	61 f4       	brne	.+24     	; 0xf7c <Sensors_HDC1080_Write_Reg+0x56>
	            Sensors_HDC1080_I2C_Write(val&0xFF);
     f64:	8f 2d       	mov	r24, r15
     f66:	0e 94 ce 06 	call	0xd9c	; 0xd9c <Sensors_HDC1080_I2C_Write>
		        if(HDC1080.Status==SENSORS_TWI_MT_DATA_ACK){
     f6a:	80 91 9c 06 	lds	r24, 0x069C
     f6e:	88 32       	cpi	r24, 0x28	; 40
     f70:	19 f4       	brne	.+6      	; 0xf78 <Sensors_HDC1080_Write_Reg+0x52>
		            HDC1080.Error=0x00;
     f72:	10 92 a5 06 	sts	0x06A5, r1
     f76:	09 c0       	rjmp	.+18     	; 0xf8a <Sensors_HDC1080_Write_Reg+0x64>
		        }
                else{
		            HDC1080.Error=0x14;
     f78:	84 e1       	ldi	r24, 0x14	; 20
     f7a:	05 c0       	rjmp	.+10     	; 0xf86 <Sensors_HDC1080_Write_Reg+0x60>
		        }
	        }
            else{
	            HDC1080.Error=0x13;
     f7c:	83 e1       	ldi	r24, 0x13	; 19
     f7e:	03 c0       	rjmp	.+6      	; 0xf86 <Sensors_HDC1080_Write_Reg+0x60>
	        }
	    }
        else{
	        HDC1080.Error=0x12;
     f80:	82 e1       	ldi	r24, 0x12	; 18
     f82:	01 c0       	rjmp	.+2      	; 0xf86 <Sensors_HDC1080_Write_Reg+0x60>
	    }
    }
    else{
        HDC1080.Error=0x11;
     f84:	81 e1       	ldi	r24, 0x11	; 17
     f86:	80 93 a5 06 	sts	0x06A5, r24
        HDC1080.Status=(TWSR & 0xF8);
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.TimeoutError == 0){
     f8a:	80 91 a4 06 	lds	r24, 0x06A4
     f8e:	88 23       	and	r24, r24
     f90:	19 f4       	brne	.+6      	; 0xf98 <Sensors_HDC1080_Write_Reg+0x72>
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     f92:	84 e9       	ldi	r24, 0x94	; 148
     f94:	80 93 bc 00 	sts	0x00BC, r24
    }
    else{
        HDC1080.Error=0x11;
    }
    Sensors_HDC1080_I2C_Stop();
}
     f98:	1f 91       	pop	r17
     f9a:	0f 91       	pop	r16
     f9c:	ff 90       	pop	r15
     f9e:	08 95       	ret

00000fa0 <Sensors_HDC1080_Trigger_Humidity_Measurement>:

void Sensors_HDC1080_Trigger_Humidity_Measurement(void){
    Sensors_HDC1080_I2C_Start();
     fa0:	0e 94 82 06 	call	0xd04	; 0xd04 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Write(HDC1080.Address<<1);
     fa4:	80 91 9d 06 	lds	r24, 0x069D
     fa8:	88 0f       	add	r24, r24
     faa:	0e 94 ce 06 	call	0xd9c	; 0xd9c <Sensors_HDC1080_I2C_Write>
    if(HDC1080.Status==SENSORS_TWI_MT_SLAW_ACK){
     fae:	80 91 9c 06 	lds	r24, 0x069C
     fb2:	88 31       	cpi	r24, 0x18	; 24
     fb4:	61 f4       	brne	.+24     	; 0xfce <Sensors_HDC1080_Trigger_Humidity_Measurement+0x2e>
        Sensors_HDC1080_I2C_Write(0x01);
     fb6:	81 e0       	ldi	r24, 0x01	; 1
     fb8:	0e 94 ce 06 	call	0xd9c	; 0xd9c <Sensors_HDC1080_I2C_Write>
	    if(HDC1080.Status==SENSORS_TWI_MT_DATA_ACK){
     fbc:	80 91 9c 06 	lds	r24, 0x069C
     fc0:	88 32       	cpi	r24, 0x28	; 40
     fc2:	19 f4       	brne	.+6      	; 0xfca <Sensors_HDC1080_Trigger_Humidity_Measurement+0x2a>
	        HDC1080.Error=0x00;
     fc4:	10 92 a5 06 	sts	0x06A5, r1
     fc8:	05 c0       	rjmp	.+10     	; 0xfd4 <Sensors_HDC1080_Trigger_Humidity_Measurement+0x34>
	    }
        else{
	        HDC1080.Error=0x22;
     fca:	82 e2       	ldi	r24, 0x22	; 34
     fcc:	01 c0       	rjmp	.+2      	; 0xfd0 <Sensors_HDC1080_Trigger_Humidity_Measurement+0x30>
	    }
    }
    else{
        HDC1080.Error=0x21;
     fce:	81 e2       	ldi	r24, 0x21	; 33
     fd0:	80 93 a5 06 	sts	0x06A5, r24
        HDC1080.Status=(TWSR & 0xF8);
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.TimeoutError == 0){
     fd4:	80 91 a4 06 	lds	r24, 0x06A4
     fd8:	88 23       	and	r24, r24
     fda:	19 f4       	brne	.+6      	; 0xfe2 <Sensors_HDC1080_Trigger_Humidity_Measurement+0x42>
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     fdc:	84 e9       	ldi	r24, 0x94	; 148
     fde:	80 93 bc 00 	sts	0x00BC, r24
     fe2:	08 95       	ret

00000fe4 <Sensors_HDC1080_Read_Humidity_Plain>:
        HDC1080.Error=0x21;
    }
    Sensors_HDC1080_I2C_Stop();
}

uint16_t Sensors_HDC1080_Read_Humidity_Plain(void){
     fe4:	1f 93       	push	r17
    TWBR =0x00;
    TWCR =0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt=0;
     fe6:	10 92 9f 06 	sts	0x069F, r1
     fea:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError=0;
     fee:	10 92 a4 06 	sts	0x06A4, r1
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     ff2:	80 e4       	ldi	r24, 0x40	; 64
     ff4:	9c e9       	ldi	r25, 0x9C	; 156
     ff6:	01 97       	sbiw	r24, 0x01	; 1
     ff8:	f1 f7       	brne	.-4      	; 0xff6 <Sensors_HDC1080_Read_Humidity_Plain+0x12>

uint16_t Sensors_HDC1080_Read_Humidity_Plain(void){
    uint32_t val=0;
    Sensors_HDC1080_Timeout_Clear();
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);
    Sensors_HDC1080_I2C_Start();
     ffa:	0e 94 82 06 	call	0xd04	; 0xd04 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Write((HDC1080.Address<<1)|0x01);
     ffe:	80 91 9d 06 	lds	r24, 0x069D
    1002:	88 0f       	add	r24, r24
    1004:	81 60       	ori	r24, 0x01	; 1
    1006:	0e 94 ce 06 	call	0xd9c	; 0xd9c <Sensors_HDC1080_I2C_Write>
    val=Sensors_HDC1080_I2C_Read();
    100a:	0e 94 aa 06 	call	0xd54	; 0xd54 <Sensors_HDC1080_I2C_Read>
    100e:	18 2f       	mov	r17, r24
    val<<=8;
    val|=Sensors_HDC1080_I2C_Read_Nack();
    1010:	0e 94 f1 06 	call	0xde2	; 0xde2 <Sensors_HDC1080_I2C_Read_Nack>
    1014:	28 2f       	mov	r18, r24
        HDC1080.Status=(TWSR & 0xF8);
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.TimeoutError == 0){
    1016:	80 91 a4 06 	lds	r24, 0x06A4
    101a:	88 23       	and	r24, r24
    101c:	29 f0       	breq	.+10     	; 0x1028 <Sensors_HDC1080_Read_Humidity_Plain+0x44>
    101e:	20 e0       	ldi	r18, 0x00	; 0
    1020:	30 e0       	ldi	r19, 0x00	; 0
    1022:	40 e0       	ldi	r20, 0x00	; 0
    1024:	50 e0       	ldi	r21, 0x00	; 0
    1026:	26 c0       	rjmp	.+76     	; 0x1074 <Sensors_HDC1080_Read_Humidity_Plain+0x90>
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
    1028:	84 e9       	ldi	r24, 0x94	; 148
    102a:	80 93 bc 00 	sts	0x00BC, r24
    uint32_t val=0;
    Sensors_HDC1080_Timeout_Clear();
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);
    Sensors_HDC1080_I2C_Start();
    Sensors_HDC1080_I2C_Write((HDC1080.Address<<1)|0x01);
    val=Sensors_HDC1080_I2C_Read();
    102e:	61 2f       	mov	r22, r17
    1030:	70 e0       	ldi	r23, 0x00	; 0
    1032:	80 e0       	ldi	r24, 0x00	; 0
    1034:	90 e0       	ldi	r25, 0x00	; 0
    val<<=8;
    1036:	98 2f       	mov	r25, r24
    1038:	87 2f       	mov	r24, r23
    103a:	76 2f       	mov	r23, r22
    103c:	66 27       	eor	r22, r22
    val|=Sensors_HDC1080_I2C_Read_Nack();
    103e:	30 e0       	ldi	r19, 0x00	; 0
    1040:	40 e0       	ldi	r20, 0x00	; 0
    1042:	50 e0       	ldi	r21, 0x00	; 0
    1044:	62 2b       	or	r22, r18
    1046:	73 2b       	or	r23, r19
    1048:	84 2b       	or	r24, r20
    104a:	95 2b       	or	r25, r21
    Sensors_HDC1080_I2C_Stop();
    if(Sensors_HDC1080_Timeout_Error_Get()==0){
        val*=100;
    104c:	24 e6       	ldi	r18, 0x64	; 100
    104e:	30 e0       	ldi	r19, 0x00	; 0
    1050:	40 e0       	ldi	r20, 0x00	; 0
    1052:	50 e0       	ldi	r21, 0x00	; 0
    1054:	0e 94 fc 0d 	call	0x1bf8	; 0x1bf8 <__mulsi3>
        val/=65535;
    1058:	2f ef       	ldi	r18, 0xFF	; 255
    105a:	3f ef       	ldi	r19, 0xFF	; 255
    105c:	40 e0       	ldi	r20, 0x00	; 0
    105e:	50 e0       	ldi	r21, 0x00	; 0
    1060:	0e 94 1b 0e 	call	0x1c36	; 0x1c36 <__udivmodsi4>
    1064:	c9 01       	movw	r24, r18
    1066:	da 01       	movw	r26, r20
    1068:	9c 01       	movw	r18, r24
    106a:	ad 01       	movw	r20, r26
        HDC1080.RH = (uint16_t)val;
    106c:	30 93 a3 06 	sts	0x06A3, r19
    1070:	20 93 a2 06 	sts	0x06A2, r18
    }
    else{
        val=0;
    }
    return val;
}
    1074:	c9 01       	movw	r24, r18
    1076:	1f 91       	pop	r17
    1078:	08 95       	ret

0000107a <Sensors_Sample>:



void Sensors_Sample(void){
    107a:	ef 92       	push	r14
    107c:	ff 92       	push	r15
    107e:	0f 93       	push	r16
    1080:	1f 93       	push	r17
    //Enable Power to sensor module
    SENSORS_PWR_EN_PORT &=~ (1<<SENSORS_PWR_EN_PIN);
    1082:	5b 98       	cbi	0x0b, 3	; 11
    SENSORS_HDC1080_SDA_PORT &=~ (1<<SENSORS_HDC1080_SDA_PIN);
    SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_PIN);
}

void Sensors_I2C_Enable(void){
    TWBR  = SENSORS_HDC1080_TWBR_VAL;
    1084:	48 eb       	ldi	r20, 0xB8	; 184
    1086:	e4 2e       	mov	r14, r20
    1088:	f1 2c       	mov	r15, r1
    108a:	82 e1       	ldi	r24, 0x12	; 18
    108c:	f7 01       	movw	r30, r14
    108e:	80 83       	st	Z, r24
    TWCR |= (1<<TWEN);
    1090:	0c eb       	ldi	r16, 0xBC	; 188
    1092:	10 e0       	ldi	r17, 0x00	; 0
    1094:	f8 01       	movw	r30, r16
    1096:	80 81       	ld	r24, Z
    1098:	84 60       	ori	r24, 0x04	; 4
    109a:	80 83       	st	Z, r24
    TWCR |= (1<<TWIE);
    109c:	80 81       	ld	r24, Z
    109e:	81 60       	ori	r24, 0x01	; 1
    10a0:	80 83       	st	Z, r24
    10a2:	80 ea       	ldi	r24, 0xA0	; 160
    10a4:	9f e0       	ldi	r25, 0x0F	; 15
    10a6:	01 97       	sbiw	r24, 0x01	; 1
    10a8:	f1 f7       	brne	.-4      	; 0x10a6 <Sensors_Sample+0x2c>
    //Enable Power to sensor module
    SENSORS_PWR_EN_PORT &=~ (1<<SENSORS_PWR_EN_PIN);
    Sensors_I2C_Enable();
    _delay_ms(2);
    
    Sensors_HDC1080_Find_Address();
    10aa:	0e 94 15 07 	call	0xe2a	; 0xe2a <Sensors_HDC1080_Find_Address>
    Sensors_HDC1080_Write_Reg(0x02, 0x0000);
    10ae:	82 e0       	ldi	r24, 0x02	; 2
    10b0:	60 e0       	ldi	r22, 0x00	; 0
    10b2:	70 e0       	ldi	r23, 0x00	; 0
    10b4:	0e 94 93 07 	call	0xf26	; 0xf26 <Sensors_HDC1080_Write_Reg>
	Sensors_HDC1080_Trigger_Humidity_Measurement();
    10b8:	0e 94 d0 07 	call	0xfa0	; 0xfa0 <Sensors_HDC1080_Trigger_Humidity_Measurement>
	Sensors_HDC1080_Read_Humidity_Plain();
    10bc:	0e 94 f2 07 	call	0xfe4	; 0xfe4 <Sensors_HDC1080_Read_Humidity_Plain>
    TWCR |= (1<<TWEN);
    TWCR |= (1<<TWIE);
}

void Sensors_I2C_Disable(void){
    TWBR =0x00;
    10c0:	f7 01       	movw	r30, r14
    10c2:	10 82       	st	Z, r1
    TWCR =0x00;
    10c4:	f8 01       	movw	r30, r16
    10c6:	10 82       	st	Z, r1
	Sensors_HDC1080_Trigger_Humidity_Measurement();
	Sensors_HDC1080_Read_Humidity_Plain();
    Sensors_I2C_Disable();

    //Disable Power to sensor module
    SENSORS_PWR_EN_PORT |=  (1<<SENSORS_PWR_EN_PIN);
    10c8:	5b 9a       	sbi	0x0b, 3	; 11
}
    10ca:	1f 91       	pop	r17
    10cc:	0f 91       	pop	r16
    10ce:	ff 90       	pop	r15
    10d0:	ef 90       	pop	r14
    10d2:	08 95       	ret

000010d4 <Sensors_HDC1080_Status_Get>:



uint8_t Sensors_HDC1080_Status_Get(void){
  return HDC1080.Status;
}
    10d4:	80 91 9c 06 	lds	r24, 0x069C
    10d8:	08 95       	ret

000010da <Sensors_HDC1080_Address_Get>:

uint8_t Sensors_HDC1080_Address_Get(void){
  return HDC1080.Address;
}
    10da:	80 91 9d 06 	lds	r24, 0x069D
    10de:	08 95       	ret

000010e0 <Sensors_HDC1080_Error_Get>:

uint8_t Sensors_HDC1080_Error_Get(void){
  return HDC1080.Error;
}
    10e0:	80 91 a5 06 	lds	r24, 0x06A5
    10e4:	08 95       	ret

000010e6 <Sensors_HDC1080_Timeout_Error_Get>:

uint8_t Sensors_HDC1080_Timeout_Error_Get(void){
  return HDC1080.TimeoutError;
}
    10e6:	80 91 a4 06 	lds	r24, 0x06A4
    10ea:	08 95       	ret

000010ec <Sensors_HDC1080_RH_Get>:

uint16_t Sensors_HDC1080_RH_Get(void){
    return HDC1080.RH;
    10ec:	80 91 a2 06 	lds	r24, 0x06A2
    10f0:	90 91 a3 06 	lds	r25, 0x06A3
    10f4:	08 95       	ret

000010f6 <__vector_7>:

#ifdef  KER_TOSC_AS_TICK_SRC                                                                   
.global  __vector_7                                                                            
    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    10f6:	20 91 53 00 	lds	r18, 0x0053
    10fa:	2e 7f       	andi	r18, 0xFE	; 254
    10fc:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    1100:	0f 92       	push	r0
    1102:	0f b6       	in	r0, 0x3f	; 63
    1104:	0f 92       	push	r0
    1106:	1f 92       	push	r1
    1108:	11 24       	eor	r1, r1
    110a:	2f 92       	push	r2
    110c:	3f 92       	push	r3
    110e:	4f 92       	push	r4
    1110:	5f 92       	push	r5
    1112:	6f 92       	push	r6
    1114:	7f 92       	push	r7
    1116:	8f 92       	push	r8
    1118:	9f 92       	push	r9
    111a:	af 92       	push	r10
    111c:	bf 92       	push	r11
    111e:	cf 92       	push	r12
    1120:	df 92       	push	r13
    1122:	ef 92       	push	r14
    1124:	ff 92       	push	r15
    1126:	0f 93       	push	r16
    1128:	1f 93       	push	r17
    112a:	2f 93       	push	r18
    112c:	3f 93       	push	r19
    112e:	4f 93       	push	r20
    1130:	5f 93       	push	r21
    1132:	6f 93       	push	r22
    1134:	7f 93       	push	r23
    1136:	8f 93       	push	r24
    1138:	9f 93       	push	r25
    113a:	af 93       	push	r26
    113c:	bf 93       	push	r27
    113e:	cf 93       	push	r28
    1140:	df 93       	push	r29
    1142:	ef 93       	push	r30
    1144:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1146:	ed e3       	ldi	r30, 0x3D	; 61
    1148:	f1 e0       	ldi	r31, 0x01	; 1
    114a:	20 91 34 01 	lds	r18, 0x0134
    114e:	22 0f       	add	r18, r18
    1150:	e2 0f       	add	r30, r18
    1152:	20 e0       	ldi	r18, 0x00	; 0
    1154:	f2 1f       	adc	r31, r18
    1156:	2d b7       	in	r18, 0x3d	; 61
    1158:	3e b7       	in	r19, 0x3e	; 62
    115a:	20 83       	st	Z, r18
    115c:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
    115e:	20 91 33 01 	lds	r18, 0x0133
    1162:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    1166:	20 91 2d 01 	lds	r18, 0x012D
    116a:	23 95       	inc	r18
    116c:	20 93 2d 01 	sts	0x012D, r18
    1170:	30 e0       	ldi	r19, 0x00	; 0
    1172:	20 91 2e 01 	lds	r18, 0x012E
    1176:	23 1f       	adc	r18, r19
    1178:	20 93 2e 01 	sts	0x012E, r18
    117c:	20 91 2f 01 	lds	r18, 0x012F
    1180:	23 1f       	adc	r18, r19
    1182:	20 93 2f 01 	sts	0x012F, r18
    1186:	20 91 30 01 	lds	r18, 0x0130
    118a:	23 1f       	adc	r18, r19
    118c:	20 93 30 01 	sts	0x0130, r18
    1190:	20 91 31 01 	lds	r18, 0x0131
    1194:	23 1f       	adc	r18, r19
    1196:	20 93 31 01 	sts	0x0131, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    119a:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    119c:	2f ef       	ldi	r18, 0xFF	; 255
    119e:	20 93 36 01 	sts	0x0136, r18
    11a2:	20 e0       	ldi	r18, 0x00	; 0
    11a4:	20 93 37 01 	sts	0x0137, r18
    11a8:	58 2f       	mov	r21, r24

000011aa <_KER_SCH_LOOP9>:
    11aa:	20 93 34 01 	sts	0x0134, r18
    11ae:	85 2f       	mov	r24, r21
    11b0:	e3 e7       	ldi	r30, 0x73	; 115
    11b2:	f1 e0       	ldi	r31, 0x01	; 1
    11b4:	20 91 34 01 	lds	r18, 0x0134
    11b8:	22 0f       	add	r18, r18
    11ba:	e2 0f       	add	r30, r18
    11bc:	20 e0       	ldi	r18, 0x00	; 0
    11be:	f2 1f       	adc	r31, r18
    11c0:	20 81       	ld	r18, Z
    11c2:	31 81       	ldd	r19, Z+1	; 0x01
    11c4:	42 2f       	mov	r20, r18
    11c6:	43 2b       	or	r20, r19
    11c8:	59 f0       	breq	.+22     	; 0x11e0 <_VAL_NULL10>
    11ca:	81 30       	cpi	r24, 0x01	; 1
    11cc:	99 f0       	breq	.+38     	; 0x11f4 <_VAL_NOT_NULL10>
    11ce:	41 e0       	ldi	r20, 0x01	; 1
    11d0:	24 1b       	sub	r18, r20
    11d2:	40 e0       	ldi	r20, 0x00	; 0
    11d4:	34 0b       	sbc	r19, r20
    11d6:	20 83       	st	Z, r18
    11d8:	31 83       	std	Z+1, r19	; 0x01
    11da:	42 2f       	mov	r20, r18
    11dc:	43 2b       	or	r20, r19
    11de:	51 f4       	brne	.+20     	; 0x11f4 <_VAL_NOT_NULL10>

000011e0 <_VAL_NULL10>:
    11e0:	ef e5       	ldi	r30, 0x5F	; 95
    11e2:	f1 e0       	ldi	r31, 0x01	; 1
    11e4:	20 91 34 01 	lds	r18, 0x0134
    11e8:	e2 0f       	add	r30, r18
    11ea:	20 e0       	ldi	r18, 0x00	; 0
    11ec:	f2 1f       	adc	r31, r18
    11ee:	81 e0       	ldi	r24, 0x01	; 1
    11f0:	80 83       	st	Z, r24
    11f2:	08 c0       	rjmp	.+16     	; 0x1204 <_EXIT_SLP_TIME10>

000011f4 <_VAL_NOT_NULL10>:
    11f4:	ef e5       	ldi	r30, 0x5F	; 95
    11f6:	f1 e0       	ldi	r31, 0x01	; 1
    11f8:	20 91 34 01 	lds	r18, 0x0134
    11fc:	e2 0f       	add	r30, r18
    11fe:	20 e0       	ldi	r18, 0x00	; 0
    1200:	f2 1f       	adc	r31, r18
    1202:	80 81       	ld	r24, Z

00001204 <_EXIT_SLP_TIME10>:
    1204:	81 30       	cpi	r24, 0x01	; 1
    1206:	19 f0       	breq	.+6      	; 0x120e <_KER_CALC_PRIO9>
    1208:	84 30       	cpi	r24, 0x04	; 4
    120a:	09 f0       	breq	.+2      	; 0x120e <_KER_CALC_PRIO9>
    120c:	12 c0       	rjmp	.+36     	; 0x1232 <_KER_SCH_NEXT9>

0000120e <_KER_CALC_PRIO9>:
    120e:	e9 e6       	ldi	r30, 0x69	; 105
    1210:	f1 e0       	ldi	r31, 0x01	; 1
    1212:	20 e0       	ldi	r18, 0x00	; 0
    1214:	80 91 34 01 	lds	r24, 0x0134
    1218:	e8 0f       	add	r30, r24
    121a:	f2 1f       	adc	r31, r18
    121c:	80 81       	ld	r24, Z
    121e:	20 91 36 01 	lds	r18, 0x0136
    1222:	82 17       	cp	r24, r18
    1224:	30 f4       	brcc	.+12     	; 0x1232 <_KER_SCH_NEXT9>
    1226:	80 93 36 01 	sts	0x0136, r24
    122a:	20 91 34 01 	lds	r18, 0x0134
    122e:	20 93 37 01 	sts	0x0137, r18

00001232 <_KER_SCH_NEXT9>:
    1232:	20 91 34 01 	lds	r18, 0x0134
    1236:	23 95       	inc	r18
    1238:	30 91 35 01 	lds	r19, 0x0135
    123c:	23 17       	cp	r18, r19
    123e:	08 f4       	brcc	.+2      	; 0x1242 <_KER_SCH_EXIT9>
    1240:	b4 cf       	rjmp	.-152    	; 0x11aa <_KER_SCH_LOOP9>

00001242 <_KER_SCH_EXIT9>:
    1242:	20 91 37 01 	lds	r18, 0x0137
    1246:	20 93 34 01 	sts	0x0134, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    124a:	20 91 34 01 	lds	r18, 0x0134
    124e:	22 23       	and	r18, r18
    1250:	29 f0       	breq	.+10     	; 0x125c <_KER_USG_TICK15>
    1252:	20 91 39 01 	lds	r18, 0x0139
    1256:	23 95       	inc	r18
    1258:	20 93 39 01 	sts	0x0139, r18

0000125c <_KER_USG_TICK15>:
    125c:	20 91 38 01 	lds	r18, 0x0138
    1260:	23 95       	inc	r18
    1262:	24 36       	cpi	r18, 0x64	; 100
    1264:	40 f0       	brcs	.+16     	; 0x1276 <_KER_USG_UTC_SV15>
    1266:	20 e0       	ldi	r18, 0x00	; 0
    1268:	30 91 39 01 	lds	r19, 0x0139
    126c:	30 93 3a 01 	sts	0x013A, r19
    1270:	30 e0       	ldi	r19, 0x00	; 0
    1272:	30 93 39 01 	sts	0x0139, r19

00001276 <_KER_USG_UTC_SV15>:
    1276:	20 93 38 01 	sts	0x0138, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    127a:	ed e3       	ldi	r30, 0x3D	; 61
    127c:	f1 e0       	ldi	r31, 0x01	; 1
    127e:	20 91 34 01 	lds	r18, 0x0134
    1282:	22 0f       	add	r18, r18
    1284:	e2 0f       	add	r30, r18
    1286:	20 e0       	ldi	r18, 0x00	; 0
    1288:	f2 1f       	adc	r31, r18
    128a:	20 81       	ld	r18, Z
    128c:	31 81       	ldd	r19, Z+1	; 0x01
    128e:	2d bf       	out	0x3d, r18	; 61
    1290:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    1292:	ff 91       	pop	r31
    1294:	ef 91       	pop	r30
    1296:	df 91       	pop	r29
    1298:	cf 91       	pop	r28
    129a:	bf 91       	pop	r27
    129c:	af 91       	pop	r26
    129e:	9f 91       	pop	r25
    12a0:	8f 91       	pop	r24
    12a2:	7f 91       	pop	r23
    12a4:	6f 91       	pop	r22
    12a6:	5f 91       	pop	r21
    12a8:	4f 91       	pop	r20
    12aa:	3f 91       	pop	r19
    12ac:	2f 91       	pop	r18
    12ae:	1f 91       	pop	r17
    12b0:	0f 91       	pop	r16
    12b2:	ff 90       	pop	r15
    12b4:	ef 90       	pop	r14
    12b6:	df 90       	pop	r13
    12b8:	cf 90       	pop	r12
    12ba:	bf 90       	pop	r11
    12bc:	af 90       	pop	r10
    12be:	9f 90       	pop	r9
    12c0:	8f 90       	pop	r8
    12c2:	7f 90       	pop	r7
    12c4:	6f 90       	pop	r6
    12c6:	5f 90       	pop	r5
    12c8:	4f 90       	pop	r4
    12ca:	3f 90       	pop	r3
    12cc:	2f 90       	pop	r2
    12ce:	1f 90       	pop	r1
    12d0:	0f 90       	pop	r0
    12d2:	0f be       	out	0x3f, r0	; 63
    12d4:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    12d6:	18 95       	reti

000012d8 <__vector_9>:
.global  __vector_9                                                                            
    __vector_9:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    12d8:	20 91 53 00 	lds	r18, 0x0053
    12dc:	2e 7f       	andi	r18, 0xFE	; 254
    12de:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    12e2:	0f 92       	push	r0
    12e4:	0f b6       	in	r0, 0x3f	; 63
    12e6:	0f 92       	push	r0
    12e8:	1f 92       	push	r1
    12ea:	11 24       	eor	r1, r1
    12ec:	2f 92       	push	r2
    12ee:	3f 92       	push	r3
    12f0:	4f 92       	push	r4
    12f2:	5f 92       	push	r5
    12f4:	6f 92       	push	r6
    12f6:	7f 92       	push	r7
    12f8:	8f 92       	push	r8
    12fa:	9f 92       	push	r9
    12fc:	af 92       	push	r10
    12fe:	bf 92       	push	r11
    1300:	cf 92       	push	r12
    1302:	df 92       	push	r13
    1304:	ef 92       	push	r14
    1306:	ff 92       	push	r15
    1308:	0f 93       	push	r16
    130a:	1f 93       	push	r17
    130c:	2f 93       	push	r18
    130e:	3f 93       	push	r19
    1310:	4f 93       	push	r20
    1312:	5f 93       	push	r21
    1314:	6f 93       	push	r22
    1316:	7f 93       	push	r23
    1318:	8f 93       	push	r24
    131a:	9f 93       	push	r25
    131c:	af 93       	push	r26
    131e:	bf 93       	push	r27
    1320:	cf 93       	push	r28
    1322:	df 93       	push	r29
    1324:	ef 93       	push	r30
    1326:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1328:	ed e3       	ldi	r30, 0x3D	; 61
    132a:	f1 e0       	ldi	r31, 0x01	; 1
    132c:	20 91 34 01 	lds	r18, 0x0134
    1330:	22 0f       	add	r18, r18
    1332:	e2 0f       	add	r30, r18
    1334:	20 e0       	ldi	r18, 0x00	; 0
    1336:	f2 1f       	adc	r31, r18
    1338:	2d b7       	in	r18, 0x3d	; 61
    133a:	3e b7       	in	r19, 0x3e	; 62
    133c:	20 83       	st	Z, r18
    133e:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
    1340:	20 91 33 01 	lds	r18, 0x0133
    1344:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    1348:	20 91 2d 01 	lds	r18, 0x012D
    134c:	23 95       	inc	r18
    134e:	20 93 2d 01 	sts	0x012D, r18
    1352:	30 e0       	ldi	r19, 0x00	; 0
    1354:	20 91 2e 01 	lds	r18, 0x012E
    1358:	23 1f       	adc	r18, r19
    135a:	20 93 2e 01 	sts	0x012E, r18
    135e:	20 91 2f 01 	lds	r18, 0x012F
    1362:	23 1f       	adc	r18, r19
    1364:	20 93 2f 01 	sts	0x012F, r18
    1368:	20 91 30 01 	lds	r18, 0x0130
    136c:	23 1f       	adc	r18, r19
    136e:	20 93 30 01 	sts	0x0130, r18
    1372:	20 91 31 01 	lds	r18, 0x0131
    1376:	23 1f       	adc	r18, r19
    1378:	20 93 31 01 	sts	0x0131, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    137c:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    137e:	2f ef       	ldi	r18, 0xFF	; 255
    1380:	20 93 36 01 	sts	0x0136, r18
    1384:	20 e0       	ldi	r18, 0x00	; 0
    1386:	20 93 37 01 	sts	0x0137, r18
    138a:	58 2f       	mov	r21, r24

0000138c <_KER_SCH_LOOP31>:
    138c:	20 93 34 01 	sts	0x0134, r18
    1390:	85 2f       	mov	r24, r21
    1392:	e3 e7       	ldi	r30, 0x73	; 115
    1394:	f1 e0       	ldi	r31, 0x01	; 1
    1396:	20 91 34 01 	lds	r18, 0x0134
    139a:	22 0f       	add	r18, r18
    139c:	e2 0f       	add	r30, r18
    139e:	20 e0       	ldi	r18, 0x00	; 0
    13a0:	f2 1f       	adc	r31, r18
    13a2:	20 81       	ld	r18, Z
    13a4:	31 81       	ldd	r19, Z+1	; 0x01
    13a6:	42 2f       	mov	r20, r18
    13a8:	43 2b       	or	r20, r19
    13aa:	59 f0       	breq	.+22     	; 0x13c2 <_VAL_NULL32>
    13ac:	81 30       	cpi	r24, 0x01	; 1
    13ae:	99 f0       	breq	.+38     	; 0x13d6 <_VAL_NOT_NULL32>
    13b0:	41 e0       	ldi	r20, 0x01	; 1
    13b2:	24 1b       	sub	r18, r20
    13b4:	40 e0       	ldi	r20, 0x00	; 0
    13b6:	34 0b       	sbc	r19, r20
    13b8:	20 83       	st	Z, r18
    13ba:	31 83       	std	Z+1, r19	; 0x01
    13bc:	42 2f       	mov	r20, r18
    13be:	43 2b       	or	r20, r19
    13c0:	51 f4       	brne	.+20     	; 0x13d6 <_VAL_NOT_NULL32>

000013c2 <_VAL_NULL32>:
    13c2:	ef e5       	ldi	r30, 0x5F	; 95
    13c4:	f1 e0       	ldi	r31, 0x01	; 1
    13c6:	20 91 34 01 	lds	r18, 0x0134
    13ca:	e2 0f       	add	r30, r18
    13cc:	20 e0       	ldi	r18, 0x00	; 0
    13ce:	f2 1f       	adc	r31, r18
    13d0:	81 e0       	ldi	r24, 0x01	; 1
    13d2:	80 83       	st	Z, r24
    13d4:	08 c0       	rjmp	.+16     	; 0x13e6 <_EXIT_SLP_TIME32>

000013d6 <_VAL_NOT_NULL32>:
    13d6:	ef e5       	ldi	r30, 0x5F	; 95
    13d8:	f1 e0       	ldi	r31, 0x01	; 1
    13da:	20 91 34 01 	lds	r18, 0x0134
    13de:	e2 0f       	add	r30, r18
    13e0:	20 e0       	ldi	r18, 0x00	; 0
    13e2:	f2 1f       	adc	r31, r18
    13e4:	80 81       	ld	r24, Z

000013e6 <_EXIT_SLP_TIME32>:
    13e6:	81 30       	cpi	r24, 0x01	; 1
    13e8:	19 f0       	breq	.+6      	; 0x13f0 <_KER_CALC_PRIO31>
    13ea:	84 30       	cpi	r24, 0x04	; 4
    13ec:	09 f0       	breq	.+2      	; 0x13f0 <_KER_CALC_PRIO31>
    13ee:	12 c0       	rjmp	.+36     	; 0x1414 <_KER_SCH_NEXT31>

000013f0 <_KER_CALC_PRIO31>:
    13f0:	e9 e6       	ldi	r30, 0x69	; 105
    13f2:	f1 e0       	ldi	r31, 0x01	; 1
    13f4:	20 e0       	ldi	r18, 0x00	; 0
    13f6:	80 91 34 01 	lds	r24, 0x0134
    13fa:	e8 0f       	add	r30, r24
    13fc:	f2 1f       	adc	r31, r18
    13fe:	80 81       	ld	r24, Z
    1400:	20 91 36 01 	lds	r18, 0x0136
    1404:	82 17       	cp	r24, r18
    1406:	30 f4       	brcc	.+12     	; 0x1414 <_KER_SCH_NEXT31>
    1408:	80 93 36 01 	sts	0x0136, r24
    140c:	20 91 34 01 	lds	r18, 0x0134
    1410:	20 93 37 01 	sts	0x0137, r18

00001414 <_KER_SCH_NEXT31>:
    1414:	20 91 34 01 	lds	r18, 0x0134
    1418:	23 95       	inc	r18
    141a:	30 91 35 01 	lds	r19, 0x0135
    141e:	23 17       	cp	r18, r19
    1420:	08 f4       	brcc	.+2      	; 0x1424 <_KER_SCH_EXIT31>
    1422:	b4 cf       	rjmp	.-152    	; 0x138c <_KER_SCH_LOOP31>

00001424 <_KER_SCH_EXIT31>:
    1424:	20 91 37 01 	lds	r18, 0x0137
    1428:	20 93 34 01 	sts	0x0134, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    142c:	20 91 34 01 	lds	r18, 0x0134
    1430:	22 23       	and	r18, r18
    1432:	29 f0       	breq	.+10     	; 0x143e <_KER_USG_TICK37>
    1434:	20 91 39 01 	lds	r18, 0x0139
    1438:	23 95       	inc	r18
    143a:	20 93 39 01 	sts	0x0139, r18

0000143e <_KER_USG_TICK37>:
    143e:	20 91 38 01 	lds	r18, 0x0138
    1442:	23 95       	inc	r18
    1444:	24 36       	cpi	r18, 0x64	; 100
    1446:	40 f0       	brcs	.+16     	; 0x1458 <_KER_USG_UTC_SV37>
    1448:	20 e0       	ldi	r18, 0x00	; 0
    144a:	30 91 39 01 	lds	r19, 0x0139
    144e:	30 93 3a 01 	sts	0x013A, r19
    1452:	30 e0       	ldi	r19, 0x00	; 0
    1454:	30 93 39 01 	sts	0x0139, r19

00001458 <_KER_USG_UTC_SV37>:
    1458:	20 93 38 01 	sts	0x0138, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    145c:	ed e3       	ldi	r30, 0x3D	; 61
    145e:	f1 e0       	ldi	r31, 0x01	; 1
    1460:	20 91 34 01 	lds	r18, 0x0134
    1464:	22 0f       	add	r18, r18
    1466:	e2 0f       	add	r30, r18
    1468:	20 e0       	ldi	r18, 0x00	; 0
    146a:	f2 1f       	adc	r31, r18
    146c:	20 81       	ld	r18, Z
    146e:	31 81       	ldd	r19, Z+1	; 0x01
    1470:	2d bf       	out	0x3d, r18	; 61
    1472:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    1474:	ff 91       	pop	r31
    1476:	ef 91       	pop	r30
    1478:	df 91       	pop	r29
    147a:	cf 91       	pop	r28
    147c:	bf 91       	pop	r27
    147e:	af 91       	pop	r26
    1480:	9f 91       	pop	r25
    1482:	8f 91       	pop	r24
    1484:	7f 91       	pop	r23
    1486:	6f 91       	pop	r22
    1488:	5f 91       	pop	r21
    148a:	4f 91       	pop	r20
    148c:	3f 91       	pop	r19
    148e:	2f 91       	pop	r18
    1490:	1f 91       	pop	r17
    1492:	0f 91       	pop	r16
    1494:	ff 90       	pop	r15
    1496:	ef 90       	pop	r14
    1498:	df 90       	pop	r13
    149a:	cf 90       	pop	r12
    149c:	bf 90       	pop	r11
    149e:	af 90       	pop	r10
    14a0:	9f 90       	pop	r9
    14a2:	8f 90       	pop	r8
    14a4:	7f 90       	pop	r7
    14a6:	6f 90       	pop	r6
    14a8:	5f 90       	pop	r5
    14aa:	4f 90       	pop	r4
    14ac:	3f 90       	pop	r3
    14ae:	2f 90       	pop	r2
    14b0:	1f 90       	pop	r1
    14b2:	0f 90       	pop	r0
    14b4:	0f be       	out	0x3f, r0	; 63
    14b6:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    14b8:	18 95       	reti

000014ba <Kernel_SysTick_Reg_Init>:
;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
;return registers        : None                                                                
;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
Kernel_SysTick_Reg_Init:                                  ;total 11.50uS @8MHz    ( 92 clocks) 
        CLI                                               ;disable global int     (  1 clock ) 
    14ba:	f8 94       	cli
		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    14bc:	a0 91 51 01 	lds	r26, 0x0151
    14c0:	b0 91 52 01 	lds	r27, 0x0152
    14c4:	2d b7       	in	r18, 0x3d	; 61
    14c6:	3e b7       	in	r19, 0x3e	; 62
    14c8:	2d 93       	st	X+, r18
    14ca:	3d 93       	st	X+, r19
    14cc:	ed 93       	st	X+, r30
    14ce:	fd 93       	st	X+, r31
    14d0:	a0 93 51 01 	sts	0x0151, r26
    14d4:	b0 93 52 01 	sts	0x0152, r27
		;clear reg                                                                             
		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
    14d8:	20 e0       	ldi	r18, 0x00	; 0
		;clear tick counter                                                                    
		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
    14da:	20 93 2d 01 	sts	0x012D, r18
		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
    14de:	20 93 2e 01 	sts	0x012E, r18
		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
    14e2:	20 93 2f 01 	sts	0x012F, r18
		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
    14e6:	20 93 30 01 	sts	0x0130, r18
		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
    14ea:	20 93 31 01 	sts	0x0131, r18
		;clear system registers                                                                
		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
    14ee:	20 93 32 01 	sts	0x0132, r18
		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
    14f2:	20 93 33 01 	sts	0x0133, r18
		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
    14f6:	20 93 34 01 	sts	0x0134, r18
		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
    14fa:	20 93 35 01 	sts	0x0135, r18
		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
    14fe:	20 93 36 01 	sts	0x0136, r18
        STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
    1502:	20 93 37 01 	sts	0x0137, r18
		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
    1506:	20 93 38 01 	sts	0x0138, r18
		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
    150a:	20 93 39 01 	sts	0x0139, r18
		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
    150e:	20 93 3a 01 	sts	0x013A, r18
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		LDI   R18                , 0x00                   ;clear WDE              (  1 clock ) 
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		#endif                                                                                 
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
        LDI   R18                , 0x00                   ;clear interrupt enbits (  1 clock ) 
    1512:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
    1514:	20 93 70 00 	sts	0x0070, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    1518:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTCCR2B           , R18                    ;set val to TCCR2B      (  2 clocks) 
    151a:	20 93 b1 00 	sts	0x00B1, r18
		LDI   R18                , 0x00                   ;clear AS2 bit          (  1 clock ) 
    151e:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
    1520:	20 93 b6 00 	sts	0x00B6, r18
		#endif                                                                                 
		;save values for future use                                                            
		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
    1524:	80 93 32 01 	sts	0x0132, r24
		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
    1528:	60 93 33 01 	sts	0x0133, r22
        KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    152c:	a0 91 51 01 	lds	r26, 0x0151
    1530:	b0 91 52 01 	lds	r27, 0x0152
    1534:	fe 91       	ld	r31, -X
    1536:	ee 91       	ld	r30, -X
    1538:	3e 91       	ld	r19, -X
    153a:	2e 91       	ld	r18, -X
    153c:	2d bf       	out	0x3d, r18	; 61
    153e:	3e bf       	out	0x3e, r19	; 62
    1540:	a0 93 51 01 	sts	0x0151, r26
    1544:	b0 93 52 01 	sts	0x0152, r27
		RET                                               ;return from subroutine (  4 clocks) 
    1548:	08 95       	ret

0000154a <Kernel_Task_Create>:
;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    154a:	a0 91 51 01 	lds	r26, 0x0151
    154e:	b0 91 52 01 	lds	r27, 0x0152
    1552:	2d b7       	in	r18, 0x3d	; 61
    1554:	3e b7       	in	r19, 0x3e	; 62
    1556:	2d 93       	st	X+, r18
    1558:	3d 93       	st	X+, r19
    155a:	ed 93       	st	X+, r30
    155c:	fd 93       	st	X+, r31
    155e:	a0 93 51 01 	sts	0x0151, r26
    1562:	b0 93 52 01 	sts	0x0152, r27
		;set priority to KerSchPr+task_id                                                      
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1566:	e9 e6       	ldi	r30, 0x69	; 105
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    1568:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    156a:	20 91 34 01 	lds	r18, 0x0134
    156e:	e2 0f       	add	r30, r18
    1570:	20 e0       	ldi	r18, 0x00	; 0
    1572:	f2 1f       	adc	r31, r18
		ST    Z                  , R22                    ;save priority          (  2 clocks) 
    1574:	60 83       	st	Z, r22
		;set task status to KerSchSts+task_id                                                  
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1576:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1578:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    157a:	20 91 34 01 	lds	r18, 0x0134
    157e:	e2 0f       	add	r30, r18
    1580:	20 e0       	ldi	r18, 0x00	; 0
    1582:	f2 1f       	adc	r31, r18
		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
    1584:	21 e0       	ldi	r18, 0x01	; 1
		ST    Z                  , R18                    ;save status            (  2 clocks) 
    1586:	20 83       	st	Z, r18
		;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    1588:	20 91 34 01 	lds	r18, 0x0134
		INC   R18                                         ;increment task_id      (  1 clock ) 
    158c:	23 95       	inc	r18
		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
    158e:	30 e8       	ldi	r19, 0x80	; 128
		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
    1590:	23 9f       	mul	r18, r19
		MOV   ZL                 , R0                     ;load multiplied low    (  1 clocks) 
    1592:	e0 2d       	mov	r30, r0
		MOV   ZH                 , R1                     ;load multiplied high   (  1 clocks) 
    1594:	f1 2d       	mov	r31, r1
		SBIW  ZL                 , 0x01                   ;dec multiplied val-1   (  2 clocks) 
    1596:	31 97       	sbiw	r30, 0x01	; 1
		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
    1598:	11 24       	eor	r1, r1
		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
    159a:	27 e8       	ldi	r18, 0x87	; 135
		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
    159c:	31 e0       	ldi	r19, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    159e:	e2 0f       	add	r30, r18
		ADC   ZH                 , R19                    ;add high bytes+carry   (  1 clock ) 
    15a0:	f3 1f       	adc	r31, r19
		OUT   IOSPL              , ZL                     ;load SPL               (  1 clock ) 
    15a2:	ed bf       	out	0x3d, r30	; 61
        OUT   IOSPH              , ZH                     ;load SPH               (  1 clock ) 
    15a4:	fe bf       	out	0x3e, r31	; 62
		;function argument directly returns word address                                       
	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
    15a6:	8f 93       	push	r24
		PUSH  R25                                         ;push word addr high    (  2 clocks) 
    15a8:	9f 93       	push	r25
		;push context to stack of this task                                                    
		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    15aa:	0f 92       	push	r0
    15ac:	0f b6       	in	r0, 0x3f	; 63
    15ae:	0f 92       	push	r0
    15b0:	1f 92       	push	r1
    15b2:	11 24       	eor	r1, r1
    15b4:	2f 92       	push	r2
    15b6:	3f 92       	push	r3
    15b8:	4f 92       	push	r4
    15ba:	5f 92       	push	r5
    15bc:	6f 92       	push	r6
    15be:	7f 92       	push	r7
    15c0:	8f 92       	push	r8
    15c2:	9f 92       	push	r9
    15c4:	af 92       	push	r10
    15c6:	bf 92       	push	r11
    15c8:	cf 92       	push	r12
    15ca:	df 92       	push	r13
    15cc:	ef 92       	push	r14
    15ce:	ff 92       	push	r15
    15d0:	0f 93       	push	r16
    15d2:	1f 93       	push	r17
    15d4:	2f 93       	push	r18
    15d6:	3f 93       	push	r19
    15d8:	4f 93       	push	r20
    15da:	5f 93       	push	r21
    15dc:	6f 93       	push	r22
    15de:	7f 93       	push	r23
    15e0:	8f 93       	push	r24
    15e2:	9f 93       	push	r25
    15e4:	af 93       	push	r26
    15e6:	bf 93       	push	r27
    15e8:	cf 93       	push	r28
    15ea:	df 93       	push	r29
    15ec:	ef 93       	push	r30
    15ee:	ff 93       	push	r31
		;read stack pointer of current task (necessary when restore)                           
		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
    15f0:	2d b7       	in	r18, 0x3d	; 61
        IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
    15f2:	3e b7       	in	r19, 0x3e	; 62
		;calculate the address where current task's SP will be stored and store SP             
		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    15f4:	40 91 34 01 	lds	r20, 0x0134
		LSL   R20                                         ;left shift to multiply (  1 clock ) 
    15f8:	44 0f       	add	r20, r20
		LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
    15fa:	ed e3       	ldi	r30, 0x3D	; 61
		LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
    15fc:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R20                    ;add offset to array    (  1 clock ) 
    15fe:	e4 0f       	add	r30, r20
		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
    1600:	40 e0       	ldi	r20, 0x00	; 0
		ADC   ZH                 , R20                    ;add carry if any       (  1 clock ) 
    1602:	f4 1f       	adc	r31, r20
		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
    1604:	21 93       	st	Z+, r18
		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
    1606:	30 83       	st	Z, r19
		;increment task_id                                                                     
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    1608:	20 91 34 01 	lds	r18, 0x0134
		INC   R18                                         ;increment task_id      (  1 clock ) 
    160c:	23 95       	inc	r18
		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
    160e:	20 93 34 01 	sts	0x0134, r18
		;increment ntask                                                                       
		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
    1612:	20 91 35 01 	lds	r18, 0x0135
		INC   R18                                         ;increment ntask        (  1 clock ) 
    1616:	23 95       	inc	r18
		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
    1618:	20 93 35 01 	sts	0x0135, r18
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    161c:	a0 91 51 01 	lds	r26, 0x0151
    1620:	b0 91 52 01 	lds	r27, 0x0152
    1624:	fe 91       	ld	r31, -X
    1626:	ee 91       	ld	r30, -X
    1628:	3e 91       	ld	r19, -X
    162a:	2e 91       	ld	r18, -X
    162c:	2d bf       	out	0x3d, r18	; 61
    162e:	3e bf       	out	0x3e, r19	; 62
    1630:	a0 93 51 01 	sts	0x0151, r26
    1634:	b0 93 52 01 	sts	0x0152, r27
		RET                                               ;return from subroutine (  4 clocks) 
    1638:	08 95       	ret

0000163a <Kernel_Start_Tasks>:
;used registers          : R0~R31                                                              
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    163a:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    163c:	2f ef       	ldi	r18, 0xFF	; 255
    163e:	20 93 36 01 	sts	0x0136, r18
    1642:	20 e0       	ldi	r18, 0x00	; 0
    1644:	20 93 37 01 	sts	0x0137, r18
    1648:	58 2f       	mov	r21, r24

0000164a <_KER_SCH_LOOP54>:
    164a:	20 93 34 01 	sts	0x0134, r18
    164e:	85 2f       	mov	r24, r21
    1650:	e3 e7       	ldi	r30, 0x73	; 115
    1652:	f1 e0       	ldi	r31, 0x01	; 1
    1654:	20 91 34 01 	lds	r18, 0x0134
    1658:	22 0f       	add	r18, r18
    165a:	e2 0f       	add	r30, r18
    165c:	20 e0       	ldi	r18, 0x00	; 0
    165e:	f2 1f       	adc	r31, r18
    1660:	20 81       	ld	r18, Z
    1662:	31 81       	ldd	r19, Z+1	; 0x01
    1664:	42 2f       	mov	r20, r18
    1666:	43 2b       	or	r20, r19
    1668:	59 f0       	breq	.+22     	; 0x1680 <_VAL_NULL55>
    166a:	81 30       	cpi	r24, 0x01	; 1
    166c:	99 f0       	breq	.+38     	; 0x1694 <_VAL_NOT_NULL55>
    166e:	41 e0       	ldi	r20, 0x01	; 1
    1670:	24 1b       	sub	r18, r20
    1672:	40 e0       	ldi	r20, 0x00	; 0
    1674:	34 0b       	sbc	r19, r20
    1676:	20 83       	st	Z, r18
    1678:	31 83       	std	Z+1, r19	; 0x01
    167a:	42 2f       	mov	r20, r18
    167c:	43 2b       	or	r20, r19
    167e:	51 f4       	brne	.+20     	; 0x1694 <_VAL_NOT_NULL55>

00001680 <_VAL_NULL55>:
    1680:	ef e5       	ldi	r30, 0x5F	; 95
    1682:	f1 e0       	ldi	r31, 0x01	; 1
    1684:	20 91 34 01 	lds	r18, 0x0134
    1688:	e2 0f       	add	r30, r18
    168a:	20 e0       	ldi	r18, 0x00	; 0
    168c:	f2 1f       	adc	r31, r18
    168e:	81 e0       	ldi	r24, 0x01	; 1
    1690:	80 83       	st	Z, r24
    1692:	08 c0       	rjmp	.+16     	; 0x16a4 <_EXIT_SLP_TIME55>

00001694 <_VAL_NOT_NULL55>:
    1694:	ef e5       	ldi	r30, 0x5F	; 95
    1696:	f1 e0       	ldi	r31, 0x01	; 1
    1698:	20 91 34 01 	lds	r18, 0x0134
    169c:	e2 0f       	add	r30, r18
    169e:	20 e0       	ldi	r18, 0x00	; 0
    16a0:	f2 1f       	adc	r31, r18
    16a2:	80 81       	ld	r24, Z

000016a4 <_EXIT_SLP_TIME55>:
    16a4:	81 30       	cpi	r24, 0x01	; 1
    16a6:	19 f0       	breq	.+6      	; 0x16ae <_KER_CALC_PRIO54>
    16a8:	84 30       	cpi	r24, 0x04	; 4
    16aa:	09 f0       	breq	.+2      	; 0x16ae <_KER_CALC_PRIO54>
    16ac:	12 c0       	rjmp	.+36     	; 0x16d2 <_KER_SCH_NEXT54>

000016ae <_KER_CALC_PRIO54>:
    16ae:	e9 e6       	ldi	r30, 0x69	; 105
    16b0:	f1 e0       	ldi	r31, 0x01	; 1
    16b2:	20 e0       	ldi	r18, 0x00	; 0
    16b4:	80 91 34 01 	lds	r24, 0x0134
    16b8:	e8 0f       	add	r30, r24
    16ba:	f2 1f       	adc	r31, r18
    16bc:	80 81       	ld	r24, Z
    16be:	20 91 36 01 	lds	r18, 0x0136
    16c2:	82 17       	cp	r24, r18
    16c4:	30 f4       	brcc	.+12     	; 0x16d2 <_KER_SCH_NEXT54>
    16c6:	80 93 36 01 	sts	0x0136, r24
    16ca:	20 91 34 01 	lds	r18, 0x0134
    16ce:	20 93 37 01 	sts	0x0137, r18

000016d2 <_KER_SCH_NEXT54>:
    16d2:	20 91 34 01 	lds	r18, 0x0134
    16d6:	23 95       	inc	r18
    16d8:	30 91 35 01 	lds	r19, 0x0135
    16dc:	23 17       	cp	r18, r19
    16de:	08 f4       	brcc	.+2      	; 0x16e2 <_KER_SCH_EXIT54>
    16e0:	b4 cf       	rjmp	.-152    	; 0x164a <_KER_SCH_LOOP54>

000016e2 <_KER_SCH_EXIT54>:
    16e2:	20 91 37 01 	lds	r18, 0x0137
    16e6:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    16ea:	ed e3       	ldi	r30, 0x3D	; 61
    16ec:	f1 e0       	ldi	r31, 0x01	; 1
    16ee:	20 91 34 01 	lds	r18, 0x0134
    16f2:	22 0f       	add	r18, r18
    16f4:	e2 0f       	add	r30, r18
    16f6:	20 e0       	ldi	r18, 0x00	; 0
    16f8:	f2 1f       	adc	r31, r18
    16fa:	20 81       	ld	r18, Z
    16fc:	31 81       	ldd	r19, Z+1	; 0x01
    16fe:	2d bf       	out	0x3d, r18	; 61
    1700:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1702:	ff 91       	pop	r31
    1704:	ef 91       	pop	r30
    1706:	df 91       	pop	r29
    1708:	cf 91       	pop	r28
    170a:	bf 91       	pop	r27
    170c:	af 91       	pop	r26
    170e:	9f 91       	pop	r25
    1710:	8f 91       	pop	r24
    1712:	7f 91       	pop	r23
    1714:	6f 91       	pop	r22
    1716:	5f 91       	pop	r21
    1718:	4f 91       	pop	r20
    171a:	3f 91       	pop	r19
    171c:	2f 91       	pop	r18
    171e:	1f 91       	pop	r17
    1720:	0f 91       	pop	r16
    1722:	ff 90       	pop	r15
    1724:	ef 90       	pop	r14
    1726:	df 90       	pop	r13
    1728:	cf 90       	pop	r12
    172a:	bf 90       	pop	r11
    172c:	af 90       	pop	r10
    172e:	9f 90       	pop	r9
    1730:	8f 90       	pop	r8
    1732:	7f 90       	pop	r7
    1734:	6f 90       	pop	r6
    1736:	5f 90       	pop	r5
    1738:	4f 90       	pop	r4
    173a:	3f 90       	pop	r3
    173c:	2f 90       	pop	r2
    173e:	1f 90       	pop	r1
    1740:	0f 90       	pop	r0
    1742:	0f be       	out	0x3f, r0	; 63
    1744:	0f 90       	pop	r0
    1746:	78 94       	sei
		                                                                                       
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		SEI                                               ;force enable interrupt (  1 clock ) 
		#endif                                                                                 
                                                                                               
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
    1748:	20 e0       	ldi	r18, 0x00	; 0
    174a:	20 93 70 00 	sts	0x0070, r18
    174e:	20 e2       	ldi	r18, 0x20	; 32
    1750:	20 93 b6 00 	sts	0x00B6, r18
		LDI   R18                , 0x80                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    1754:	20 e8       	ldi	r18, 0x80	; 128
    1756:	20 93 b3 00 	sts	0x00B3, r18
    175a:	20 e0       	ldi	r18, 0x00	; 0
    175c:	20 93 b4 00 	sts	0x00B4, r18
    1760:	22 e0       	ldi	r18, 0x02	; 2
    1762:	20 93 b0 00 	sts	0x00B0, r18
		LDI   R18                , 0x04                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    1766:	26 e0       	ldi	r18, 0x06	; 6
    1768:	20 93 b1 00 	sts	0x00B1, r18
    176c:	20 e0       	ldi	r18, 0x00	; 0
    176e:	20 93 b2 00 	sts	0x00B2, r18

00001772 <_KER_TC2_AUB65>:
    1772:	20 91 b6 00 	lds	r18, 0x00B6
    1776:	22 70       	andi	r18, 0x02	; 2
    1778:	e1 f7       	brne	.-8      	; 0x1772 <_KER_TC2_AUB65>

0000177a <_KER_TC2_BUB65>:
    177a:	20 91 b6 00 	lds	r18, 0x00B6
    177e:	21 70       	andi	r18, 0x01	; 1
    1780:	e1 f7       	brne	.-8      	; 0x177a <_KER_TC2_BUB65>

00001782 <_KER_OC2_AUB65>:
    1782:	20 91 b6 00 	lds	r18, 0x00B6
    1786:	28 70       	andi	r18, 0x08	; 8
    1788:	e1 f7       	brne	.-8      	; 0x1782 <_KER_OC2_AUB65>

0000178a <_KER_OC2_BUB65>:
    178a:	20 91 b6 00 	lds	r18, 0x00B6
    178e:	24 70       	andi	r18, 0x04	; 4
    1790:	e1 f7       	brne	.-8      	; 0x178a <_KER_OC2_BUB65>

00001792 <_KER_TC2_UB65>:
    1792:	20 91 b6 00 	lds	r18, 0x00B6
    1796:	20 71       	andi	r18, 0x10	; 16
    1798:	e1 f7       	brne	.-8      	; 0x1792 <_KER_TC2_UB65>

0000179a <_KER_TC2_TOV265>:
    179a:	20 91 37 00 	lds	r18, 0x0037
    179e:	21 70       	andi	r18, 0x01	; 1
    17a0:	19 f0       	breq	.+6      	; 0x17a8 <_KER_TC2_OCF2A65>
    17a2:	21 e0       	ldi	r18, 0x01	; 1
    17a4:	20 93 37 00 	sts	0x0037, r18

000017a8 <_KER_TC2_OCF2A65>:
    17a8:	20 91 37 00 	lds	r18, 0x0037
    17ac:	22 70       	andi	r18, 0x02	; 2
    17ae:	19 f0       	breq	.+6      	; 0x17b6 <_KER_TC2_OCF2B65>
    17b0:	22 e0       	ldi	r18, 0x02	; 2
    17b2:	20 93 37 00 	sts	0x0037, r18

000017b6 <_KER_TC2_OCF2B65>:
    17b6:	20 91 37 00 	lds	r18, 0x0037
    17ba:	24 70       	andi	r18, 0x04	; 4
    17bc:	19 f0       	breq	.+6      	; 0x17c4 <_KER_TC2_INTEN65>
    17be:	24 e0       	ldi	r18, 0x04	; 4
    17c0:	20 93 37 00 	sts	0x0037, r18

000017c4 <_KER_TC2_INTEN65>:
    17c4:	22 e0       	ldi	r18, 0x02	; 2
    17c6:	20 93 70 00 	sts	0x0070, r18
    17ca:	78 94       	sei
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
		;config timer for system tick                                                          
		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
		;execute return to jump to highest priority task                                       
		RET                                               ;return from subroutine (  4 clocks) 
    17cc:	08 95       	ret

000017ce <Kernel_Init>:
;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
		CLR   R1                                          ;gcc expects            (  1 clock ) 
    17ce:	11 24       	eor	r1, r1
        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
    17d0:	23 e5       	ldi	r18, 0x53	; 83
		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
    17d2:	31 e0       	ldi	r19, 0x01	; 1
        STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
    17d4:	20 93 51 01 	sts	0x0151, r18
		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
    17d8:	30 93 52 01 	sts	0x0152, r19
		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    17dc:	a0 91 51 01 	lds	r26, 0x0151
    17e0:	b0 91 52 01 	lds	r27, 0x0152
    17e4:	2d b7       	in	r18, 0x3d	; 61
    17e6:	3e b7       	in	r19, 0x3e	; 62
    17e8:	2d 93       	st	X+, r18
    17ea:	3d 93       	st	X+, r19
    17ec:	ed 93       	st	X+, r30
    17ee:	fd 93       	st	X+, r31
    17f0:	a0 93 51 01 	sts	0x0151, r26
    17f4:	b0 93 52 01 	sts	0x0152, r27
		;init timer for kernel                                                                 
		LDI   R24                , 0x03                   ;set prescaler          (  1 clock ) 
    17f8:	83 e0       	ldi	r24, 0x03	; 3
		LDI   R22                , 0x82                   ;set reload val         (  1 clock ) 
    17fa:	62 e8       	ldi	r22, 0x82	; 130
		CALL  Kernel_SysTick_Reg_Init                     ;init timer             ( 92 clocks) 
    17fc:	0e 94 5d 0a 	call	0x14ba	; 0x14ba <Kernel_SysTick_Reg_Init>
		;create idle task at task_id 0, priority 0xFF (lowest)                                 
		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
    1800:	8c e2       	ldi	r24, 0x2C	; 44
		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
    1802:	98 e1       	ldi	r25, 0x18	; 24
		LSR   R25                                         ;right shift to divide  (  1 clock ) 
    1804:	96 95       	lsr	r25
		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
    1806:	87 95       	ror	r24
		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
    1808:	6f ef       	ldi	r22, 0xFF	; 255
		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
    180a:	0e 94 a5 0a 	call	0x154a	; 0x154a <Kernel_Task_Create>
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    180e:	a0 91 51 01 	lds	r26, 0x0151
    1812:	b0 91 52 01 	lds	r27, 0x0152
    1816:	fe 91       	ld	r31, -X
    1818:	ee 91       	ld	r30, -X
    181a:	3e 91       	ld	r19, -X
    181c:	2e 91       	ld	r18, -X
    181e:	2d bf       	out	0x3d, r18	; 61
    1820:	3e bf       	out	0x3e, r19	; 62
    1822:	a0 93 51 01 	sts	0x0151, r26
    1826:	b0 93 52 01 	sts	0x0152, r27
		;execute return to jump to task0, pushed while task init                               
		RET                                               ;return from subroutine (  4 clocks) 
    182a:	08 95       	ret

0000182c <Kernel_Task_Idle>:
                                                                                               
		#ifdef KER_SLEEP_MODE_POWER_DOWN                                                       
		LDI   R18                , 0x04                   ;set SM[2:0] val        (  1 clock ) 
        #endif                                                                                 
		                                                                                       
		#ifdef KER_SLEEP_MODE_POWER_SAVE                                                       
    182c:	26 e0       	ldi	r18, 0x06	; 6
    182e:	20 93 53 00 	sts	0x0053, r18
    1832:	20 93 3b 01 	sts	0x013B, r18

00001836 <_IDLE_LOOP>:
;return registers        : None                                                                
;unsafe access registers : None                                                                
Kernel_Task_Idle:                                                                              
	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
    _IDLE_LOOP:                                           ;forever loop                        
	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
    1836:	20 91 7a 00 	lds	r18, 0x007A
    183a:	2f 77       	andi	r18, 0x7F	; 127
    183c:	20 93 7a 00 	sts	0x007A, r18
    1840:	20 91 50 00 	lds	r18, 0x0050
    1844:	20 68       	ori	r18, 0x80	; 128
    1846:	20 93 50 00 	sts	0x0050, r18
		#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
		CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
		#endif                                                                                 
	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
    184a:	20 91 53 00 	lds	r18, 0x0053
    184e:	21 60       	ori	r18, 0x01	; 1
    1850:	20 93 53 00 	sts	0x0053, r18
    1854:	88 95       	sleep
		JMP   _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
    1856:	0c 94 1b 0c 	jmp	0x1836	; 0x1836 <_IDLE_LOOP>

0000185a <Kernel_Task_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
        ;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    185a:	0f 92       	push	r0
    185c:	0f b6       	in	r0, 0x3f	; 63
    185e:	f8 94       	cli
    1860:	0f 92       	push	r0
    1862:	1f 92       	push	r1
    1864:	11 24       	eor	r1, r1
    1866:	2f 92       	push	r2
    1868:	3f 92       	push	r3
    186a:	4f 92       	push	r4
    186c:	5f 92       	push	r5
    186e:	6f 92       	push	r6
    1870:	7f 92       	push	r7
    1872:	8f 92       	push	r8
    1874:	9f 92       	push	r9
    1876:	af 92       	push	r10
    1878:	bf 92       	push	r11
    187a:	cf 92       	push	r12
    187c:	df 92       	push	r13
    187e:	ef 92       	push	r14
    1880:	ff 92       	push	r15
    1882:	0f 93       	push	r16
    1884:	1f 93       	push	r17
    1886:	2f 93       	push	r18
    1888:	3f 93       	push	r19
    188a:	4f 93       	push	r20
    188c:	5f 93       	push	r21
    188e:	6f 93       	push	r22
    1890:	7f 93       	push	r23
    1892:	8f 93       	push	r24
    1894:	9f 93       	push	r25
    1896:	af 93       	push	r26
    1898:	bf 93       	push	r27
    189a:	cf 93       	push	r28
    189c:	df 93       	push	r29
    189e:	ef 93       	push	r30
    18a0:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    18a2:	ed e3       	ldi	r30, 0x3D	; 61
    18a4:	f1 e0       	ldi	r31, 0x01	; 1
    18a6:	20 91 34 01 	lds	r18, 0x0134
    18aa:	22 0f       	add	r18, r18
    18ac:	e2 0f       	add	r30, r18
    18ae:	20 e0       	ldi	r18, 0x00	; 0
    18b0:	f2 1f       	adc	r31, r18
    18b2:	2d b7       	in	r18, 0x3d	; 61
    18b4:	3e b7       	in	r19, 0x3e	; 62
    18b6:	20 83       	st	Z, r18
    18b8:	31 83       	std	Z+1, r19	; 0x01
		;create next task wakeup time (args R25:R24)                                           
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    18ba:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    18bc:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    18be:	20 91 34 01 	lds	r18, 0x0134
    18c2:	22 0f       	add	r18, r18
    18c4:	e2 0f       	add	r30, r18
    18c6:	20 e0       	ldi	r18, 0x00	; 0
    18c8:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    18ca:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    18cc:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    18ce:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    18d0:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    18d2:	20 91 34 01 	lds	r18, 0x0134
    18d6:	e2 0f       	add	r30, r18
    18d8:	20 e0       	ldi	r18, 0x00	; 0
    18da:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
    18dc:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    18de:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    18e0:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    18e2:	2f ef       	ldi	r18, 0xFF	; 255
    18e4:	20 93 36 01 	sts	0x0136, r18
    18e8:	20 e0       	ldi	r18, 0x00	; 0
    18ea:	20 93 37 01 	sts	0x0137, r18
    18ee:	58 2f       	mov	r21, r24

000018f0 <_KER_SCH_LOOP78>:
    18f0:	20 93 34 01 	sts	0x0134, r18
    18f4:	85 2f       	mov	r24, r21
    18f6:	e3 e7       	ldi	r30, 0x73	; 115
    18f8:	f1 e0       	ldi	r31, 0x01	; 1
    18fa:	20 91 34 01 	lds	r18, 0x0134
    18fe:	22 0f       	add	r18, r18
    1900:	e2 0f       	add	r30, r18
    1902:	20 e0       	ldi	r18, 0x00	; 0
    1904:	f2 1f       	adc	r31, r18
    1906:	20 81       	ld	r18, Z
    1908:	31 81       	ldd	r19, Z+1	; 0x01
    190a:	42 2f       	mov	r20, r18
    190c:	43 2b       	or	r20, r19
    190e:	59 f0       	breq	.+22     	; 0x1926 <_VAL_NULL79>
    1910:	81 30       	cpi	r24, 0x01	; 1
    1912:	99 f0       	breq	.+38     	; 0x193a <_VAL_NOT_NULL79>
    1914:	41 e0       	ldi	r20, 0x01	; 1
    1916:	24 1b       	sub	r18, r20
    1918:	40 e0       	ldi	r20, 0x00	; 0
    191a:	34 0b       	sbc	r19, r20
    191c:	20 83       	st	Z, r18
    191e:	31 83       	std	Z+1, r19	; 0x01
    1920:	42 2f       	mov	r20, r18
    1922:	43 2b       	or	r20, r19
    1924:	51 f4       	brne	.+20     	; 0x193a <_VAL_NOT_NULL79>

00001926 <_VAL_NULL79>:
    1926:	ef e5       	ldi	r30, 0x5F	; 95
    1928:	f1 e0       	ldi	r31, 0x01	; 1
    192a:	20 91 34 01 	lds	r18, 0x0134
    192e:	e2 0f       	add	r30, r18
    1930:	20 e0       	ldi	r18, 0x00	; 0
    1932:	f2 1f       	adc	r31, r18
    1934:	81 e0       	ldi	r24, 0x01	; 1
    1936:	80 83       	st	Z, r24
    1938:	08 c0       	rjmp	.+16     	; 0x194a <_EXIT_SLP_TIME79>

0000193a <_VAL_NOT_NULL79>:
    193a:	ef e5       	ldi	r30, 0x5F	; 95
    193c:	f1 e0       	ldi	r31, 0x01	; 1
    193e:	20 91 34 01 	lds	r18, 0x0134
    1942:	e2 0f       	add	r30, r18
    1944:	20 e0       	ldi	r18, 0x00	; 0
    1946:	f2 1f       	adc	r31, r18
    1948:	80 81       	ld	r24, Z

0000194a <_EXIT_SLP_TIME79>:
    194a:	81 30       	cpi	r24, 0x01	; 1
    194c:	19 f0       	breq	.+6      	; 0x1954 <_KER_CALC_PRIO78>
    194e:	84 30       	cpi	r24, 0x04	; 4
    1950:	09 f0       	breq	.+2      	; 0x1954 <_KER_CALC_PRIO78>
    1952:	12 c0       	rjmp	.+36     	; 0x1978 <_KER_SCH_NEXT78>

00001954 <_KER_CALC_PRIO78>:
    1954:	e9 e6       	ldi	r30, 0x69	; 105
    1956:	f1 e0       	ldi	r31, 0x01	; 1
    1958:	20 e0       	ldi	r18, 0x00	; 0
    195a:	80 91 34 01 	lds	r24, 0x0134
    195e:	e8 0f       	add	r30, r24
    1960:	f2 1f       	adc	r31, r18
    1962:	80 81       	ld	r24, Z
    1964:	20 91 36 01 	lds	r18, 0x0136
    1968:	82 17       	cp	r24, r18
    196a:	30 f4       	brcc	.+12     	; 0x1978 <_KER_SCH_NEXT78>
    196c:	80 93 36 01 	sts	0x0136, r24
    1970:	20 91 34 01 	lds	r18, 0x0134
    1974:	20 93 37 01 	sts	0x0137, r18

00001978 <_KER_SCH_NEXT78>:
    1978:	20 91 34 01 	lds	r18, 0x0134
    197c:	23 95       	inc	r18
    197e:	30 91 35 01 	lds	r19, 0x0135
    1982:	23 17       	cp	r18, r19
    1984:	08 f4       	brcc	.+2      	; 0x1988 <_KER_SCH_EXIT78>
    1986:	b4 cf       	rjmp	.-152    	; 0x18f0 <_KER_SCH_LOOP78>

00001988 <_KER_SCH_EXIT78>:
    1988:	20 91 37 01 	lds	r18, 0x0137
    198c:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1990:	ed e3       	ldi	r30, 0x3D	; 61
    1992:	f1 e0       	ldi	r31, 0x01	; 1
    1994:	20 91 34 01 	lds	r18, 0x0134
    1998:	22 0f       	add	r18, r18
    199a:	e2 0f       	add	r30, r18
    199c:	20 e0       	ldi	r18, 0x00	; 0
    199e:	f2 1f       	adc	r31, r18
    19a0:	20 81       	ld	r18, Z
    19a2:	31 81       	ldd	r19, Z+1	; 0x01
    19a4:	2d bf       	out	0x3d, r18	; 61
    19a6:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    19a8:	ff 91       	pop	r31
    19aa:	ef 91       	pop	r30
    19ac:	df 91       	pop	r29
    19ae:	cf 91       	pop	r28
    19b0:	bf 91       	pop	r27
    19b2:	af 91       	pop	r26
    19b4:	9f 91       	pop	r25
    19b6:	8f 91       	pop	r24
    19b8:	7f 91       	pop	r23
    19ba:	6f 91       	pop	r22
    19bc:	5f 91       	pop	r21
    19be:	4f 91       	pop	r20
    19c0:	3f 91       	pop	r19
    19c2:	2f 91       	pop	r18
    19c4:	1f 91       	pop	r17
    19c6:	0f 91       	pop	r16
    19c8:	ff 90       	pop	r15
    19ca:	ef 90       	pop	r14
    19cc:	df 90       	pop	r13
    19ce:	cf 90       	pop	r12
    19d0:	bf 90       	pop	r11
    19d2:	af 90       	pop	r10
    19d4:	9f 90       	pop	r9
    19d6:	8f 90       	pop	r8
    19d8:	7f 90       	pop	r7
    19da:	6f 90       	pop	r6
    19dc:	5f 90       	pop	r5
    19de:	4f 90       	pop	r4
    19e0:	3f 90       	pop	r3
    19e2:	2f 90       	pop	r2
    19e4:	1f 90       	pop	r1
    19e6:	0f 90       	pop	r0
    19e8:	0f be       	out	0x3f, r0	; 63
    19ea:	0f 90       	pop	r0
    19ec:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    19ee:	08 95       	ret

000019f0 <Kernel_Task_Constant_Latency>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
		;create next task wakeup time (args R25:R24)                                           
		CLI                                               ;disable interrupt      (  1 clock ) 
    19f0:	f8 94       	cli
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    19f2:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    19f4:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    19f6:	20 91 34 01 	lds	r18, 0x0134
    19fa:	22 0f       	add	r18, r18
    19fc:	e2 0f       	add	r30, r18
    19fe:	20 e0       	ldi	r18, 0x00	; 0
    1a00:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    1a02:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    1a04:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as constant latency                                      
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1a06:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1a08:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1a0a:	20 91 34 01 	lds	r18, 0x0134
    1a0e:	e2 0f       	add	r30, r18
    1a10:	20 e0       	ldi	r18, 0x00	; 0
    1a12:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
    1a14:	24 e0       	ldi	r18, 0x04	; 4
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1a16:	20 83       	st	Z, r18
		SEI                                               ;enable interrupt       (  1 clock ) 
    1a18:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1a1a:	08 95       	ret

00001a1c <Kernel_Task_Constant_Latency_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
		;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1a1c:	0f 92       	push	r0
    1a1e:	0f b6       	in	r0, 0x3f	; 63
    1a20:	f8 94       	cli
    1a22:	0f 92       	push	r0
    1a24:	1f 92       	push	r1
    1a26:	11 24       	eor	r1, r1
    1a28:	2f 92       	push	r2
    1a2a:	3f 92       	push	r3
    1a2c:	4f 92       	push	r4
    1a2e:	5f 92       	push	r5
    1a30:	6f 92       	push	r6
    1a32:	7f 92       	push	r7
    1a34:	8f 92       	push	r8
    1a36:	9f 92       	push	r9
    1a38:	af 92       	push	r10
    1a3a:	bf 92       	push	r11
    1a3c:	cf 92       	push	r12
    1a3e:	df 92       	push	r13
    1a40:	ef 92       	push	r14
    1a42:	ff 92       	push	r15
    1a44:	0f 93       	push	r16
    1a46:	1f 93       	push	r17
    1a48:	2f 93       	push	r18
    1a4a:	3f 93       	push	r19
    1a4c:	4f 93       	push	r20
    1a4e:	5f 93       	push	r21
    1a50:	6f 93       	push	r22
    1a52:	7f 93       	push	r23
    1a54:	8f 93       	push	r24
    1a56:	9f 93       	push	r25
    1a58:	af 93       	push	r26
    1a5a:	bf 93       	push	r27
    1a5c:	cf 93       	push	r28
    1a5e:	df 93       	push	r29
    1a60:	ef 93       	push	r30
    1a62:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1a64:	ed e3       	ldi	r30, 0x3D	; 61
    1a66:	f1 e0       	ldi	r31, 0x01	; 1
    1a68:	20 91 34 01 	lds	r18, 0x0134
    1a6c:	22 0f       	add	r18, r18
    1a6e:	e2 0f       	add	r30, r18
    1a70:	20 e0       	ldi	r18, 0x00	; 0
    1a72:	f2 1f       	adc	r31, r18
    1a74:	2d b7       	in	r18, 0x3d	; 61
    1a76:	3e b7       	in	r19, 0x3e	; 62
    1a78:	20 83       	st	Z, r18
    1a7a:	31 83       	std	Z+1, r19	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1a7c:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1a7e:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1a80:	20 91 34 01 	lds	r18, 0x0134
    1a84:	e2 0f       	add	r30, r18
    1a86:	20 e0       	ldi	r18, 0x00	; 0
    1a88:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
    1a8a:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1a8c:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1a8e:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1a90:	2f ef       	ldi	r18, 0xFF	; 255
    1a92:	20 93 36 01 	sts	0x0136, r18
    1a96:	20 e0       	ldi	r18, 0x00	; 0
    1a98:	20 93 37 01 	sts	0x0137, r18
    1a9c:	58 2f       	mov	r21, r24

00001a9e <_KER_SCH_LOOP97>:
    1a9e:	20 93 34 01 	sts	0x0134, r18
    1aa2:	85 2f       	mov	r24, r21
    1aa4:	e3 e7       	ldi	r30, 0x73	; 115
    1aa6:	f1 e0       	ldi	r31, 0x01	; 1
    1aa8:	20 91 34 01 	lds	r18, 0x0134
    1aac:	22 0f       	add	r18, r18
    1aae:	e2 0f       	add	r30, r18
    1ab0:	20 e0       	ldi	r18, 0x00	; 0
    1ab2:	f2 1f       	adc	r31, r18
    1ab4:	20 81       	ld	r18, Z
    1ab6:	31 81       	ldd	r19, Z+1	; 0x01
    1ab8:	42 2f       	mov	r20, r18
    1aba:	43 2b       	or	r20, r19
    1abc:	59 f0       	breq	.+22     	; 0x1ad4 <_VAL_NULL98>
    1abe:	81 30       	cpi	r24, 0x01	; 1
    1ac0:	99 f0       	breq	.+38     	; 0x1ae8 <_VAL_NOT_NULL98>
    1ac2:	41 e0       	ldi	r20, 0x01	; 1
    1ac4:	24 1b       	sub	r18, r20
    1ac6:	40 e0       	ldi	r20, 0x00	; 0
    1ac8:	34 0b       	sbc	r19, r20
    1aca:	20 83       	st	Z, r18
    1acc:	31 83       	std	Z+1, r19	; 0x01
    1ace:	42 2f       	mov	r20, r18
    1ad0:	43 2b       	or	r20, r19
    1ad2:	51 f4       	brne	.+20     	; 0x1ae8 <_VAL_NOT_NULL98>

00001ad4 <_VAL_NULL98>:
    1ad4:	ef e5       	ldi	r30, 0x5F	; 95
    1ad6:	f1 e0       	ldi	r31, 0x01	; 1
    1ad8:	20 91 34 01 	lds	r18, 0x0134
    1adc:	e2 0f       	add	r30, r18
    1ade:	20 e0       	ldi	r18, 0x00	; 0
    1ae0:	f2 1f       	adc	r31, r18
    1ae2:	81 e0       	ldi	r24, 0x01	; 1
    1ae4:	80 83       	st	Z, r24
    1ae6:	08 c0       	rjmp	.+16     	; 0x1af8 <_EXIT_SLP_TIME98>

00001ae8 <_VAL_NOT_NULL98>:
    1ae8:	ef e5       	ldi	r30, 0x5F	; 95
    1aea:	f1 e0       	ldi	r31, 0x01	; 1
    1aec:	20 91 34 01 	lds	r18, 0x0134
    1af0:	e2 0f       	add	r30, r18
    1af2:	20 e0       	ldi	r18, 0x00	; 0
    1af4:	f2 1f       	adc	r31, r18
    1af6:	80 81       	ld	r24, Z

00001af8 <_EXIT_SLP_TIME98>:
    1af8:	81 30       	cpi	r24, 0x01	; 1
    1afa:	19 f0       	breq	.+6      	; 0x1b02 <_KER_CALC_PRIO97>
    1afc:	84 30       	cpi	r24, 0x04	; 4
    1afe:	09 f0       	breq	.+2      	; 0x1b02 <_KER_CALC_PRIO97>
    1b00:	12 c0       	rjmp	.+36     	; 0x1b26 <_KER_SCH_NEXT97>

00001b02 <_KER_CALC_PRIO97>:
    1b02:	e9 e6       	ldi	r30, 0x69	; 105
    1b04:	f1 e0       	ldi	r31, 0x01	; 1
    1b06:	20 e0       	ldi	r18, 0x00	; 0
    1b08:	80 91 34 01 	lds	r24, 0x0134
    1b0c:	e8 0f       	add	r30, r24
    1b0e:	f2 1f       	adc	r31, r18
    1b10:	80 81       	ld	r24, Z
    1b12:	20 91 36 01 	lds	r18, 0x0136
    1b16:	82 17       	cp	r24, r18
    1b18:	30 f4       	brcc	.+12     	; 0x1b26 <_KER_SCH_NEXT97>
    1b1a:	80 93 36 01 	sts	0x0136, r24
    1b1e:	20 91 34 01 	lds	r18, 0x0134
    1b22:	20 93 37 01 	sts	0x0137, r18

00001b26 <_KER_SCH_NEXT97>:
    1b26:	20 91 34 01 	lds	r18, 0x0134
    1b2a:	23 95       	inc	r18
    1b2c:	30 91 35 01 	lds	r19, 0x0135
    1b30:	23 17       	cp	r18, r19
    1b32:	08 f4       	brcc	.+2      	; 0x1b36 <_KER_SCH_EXIT97>
    1b34:	b4 cf       	rjmp	.-152    	; 0x1a9e <_KER_SCH_LOOP97>

00001b36 <_KER_SCH_EXIT97>:
    1b36:	20 91 37 01 	lds	r18, 0x0137
    1b3a:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1b3e:	ed e3       	ldi	r30, 0x3D	; 61
    1b40:	f1 e0       	ldi	r31, 0x01	; 1
    1b42:	20 91 34 01 	lds	r18, 0x0134
    1b46:	22 0f       	add	r18, r18
    1b48:	e2 0f       	add	r30, r18
    1b4a:	20 e0       	ldi	r18, 0x00	; 0
    1b4c:	f2 1f       	adc	r31, r18
    1b4e:	20 81       	ld	r18, Z
    1b50:	31 81       	ldd	r19, Z+1	; 0x01
    1b52:	2d bf       	out	0x3d, r18	; 61
    1b54:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1b56:	ff 91       	pop	r31
    1b58:	ef 91       	pop	r30
    1b5a:	df 91       	pop	r29
    1b5c:	cf 91       	pop	r28
    1b5e:	bf 91       	pop	r27
    1b60:	af 91       	pop	r26
    1b62:	9f 91       	pop	r25
    1b64:	8f 91       	pop	r24
    1b66:	7f 91       	pop	r23
    1b68:	6f 91       	pop	r22
    1b6a:	5f 91       	pop	r21
    1b6c:	4f 91       	pop	r20
    1b6e:	3f 91       	pop	r19
    1b70:	2f 91       	pop	r18
    1b72:	1f 91       	pop	r17
    1b74:	0f 91       	pop	r16
    1b76:	ff 90       	pop	r15
    1b78:	ef 90       	pop	r14
    1b7a:	df 90       	pop	r13
    1b7c:	cf 90       	pop	r12
    1b7e:	bf 90       	pop	r11
    1b80:	af 90       	pop	r10
    1b82:	9f 90       	pop	r9
    1b84:	8f 90       	pop	r8
    1b86:	7f 90       	pop	r7
    1b88:	6f 90       	pop	r6
    1b8a:	5f 90       	pop	r5
    1b8c:	4f 90       	pop	r4
    1b8e:	3f 90       	pop	r3
    1b90:	2f 90       	pop	r2
    1b92:	1f 90       	pop	r1
    1b94:	0f 90       	pop	r0
    1b96:	0f be       	out	0x3f, r0	; 63
    1b98:	0f 90       	pop	r0
    1b9a:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1b9c:	08 95       	ret

00001b9e <Kernel_PreSleep_Hook>:
;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
;arg registers           : R25:R24(FunctionPtr)                                                
;return registers        : None                                                                
;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
        MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
    1b9e:	fc 01       	movw	r30, r24
		ICALL                                             ;indirect call          (  3 clocks) 
    1ba0:	09 95       	icall
		RET                                               ;return from subroutine (  4 clocks) 
    1ba2:	08 95       	ret

00001ba4 <Kernel_Task_Sleep_Time_Get>:
;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
;arg registers           : R24(TaskID)                                                         
;return registers        : R25:R24(SleepTime)                                                  
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1ba4:	28 2f       	mov	r18, r24
		LSL   R18                                         ;x2                     (  1 clock ) 
    1ba6:	22 0f       	add	r18, r18
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1ba8:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1baa:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1bac:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1bae:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1bb0:	f2 1f       	adc	r31, r18
		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
    1bb2:	80 81       	ld	r24, Z
		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
    1bb4:	91 81       	ldd	r25, Z+1	; 0x01
		RET                                               ;return from subroutine (  4 clocks) 
    1bb6:	08 95       	ret

00001bb8 <Kernel_Task_Status_Get>:
;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskSts)                                                        
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1bb8:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1bba:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1bbc:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1bbe:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1bc0:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1bc2:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load task status       (  2 clocks) 
    1bc4:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1bc6:	08 95       	ret

00001bc8 <Kernel_NTask_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(NTask)                                                          
;unsafe access registers : R24                                                                 
Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
    1bc8:	80 91 35 01 	lds	r24, 0x0135
		RET                                               ;return from subroutine (  4 clocks) 
    1bcc:	08 95       	ret

00001bce <Kernel_Task_Prio_Get>:
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskPriority)                                                   
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
		;get priority of the task id, arg (task_id->R24), return R24                           
		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
    1bce:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1bd0:	e9 e6       	ldi	r30, 0x69	; 105
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    1bd2:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1bd4:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    1bd6:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1bd8:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load priority          (  2 clocks) 
    1bda:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1bdc:	08 95       	ret

00001bde <Kernel_Lowest_Prio_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(LowestPriorityVal)                                              
;unsafe access registers : R24                                                                 
Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
    1bde:	80 91 36 01 	lds	r24, 0x0136
		RET                                               ;return from subroutine (  4 clocks) 
    1be2:	08 95       	ret

00001be4 <Kernel_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
;unsafe access registers : R24                                                                 
Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1be4:	80 91 37 01 	lds	r24, 0x0137
		DEC   R24                                         ;decrement by 1         (  1 clock ) 
    1be8:	8a 95       	dec	r24
		RET                                               ;return from subroutine (  4 clocks) 
    1bea:	08 95       	ret

00001bec <Kernel_Abs_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
;unsafe access registers : R24                                                                 
Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1bec:	80 91 37 01 	lds	r24, 0x0137
		RET                                               ;return from subroutine (  4 clocks) 
    1bf0:	08 95       	ret

00001bf2 <Kernel_CPU_Usage_Get>:
;arg registers           : None                                                                
;return registers        : R24(CurrentCpuUsage)->In percentage                                 
;unsafe access registers : R24                                                                 
Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
		;get cpu usage, return R24                                                             
		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
    1bf2:	80 91 3a 01 	lds	r24, 0x013A
		RET                                               ;return from subroutine (  4 clocks) 
    1bf6:	08 95       	ret

00001bf8 <__mulsi3>:
    1bf8:	62 9f       	mul	r22, r18
    1bfa:	d0 01       	movw	r26, r0
    1bfc:	73 9f       	mul	r23, r19
    1bfe:	f0 01       	movw	r30, r0
    1c00:	82 9f       	mul	r24, r18
    1c02:	e0 0d       	add	r30, r0
    1c04:	f1 1d       	adc	r31, r1
    1c06:	64 9f       	mul	r22, r20
    1c08:	e0 0d       	add	r30, r0
    1c0a:	f1 1d       	adc	r31, r1
    1c0c:	92 9f       	mul	r25, r18
    1c0e:	f0 0d       	add	r31, r0
    1c10:	83 9f       	mul	r24, r19
    1c12:	f0 0d       	add	r31, r0
    1c14:	74 9f       	mul	r23, r20
    1c16:	f0 0d       	add	r31, r0
    1c18:	65 9f       	mul	r22, r21
    1c1a:	f0 0d       	add	r31, r0
    1c1c:	99 27       	eor	r25, r25
    1c1e:	72 9f       	mul	r23, r18
    1c20:	b0 0d       	add	r27, r0
    1c22:	e1 1d       	adc	r30, r1
    1c24:	f9 1f       	adc	r31, r25
    1c26:	63 9f       	mul	r22, r19
    1c28:	b0 0d       	add	r27, r0
    1c2a:	e1 1d       	adc	r30, r1
    1c2c:	f9 1f       	adc	r31, r25
    1c2e:	bd 01       	movw	r22, r26
    1c30:	cf 01       	movw	r24, r30
    1c32:	11 24       	eor	r1, r1
    1c34:	08 95       	ret

00001c36 <__udivmodsi4>:
    1c36:	a1 e2       	ldi	r26, 0x21	; 33
    1c38:	1a 2e       	mov	r1, r26
    1c3a:	aa 1b       	sub	r26, r26
    1c3c:	bb 1b       	sub	r27, r27
    1c3e:	fd 01       	movw	r30, r26
    1c40:	0d c0       	rjmp	.+26     	; 0x1c5c <__udivmodsi4_ep>

00001c42 <__udivmodsi4_loop>:
    1c42:	aa 1f       	adc	r26, r26
    1c44:	bb 1f       	adc	r27, r27
    1c46:	ee 1f       	adc	r30, r30
    1c48:	ff 1f       	adc	r31, r31
    1c4a:	a2 17       	cp	r26, r18
    1c4c:	b3 07       	cpc	r27, r19
    1c4e:	e4 07       	cpc	r30, r20
    1c50:	f5 07       	cpc	r31, r21
    1c52:	20 f0       	brcs	.+8      	; 0x1c5c <__udivmodsi4_ep>
    1c54:	a2 1b       	sub	r26, r18
    1c56:	b3 0b       	sbc	r27, r19
    1c58:	e4 0b       	sbc	r30, r20
    1c5a:	f5 0b       	sbc	r31, r21

00001c5c <__udivmodsi4_ep>:
    1c5c:	66 1f       	adc	r22, r22
    1c5e:	77 1f       	adc	r23, r23
    1c60:	88 1f       	adc	r24, r24
    1c62:	99 1f       	adc	r25, r25
    1c64:	1a 94       	dec	r1
    1c66:	69 f7       	brne	.-38     	; 0x1c42 <__udivmodsi4_loop>
    1c68:	60 95       	com	r22
    1c6a:	70 95       	com	r23
    1c6c:	80 95       	com	r24
    1c6e:	90 95       	com	r25
    1c70:	9b 01       	movw	r18, r22
    1c72:	ac 01       	movw	r20, r24
    1c74:	bd 01       	movw	r22, r26
    1c76:	cf 01       	movw	r24, r30
    1c78:	08 95       	ret

00001c7a <_exit>:
    1c7a:	f8 94       	cli

00001c7c <__stop_program>:
    1c7c:	ff cf       	rjmp	.-2      	; 0x1c7c <__stop_program>
