{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570206367618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570206367634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 13:26:07 2019 " "Processing started: Fri Oct 04 13:26:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570206367634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206367634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clocker -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Clocker -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206367634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570206368513 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570206368513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-comportamento " "Found design unit 1: decoder-comportamento" {  } { { "src/decoder.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/decoder.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380367 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "src/decoder.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/conversorhex7segu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/conversorhex7segu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7SegU-comportamento " "Found design unit 1: conversorHex7SegU-comportamento" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380367 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7SegU " "Found entity 1: conversorHex7SegU" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/conversorhex7segd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/conversorhex7segd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7SegD-comportamento " "Found design unit 1: conversorHex7SegD-comportamento" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380382 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7SegD " "Found entity 1: conversorHex7SegD" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/conversorhex7segu_hor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/conversorhex7segu_hor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7SegU_Hor-comportamento " "Found design unit 1: conversorHex7SegU_Hor-comportamento" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380382 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7SegU_Hor " "Found entity 1: conversorHex7SegU_Hor" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/conversorhex7segd_min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/conversorhex7segd_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7SegD_Min-comportamento " "Found design unit 1: conversorHex7SegD_Min-comportamento" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380382 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7SegD_Min " "Found entity 1: conversorHex7SegD_Min" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/conversorhex7segd_hor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/conversorhex7segd_hor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7SegD_Hor-comportamento " "Found design unit 1: conversorHex7SegD_Hor-comportamento" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380398 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7SegD_Hor " "Found entity 1: conversorHex7SegD_Hor" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/conversorhex7segu_min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/conversorhex7segu_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7SegU_Min-comportamento " "Found design unit 1: conversorHex7SegU_Min-comportamento" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380398 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7SegU_Min " "Found entity 1: conversorHex7SegU_Min" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/and_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/and_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_comp-arch " "Found design unit 1: AND_comp-arch" {  } { { "src/AND_comp.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/AND_comp.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380398 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_comp " "Found entity 1: AND_comp" {  } { { "src/AND_comp.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/AND_comp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-functions " "Found design unit 1: ULA-functions" {  } { { "src/ULA.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/ULA.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380414 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "src/ULA.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/ULA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/somadorcom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/somadorcom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorCom1-comportamento " "Found design unit 1: SomadorCom1-comportamento" {  } { { "src/SomadorCom1.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/SomadorCom1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380414 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorCom1 " "Found entity 1: SomadorCom1" {  } { { "src/SomadorCom1.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/SomadorCom1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMif-initFileROM " "Found design unit 1: romMif-initFileROM" {  } { { "src/ROM.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/ROM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380429 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMif " "Found entity 1: romMif" {  } { { "src/ROM.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-rtl " "Found design unit 1: RAM-rtl" {  } { { "src/RAM.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RAM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380429 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "src/RAM.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-rtl " "Found design unit 1: Processador-rtl" {  } { { "src/Processador.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/Processador.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380429 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "src/Processador.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/Processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch " "Found design unit 1: PC-arch" {  } { { "src/PC.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380445 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "src/PC.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/or_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/or_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_comp-arch " "Found design unit 1: OR_comp-arch" {  } { { "src/OR_comp.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/OR_comp.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380445 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_comp " "Found entity 1: OR_comp" {  } { { "src/OR_comp.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/OR_comp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1-comportamento " "Found design unit 1: Mux2x1-comportamento" {  } { { "src/Mux2x1.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/Mux2x1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380445 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "src/Mux2x1.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/Mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/leds.vhd 1 1 " "Found 1 design units, including 1 entities, in source file src/leds.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "src/leds.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/leds.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-arch " "Found design unit 1: FlipFlopD-arch" {  } { { "src/FlipFlopD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/FlipFlopD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380460 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "src/FlipFlopD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "src/divisorGenerico.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/divisorGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380476 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "src/divisorGenerico.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/display.vhd 1 1 " "Found 1 design units, including 1 entities, in source file src/display.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "src/display.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/chaves.vhd 1 1 " "Found 1 design units, including 1 entities, in source file src/chaves.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 chaves " "Found entity 1: chaves" {  } { { "src/chaves.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/chaves.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/botoes.vhd 1 1 " "Found 1 design units, including 1 entities, in source file src/botoes.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 botoes " "Found entity 1: botoes" {  } { { "src/botoes.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/botoes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/acumulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/acumulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Acumulador-comportamento " "Found design unit 1: Acumulador-comportamento" {  } { { "src/Acumulador.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/Acumulador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380492 ""} { "Info" "ISGN_ENTITY_NAME" "1 Acumulador " "Found entity 1: Acumulador" {  } { { "src/Acumulador.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/Acumulador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/relougioutopper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/relougioutopper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RelougiouTopper-JuntosEshallowNow " "Found design unit 1: RelougiouTopper-JuntosEshallowNow" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380492 ""} { "Info" "ISGN_ENTITY_NAME" "1 RelougiouTopper " "Found entity 1: RelougiouTopper" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570206380492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RelougiouTopper " "Elaborating entity \"RelougiouTopper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570206380617 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "realclock RelougiouTopper.vhd(36) " "VHDL Signal Declaration warning at RelougiouTopper.vhd(36): used implicit default value for signal \"realclock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570206380632 "|RelougiouTopper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico:BASETEMP " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico:BASETEMP\"" {  } { { "src/RelougiouTopper.vhd" "BASETEMP" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206380648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador Processador:PROC " "Elaborating entity \"Processador\" for hierarchy \"Processador:PROC\"" {  } { { "src/RelougiouTopper.vhd" "PROC" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206380648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romMif Processador:PROC\|romMif:ROM " "Elaborating entity \"romMif\" for hierarchy \"Processador:PROC\|romMif:ROM\"" {  } { { "src/Processador.vhd" "ROM" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/Processador.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206380664 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "content ROM.vhd(23) " "VHDL Signal Declaration warning at ROM.vhd(23): used implicit default value for signal \"content\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/ROM.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/ROM.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570206380664 "|RelougiouTopper|Processador:PROC|romMif:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCom1 Processador:PROC\|SomadorCom1:INC " "Elaborating entity \"SomadorCom1\" for hierarchy \"Processador:PROC\|SomadorCom1:INC\"" {  } { { "src/Processador.vhd" "INC" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/Processador.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206380664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Processador:PROC\|Mux2x1:Mux2x1_1 " "Elaborating entity \"Mux2x1\" for hierarchy \"Processador:PROC\|Mux2x1:Mux2x1_1\"" {  } { { "src/Processador.vhd" "Mux2x1_1" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/Processador.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206380664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Processador:PROC\|PC:PC " "Elaborating entity \"PC\" for hierarchy \"Processador:PROC\|PC:PC\"" {  } { { "src/Processador.vhd" "PC" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/Processador.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206380664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_comp Processador:PROC\|AND_comp:AND_1 " "Elaborating entity \"AND_comp\" for hierarchy \"Processador:PROC\|AND_comp:AND_1\"" {  } { { "src/Processador.vhd" "AND_1" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/Processador.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206380664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_comp Processador:PROC\|OR_comp:OR_1 " "Elaborating entity \"OR_comp\" for hierarchy \"Processador:PROC\|OR_comp:OR_1\"" {  } { { "src/Processador.vhd" "OR_1" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/Processador.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206380679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Acumulador Processador:PROC\|Acumulador:Acumulador " "Elaborating entity \"Acumulador\" for hierarchy \"Processador:PROC\|Acumulador:Acumulador\"" {  } { { "src/Processador.vhd" "Acumulador" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/Processador.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206380679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA Processador:PROC\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"Processador:PROC\|ULA:ULA\"" {  } { { "src/Processador.vhd" "ULA" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/Processador.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206380679 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] ULA.vhd(30) " "Inferred latch for \"Y\[0\]\" at ULA.vhd(30)" {  } { { "src/ULA.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380679 "|RelougiouTopper|Processador:PROC|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] ULA.vhd(30) " "Inferred latch for \"Y\[1\]\" at ULA.vhd(30)" {  } { { "src/ULA.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380679 "|RelougiouTopper|Processador:PROC|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] ULA.vhd(30) " "Inferred latch for \"Y\[2\]\" at ULA.vhd(30)" {  } { { "src/ULA.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380679 "|RelougiouTopper|Processador:PROC|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] ULA.vhd(30) " "Inferred latch for \"Y\[3\]\" at ULA.vhd(30)" {  } { { "src/ULA.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380679 "|RelougiouTopper|Processador:PROC|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] ULA.vhd(30) " "Inferred latch for \"Y\[4\]\" at ULA.vhd(30)" {  } { { "src/ULA.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380679 "|RelougiouTopper|Processador:PROC|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] ULA.vhd(30) " "Inferred latch for \"Y\[5\]\" at ULA.vhd(30)" {  } { { "src/ULA.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380679 "|RelougiouTopper|Processador:PROC|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] ULA.vhd(30) " "Inferred latch for \"Y\[6\]\" at ULA.vhd(30)" {  } { { "src/ULA.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380679 "|RelougiouTopper|Processador:PROC|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] ULA.vhd(30) " "Inferred latch for \"Y\[7\]\" at ULA.vhd(30)" {  } { { "src/ULA.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380679 "|RelougiouTopper|Processador:PROC|ULA:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAMMUS " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAMMUS\"" {  } { { "src/RelougiouTopper.vhd" "RAMMUS" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206380698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7SegU conversorHex7SegU:ConvSegU " "Elaborating entity \"conversorHex7SegU\" for hierarchy \"conversorHex7SegU:ConvSegU\"" {  } { { "src/RelougiouTopper.vhd" "ConvSegU" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206380713 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SWinteiro conversorHex7SegU.vhd(90) " "VHDL Process Statement warning at conversorHex7SegU.vhd(90): inferring latch(es) for signal or variable \"SWinteiro\", which holds its previous value in one or more paths through the process" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380714 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rascSaida7seg conversorHex7SegU.vhd(90) " "VHDL Process Statement warning at conversorHex7SegU.vhd(90): inferring latch(es) for signal or variable \"rascSaida7seg\", which holds its previous value in one or more paths through the process" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380714 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 conversorHex7SegU.vhd(90) " "VHDL Process Statement warning at conversorHex7SegU.vhd(90): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380715 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] conversorHex7SegU.vhd(90) " "Inferred latch for \"HEX0\[0\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380715 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] conversorHex7SegU.vhd(90) " "Inferred latch for \"HEX0\[1\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380715 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] conversorHex7SegU.vhd(90) " "Inferred latch for \"HEX0\[2\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380715 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] conversorHex7SegU.vhd(90) " "Inferred latch for \"HEX0\[3\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380715 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] conversorHex7SegU.vhd(90) " "Inferred latch for \"HEX0\[4\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380715 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] conversorHex7SegU.vhd(90) " "Inferred latch for \"HEX0\[5\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380715 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] conversorHex7SegU.vhd(90) " "Inferred latch for \"HEX0\[6\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380715 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[0\] conversorHex7SegU.vhd(90) " "Inferred latch for \"rascSaida7seg\[0\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380715 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[1\] conversorHex7SegU.vhd(90) " "Inferred latch for \"rascSaida7seg\[1\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380715 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[2\] conversorHex7SegU.vhd(90) " "Inferred latch for \"rascSaida7seg\[2\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380715 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[3\] conversorHex7SegU.vhd(90) " "Inferred latch for \"rascSaida7seg\[3\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380715 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[4\] conversorHex7SegU.vhd(90) " "Inferred latch for \"rascSaida7seg\[4\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380715 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[5\] conversorHex7SegU.vhd(90) " "Inferred latch for \"rascSaida7seg\[5\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380715 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[6\] conversorHex7SegU.vhd(90) " "Inferred latch for \"rascSaida7seg\[6\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380715 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[0\] conversorHex7SegU.vhd(90) " "Inferred latch for \"SWinteiro\[0\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380715 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[1\] conversorHex7SegU.vhd(90) " "Inferred latch for \"SWinteiro\[1\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380716 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[2\] conversorHex7SegU.vhd(90) " "Inferred latch for \"SWinteiro\[2\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380716 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[3\] conversorHex7SegU.vhd(90) " "Inferred latch for \"SWinteiro\[3\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380716 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[4\] conversorHex7SegU.vhd(90) " "Inferred latch for \"SWinteiro\[4\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380716 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[5\] conversorHex7SegU.vhd(90) " "Inferred latch for \"SWinteiro\[5\]\" at conversorHex7SegU.vhd(90)" {  } { { "src/conversorHex7SegU.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380716 "|RelougiouTopper|conversorHex7SegU:ConvSegU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7SegD conversorHex7SegD:ConvSegD " "Elaborating entity \"conversorHex7SegD\" for hierarchy \"conversorHex7SegD:ConvSegD\"" {  } { { "src/RelougiouTopper.vhd" "ConvSegD" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206380718 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SWinteiro conversorHex7SegD.vhd(89) " "VHDL Process Statement warning at conversorHex7SegD.vhd(89): inferring latch(es) for signal or variable \"SWinteiro\", which holds its previous value in one or more paths through the process" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380719 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rascSaida7seg conversorHex7SegD.vhd(89) " "VHDL Process Statement warning at conversorHex7SegD.vhd(89): inferring latch(es) for signal or variable \"rascSaida7seg\", which holds its previous value in one or more paths through the process" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380719 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 conversorHex7SegD.vhd(89) " "VHDL Process Statement warning at conversorHex7SegD.vhd(89): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380719 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] conversorHex7SegD.vhd(89) " "Inferred latch for \"HEX1\[0\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380719 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] conversorHex7SegD.vhd(89) " "Inferred latch for \"HEX1\[1\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380719 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] conversorHex7SegD.vhd(89) " "Inferred latch for \"HEX1\[2\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380719 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] conversorHex7SegD.vhd(89) " "Inferred latch for \"HEX1\[3\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380719 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] conversorHex7SegD.vhd(89) " "Inferred latch for \"HEX1\[4\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380719 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] conversorHex7SegD.vhd(89) " "Inferred latch for \"HEX1\[5\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380719 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] conversorHex7SegD.vhd(89) " "Inferred latch for \"HEX1\[6\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380720 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[0\] conversorHex7SegD.vhd(89) " "Inferred latch for \"rascSaida7seg\[0\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380720 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[1\] conversorHex7SegD.vhd(89) " "Inferred latch for \"rascSaida7seg\[1\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380720 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[2\] conversorHex7SegD.vhd(89) " "Inferred latch for \"rascSaida7seg\[2\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380720 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[3\] conversorHex7SegD.vhd(89) " "Inferred latch for \"rascSaida7seg\[3\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380720 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[4\] conversorHex7SegD.vhd(89) " "Inferred latch for \"rascSaida7seg\[4\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380720 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[5\] conversorHex7SegD.vhd(89) " "Inferred latch for \"rascSaida7seg\[5\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380720 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[6\] conversorHex7SegD.vhd(89) " "Inferred latch for \"rascSaida7seg\[6\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380720 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[0\] conversorHex7SegD.vhd(89) " "Inferred latch for \"SWinteiro\[0\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380720 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[1\] conversorHex7SegD.vhd(89) " "Inferred latch for \"SWinteiro\[1\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380720 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[2\] conversorHex7SegD.vhd(89) " "Inferred latch for \"SWinteiro\[2\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380720 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[3\] conversorHex7SegD.vhd(89) " "Inferred latch for \"SWinteiro\[3\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380720 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[4\] conversorHex7SegD.vhd(89) " "Inferred latch for \"SWinteiro\[4\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380720 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[5\] conversorHex7SegD.vhd(89) " "Inferred latch for \"SWinteiro\[5\]\" at conversorHex7SegD.vhd(89)" {  } { { "src/conversorHex7SegD.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380720 "|RelougiouTopper|conversorHex7SegD:ConvSegD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7SegU_Min conversorHex7SegU_Min:ConvMinU " "Elaborating entity \"conversorHex7SegU_Min\" for hierarchy \"conversorHex7SegU_Min:ConvMinU\"" {  } { { "src/RelougiouTopper.vhd" "ConvMinU" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206380722 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SWinteiro conversorHex7SegU_Min.vhd(89) " "VHDL Process Statement warning at conversorHex7SegU_Min.vhd(89): inferring latch(es) for signal or variable \"SWinteiro\", which holds its previous value in one or more paths through the process" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380723 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rascSaida7seg conversorHex7SegU_Min.vhd(89) " "VHDL Process Statement warning at conversorHex7SegU_Min.vhd(89): inferring latch(es) for signal or variable \"rascSaida7seg\", which holds its previous value in one or more paths through the process" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380723 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 conversorHex7SegU_Min.vhd(89) " "VHDL Process Statement warning at conversorHex7SegU_Min.vhd(89): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"HEX2\[0\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"HEX2\[1\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"HEX2\[2\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"HEX2\[3\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"HEX2\[4\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"HEX2\[5\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"HEX2\[6\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[0\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"rascSaida7seg\[0\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[1\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"rascSaida7seg\[1\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[2\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"rascSaida7seg\[2\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[3\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"rascSaida7seg\[3\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[4\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"rascSaida7seg\[4\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[5\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"rascSaida7seg\[5\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[6\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"rascSaida7seg\[6\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[0\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"SWinteiro\[0\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[1\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"SWinteiro\[1\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[2\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"SWinteiro\[2\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[3\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"SWinteiro\[3\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[4\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"SWinteiro\[4\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[5\] conversorHex7SegU_Min.vhd(89) " "Inferred latch for \"SWinteiro\[5\]\" at conversorHex7SegU_Min.vhd(89)" {  } { { "src/conversorHex7SegU_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380724 "|RelougiouTopper|conversorHex7SegU_Min:ConvMinU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7SegD_Min conversorHex7SegD_Min:ConvMinD " "Elaborating entity \"conversorHex7SegD_Min\" for hierarchy \"conversorHex7SegD_Min:ConvMinD\"" {  } { { "src/RelougiouTopper.vhd" "ConvMinD" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206380726 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SWinteiro conversorHex7SegD_Min.vhd(89) " "VHDL Process Statement warning at conversorHex7SegD_Min.vhd(89): inferring latch(es) for signal or variable \"SWinteiro\", which holds its previous value in one or more paths through the process" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380728 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rascSaida7seg conversorHex7SegD_Min.vhd(89) " "VHDL Process Statement warning at conversorHex7SegD_Min.vhd(89): inferring latch(es) for signal or variable \"rascSaida7seg\", which holds its previous value in one or more paths through the process" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380728 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 conversorHex7SegD_Min.vhd(89) " "VHDL Process Statement warning at conversorHex7SegD_Min.vhd(89): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380728 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"HEX3\[0\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380728 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"HEX3\[1\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380728 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"HEX3\[2\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380728 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"HEX3\[3\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380728 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"HEX3\[4\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380729 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"HEX3\[5\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380729 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"HEX3\[6\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380729 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[0\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"rascSaida7seg\[0\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380729 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[1\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"rascSaida7seg\[1\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380729 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[2\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"rascSaida7seg\[2\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380729 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[3\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"rascSaida7seg\[3\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380729 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[4\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"rascSaida7seg\[4\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380729 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[5\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"rascSaida7seg\[5\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380729 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[6\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"rascSaida7seg\[6\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380729 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[0\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"SWinteiro\[0\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380729 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[1\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"SWinteiro\[1\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380729 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[2\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"SWinteiro\[2\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380729 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[3\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"SWinteiro\[3\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380729 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[4\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"SWinteiro\[4\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380729 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[5\] conversorHex7SegD_Min.vhd(89) " "Inferred latch for \"SWinteiro\[5\]\" at conversorHex7SegD_Min.vhd(89)" {  } { { "src/conversorHex7SegD_Min.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Min.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380729 "|RelougiouTopper|conversorHex7SegD_Min:ConvMinD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7SegU_Hor conversorHex7SegU_Hor:ConvHorU " "Elaborating entity \"conversorHex7SegU_Hor\" for hierarchy \"conversorHex7SegU_Hor:ConvHorU\"" {  } { { "src/RelougiouTopper.vhd" "ConvHorU" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206380731 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SWinteiro conversorHex7SegU_Hor.vhd(89) " "VHDL Process Statement warning at conversorHex7SegU_Hor.vhd(89): inferring latch(es) for signal or variable \"SWinteiro\", which holds its previous value in one or more paths through the process" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380733 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rascSaida7seg conversorHex7SegU_Hor.vhd(89) " "VHDL Process Statement warning at conversorHex7SegU_Hor.vhd(89): inferring latch(es) for signal or variable \"rascSaida7seg\", which holds its previous value in one or more paths through the process" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380733 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 conversorHex7SegU_Hor.vhd(89) " "VHDL Process Statement warning at conversorHex7SegU_Hor.vhd(89): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380733 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"HEX4\[0\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380733 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"HEX4\[1\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380733 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"HEX4\[2\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380733 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"HEX4\[3\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380733 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"HEX4\[4\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380733 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"HEX4\[5\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380733 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"HEX4\[6\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380733 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[0\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"rascSaida7seg\[0\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380733 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[1\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"rascSaida7seg\[1\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380733 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[2\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"rascSaida7seg\[2\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380733 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[3\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"rascSaida7seg\[3\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380734 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[4\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"rascSaida7seg\[4\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380734 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[5\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"rascSaida7seg\[5\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380734 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[6\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"rascSaida7seg\[6\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380734 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[0\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"SWinteiro\[0\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380734 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[1\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"SWinteiro\[1\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380734 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[2\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"SWinteiro\[2\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380734 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[3\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"SWinteiro\[3\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380734 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[4\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"SWinteiro\[4\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380734 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[5\] conversorHex7SegU_Hor.vhd(89) " "Inferred latch for \"SWinteiro\[5\]\" at conversorHex7SegU_Hor.vhd(89)" {  } { { "src/conversorHex7SegU_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegU_Hor.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380734 "|RelougiouTopper|conversorHex7SegU_Hor:ConvHorU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7SegD_Hor conversorHex7SegD_Hor:ConvHorD " "Elaborating entity \"conversorHex7SegD_Hor\" for hierarchy \"conversorHex7SegD_Hor:ConvHorD\"" {  } { { "src/RelougiouTopper.vhd" "ConvHorD" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206380736 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SWinteiro conversorHex7SegD_Hor.vhd(90) " "VHDL Process Statement warning at conversorHex7SegD_Hor.vhd(90): inferring latch(es) for signal or variable \"SWinteiro\", which holds its previous value in one or more paths through the process" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380737 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rascSaida7seg conversorHex7SegD_Hor.vhd(90) " "VHDL Process Statement warning at conversorHex7SegD_Hor.vhd(90): inferring latch(es) for signal or variable \"rascSaida7seg\", which holds its previous value in one or more paths through the process" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380737 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 conversorHex7SegD_Hor.vhd(90) " "VHDL Process Statement warning at conversorHex7SegD_Hor.vhd(90): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380737 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"HEX5\[0\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380737 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"HEX5\[1\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380737 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"HEX5\[2\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380738 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"HEX5\[3\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380738 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"HEX5\[4\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380738 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"HEX5\[5\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380738 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"HEX5\[6\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380738 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[0\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"rascSaida7seg\[0\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380738 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[1\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"rascSaida7seg\[1\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380738 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[2\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"rascSaida7seg\[2\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380738 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[3\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"rascSaida7seg\[3\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380738 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[4\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"rascSaida7seg\[4\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380738 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[5\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"rascSaida7seg\[5\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380738 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rascSaida7seg\[6\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"rascSaida7seg\[6\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380738 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[0\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"SWinteiro\[0\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380738 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[1\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"SWinteiro\[1\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380738 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[2\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"SWinteiro\[2\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380738 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[3\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"SWinteiro\[3\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380738 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[4\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"SWinteiro\[4\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380738 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SWinteiro\[5\] conversorHex7SegD_Hor.vhd(90) " "Inferred latch for \"SWinteiro\[5\]\" at conversorHex7SegD_Hor.vhd(90)" {  } { { "src/conversorHex7SegD_Hor.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/conversorHex7SegD_Hor.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380738 "|RelougiouTopper|conversorHex7SegD_Hor:ConvHorD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:DECOD " "Elaborating entity \"decoder\" for hierarchy \"decoder:DECOD\"" {  } { { "src/RelougiouTopper.vhd" "DECOD" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206380740 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_seg decoder.vhd(47) " "VHDL Process Statement warning at decoder.vhd(47): inferring latch(es) for signal or variable \"enable_seg\", which holds its previous value in one or more paths through the process" {  } { { "src/decoder.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/decoder.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380741 "|RelougiouTopper|decoder:DECOD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_min decoder.vhd(47) " "VHDL Process Statement warning at decoder.vhd(47): inferring latch(es) for signal or variable \"enable_min\", which holds its previous value in one or more paths through the process" {  } { { "src/decoder.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/decoder.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380741 "|RelougiouTopper|decoder:DECOD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_hor decoder.vhd(47) " "VHDL Process Statement warning at decoder.vhd(47): inferring latch(es) for signal or variable \"enable_hor\", which holds its previous value in one or more paths through the process" {  } { { "src/decoder.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/decoder.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570206380741 "|RelougiouTopper|decoder:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_hor decoder.vhd(47) " "Inferred latch for \"enable_hor\" at decoder.vhd(47)" {  } { { "src/decoder.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/decoder.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380741 "|RelougiouTopper|decoder:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_min decoder.vhd(47) " "Inferred latch for \"enable_min\" at decoder.vhd(47)" {  } { { "src/decoder.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/decoder.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380741 "|RelougiouTopper|decoder:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_seg decoder.vhd(47) " "Inferred latch for \"enable_seg\" at decoder.vhd(47)" {  } { { "src/decoder.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/decoder.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206380741 "|RelougiouTopper|decoder:DECOD"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570206381650 "|RelougiouTopper|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570206381650 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570206381666 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570206381982 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570206381982 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570206382060 "|RelougiouTopper|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570206382060 "|RelougiouTopper|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570206382060 "|RelougiouTopper|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570206382060 "|RelougiouTopper|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src/RelougiouTopper.vhd" "" { Text "C:/Users/NoteBook/Desktop/MODULOS/Relogio-FPGA/src/RelougiouTopper.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570206382060 "|RelougiouTopper|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570206382060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570206382060 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570206382060 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570206382060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570206382091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 04 13:26:22 2019 " "Processing ended: Fri Oct 04 13:26:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570206382091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570206382091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570206382091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570206382091 ""}
