    *******************USE********************    | If you don't know how to use it.       |    | You can type 'help'                    |    ******************************************    WARN:It's only shown three times
    ----------------HELP----------------    | spi_read    | spi_write    | spi_debug_bus    | spi_reset_cpu    | spi_release_cpu    | spi_ping    | spi_nop    | ptest_io    | ptest_func    | ptest_cmd    | help    ------------------------------------

------------------------- pmm -------------------------dbg_mod_sel | dbg_sig_sel |     val     | register0           | 0           | 0x0c020000  | pmm_dbg_bus_io[31:0]0           | 1           | 0x01fffa36  | pmm_dbg_bus_io[63:32]0           | 2           | 0x00000783  | pmm_scratch0[31:0]0           | 3           | 0x00000000  | 32'h00           | 4           | 0x00000000  | 32'h00           | 5           | 0x00000000  | 32'h00           | 6           | 0x00000000  | 32'h00           | 7           | 0x00000000  | 32'h00           | 8           | 0x0b6a6159  | ana_mon_bus[31:0]0           | 9           | 0x0e028014  | ana_mon_bus[63:32]0           | 10          | 0xe0151b84  | ana_mon_bus[95:64]0           | 11          | 0xc043c9c8  | ana_mon_bus[127:96]0           | 12          | 0x20220027  | ana_mon_bus[159:128]0           | 13          | 0x00034b00  | ana_mon_bus[191:160]0           | 14          | 0x00418201  | ana_mon_bus[215:192],8'h00           | 15          | 0x00000000  | 32'h0
------------------------ wifi -------------------------dbg_mod_sel | dbg_sig_sel |     val     | register0           | 0           | 0x000bfe7b  | 3'h0, mtx_m_htrans[10:0], mtx_m_hready[10:0], slv_hready[14:8]0           | 1           | 0x00000100  | mtr_m0_haddr[31:0]0           | 2           | 0x00000820  | mtx_m1_haddr[31:0]0           | 3           | 0xebbf3e72  | mtx_m2_haddr[31:0]0           | 4           | 0x00000824  | mtx_m3_haddr[31:0]0           | 5           | 0x00000000  | mtx_m4_haddr[31:0]0           | 6           | 0x00000000  | mtx_m5_haddr[31:0]0           | 7           | 0x00000000  | mtx_m6_haddr[31:0]0           | 8           | 0x00000000  | mtx_m7_haddr[31:0]0           | 9           | 0x79060080  | mtx_m8_haddr[31:0]0           | 10          | 0x00000000  | mtx_m9_haddr[31:0]0           | 11          | 0x00000000  | mtx_m10_haddr[31:0]0           | 12          | 0x0000ffa0  | wifi_top_misc_bus[31:0]0           | 13          | 0x00001b03  | wifi_clk_test_wrap[31:0]0           | 14          | 0x1fff0001  | wifi_peri_misc_bus[31:0]0           | 15          | 0x00180080  | lp_dbg_bus[31:0]0           | 16          | 0x00000000  | wifi0_dbg_bus[31:0]0           | 17          | 0x00000000  | wifi0_dbg_bus[63:32]0           | 18          | 0x00000000  | wifi0_dbg_bus[95:64]0           | 19          | 0x00000300  | wifi0_dbg_bus[127:96]0           | 20          | 0x00000000  | wifi0_dbg_bus[159:128]0           | 21          | 0x00000000  | wifi0_dbg_bus[191:160]0           | 22          | 0x00000000  | wifi0_dbg_bus[223:192]0           | 23          | 0x00000000  | wifi0_dbg_bus[255:224]0           | 24          | 0x00000000  | wifi1_dbg_bus[31:0]0           | 25          | 0x00000000  | wifi1_dbg_bus[63:32]0           | 26          | 0x00000000  | wifi1_dbg_bus[95:64]0           | 27          | 0x00000300  | wifi1_dbg_bus[127:96]0           | 28          | 0x00000000  | wifi1_dbg_bus[159:128]0           | 29          | 0x00000000  | wifi1_dbg_bus[191:160]0           | 30          | 0x00000000  | wifi1_dbg_bus[223:192]0           | 31          | 0x00000000  | wifi1_dbg_bus[255:224]0           | 32          | 0x00820104  | wpll_cal_dbg_bus[31:0]0           | 33          | 0x00000000  | wifi_ana_dbg_bus[31:0]0           | 34          | 0x00000000  | sys_access_err_all_flag[31:0]0           | 35          | 0x00000000  | sys_access_err_all_flag[63:32]0           | 36          | 0x00200000  | ana_mon_bus[31:0]0           | 37          | 0x07000040  | ana_mon_bus[63:32]0           | 38          | 0x00000000  | ana_mon_bus[95:64]0           | 39          | 0xe8700000  | ana_mon_bus[127:96]0           | 40          | 0x03400420  | ana_mon_bus[159:128]0           | 41          | 0x10199258  | ana_mon_bus[191:160]0           | 42          | 0x00216041  | ana_mon_bus[223:192]0           | 43          | 0x0fbef4a0  | ana_mon_bus[255:224]0           | 44          | 0x80340042  | ana_mon_bus[287:256]0           | 45          | 0x4405c725  | ana_mon_bus[319:288]0           | 46          | 0x00021604  | ana_mon_bus[351:320]0           | 47          | 0x013bef6a  | ana_mon_bus[383:352]0           | 48          | 0x9dcef701  | ana_mon_bus[415:384]0           | 49          | 0x007b8080  | ana_mon_bus[447:416]0           | 50          | 0x00000000  | ana_mon_bus[479:448]0           | 51          | 0x20020020  | ana_mon_bus[511:480]0           | 52          | 0x00000200  | ana_mon_bus[543:512]0           | 53          | 0x00000000  | ana_mon_bus[575:544]0           | 54          | 0x00000000  | ana_mon_bus[607:576]0           | 55          | 0x00000000  | ana_mon_bus[637:608],2'h00           | 56          | 0x00001001  | wifi2dtop_brg_s_dbg_bus[31:0]0           | 57          | 0x00001020  | wifi2dtop_brg_m_dbg_bus[31:0]0           | 58          | 0x00001020  | dtop2wifi_brg_s_dbg_bus[31:0]0           | 59          | 0x00001020  | dtop2wifi_brg_m_dbg_bus[31:0]0           | 60          | 0x00000000  | 24'h0, hml_debug_bus_1[3:0], hml_debug_bus_0[3:0]0           | 61          | 0x00000000  | 32'h00           | 62          | 0x00000000  | 32'h00           | 63          | 0x00000000  | 32'h0
------------------------ dcore ------------------------dbg_mod_sel | dbg_sig_sel |     val     | register0           | 0           | 0x00bfffff  | fw1_m_hwrite[1:0],fw0_m_hwrite[7:0], fw1_m_hread[2:0], fw0_m_hread[7,0], slv_hreadys[10:0]0           | 1           | 0x00000400  | fw0_m_haddr[31:0]0           | 2           | 0x84c41c02  | fw0_m_haddr[63:32]0           | 3           | 0x00000000  | fw0_m_haddr[95:64]0           | 4           | 0x00000824  | fw0_m_haddr[127:96]0           | 5           | 0x00000000  | fw0_m_haddr[159:128]0           | 6           | 0x00000000  | fw0_m_haddr[191:160]0           | 7           | 0x00000834  | fw0_m_haddr[223:192]0           | 8           | 0x00000818  | fw0_m_haddr[255:224]0           | 9           | 0x00020000  | fw1_m_haddr[31:0]0           | 10          | 0x00000000  | fw1_m_haddr[63:32]0           | 11          | 0x500f0018  | fw1_m_haddr[95:64]0           | 12          | 0x00002000  | fw1_m_htrans[15:0], fw0_m_htrans[15:0]0           | 13          | 0x000007bc  | clk_test_wrap[31:0]0           | 14          | 0x00000000  | int_src0[31:0]0           | 15          | 0x00000000  | int_src0[63:32]0           | 16          | 0x00000000  | int_src0[95:64]0           | 17          | 0x00000000  | int_src0[127:96]0           | 18          | 0x00000000  | int_src0[159:128]0           | 19          | 0x00000000  | int_src0[191:160]0           | 20          | 0x00000000  | dtop_ana_dbg_bus[31:0]0           | 21          | 0x00000000  | btafe_ana_dbg_bus[31:0]0           | 22          | 0x00000016  | usb_dbg_sig[31:0]0           | 23          | 0x0000ffff  | ahb_slv_dbg_bus[31:0]0           | 24          | 0x0023007f  | peri_dbg_bus[31:0]0           | 25          | 0x000001c0  | lp_dbg_bus[31:0]0           | 26          | 0x80000419  | dbg_bus_pta[95:64]0           | 27          | 0x40000000  | dbg_bus_pta[63:32]0           | 28          | 0x00010000  | dbg_bus_pta[31:0]0           | 29          | 0x00001fff  | share_dbg_bus[31:0]0           | 30          | 0x00000000  | sdio_dbg_bus_if[31:0]0           | 31          | 0x00a21dc0  | syspll_dbg_bus[31:0]
------------------------- bt --------------------------dbg_mod_sel | dbg_sig_sel |     val     | register0           | 0           | 0x0403edff  | fw_m_htrans_1bit[6:0], fw_m_hwrite[6:0], mst_hreadys[6:0], slv_hreadys[10,0]0           | 1           | 0x108c0080  | fw_m_haddr[31:0]0           | 2           | 0x00000828  | fw_m_haddr[63:32]0           | 3           | 0x00000403  | fw_m_haddr[95:64]0           | 4           | 0x00000000  | fw_m_haddr[127:96]0           | 5           | 0x00000000  | fw_m_haddr[159:128]0           | 6           | 0x00000000  | fw_m_haddr[191:160]0           | 7           | 0x00000000  | fw_m_haddr[223:192]0           | 8           | 0x00000000  | fw_m_haddr[255:224]0           | 9           | 0x00000008  | 16'h0, fw_m_htrans[15:0]0           | 10          | 0x000000d0  | bt_clk_test_wrap[31:0]0           | 11          | 0x00000003  | peri_dbg_bus[31:0]0           | 12          | 0x00006040  | lp_dbg_bus[31:0]0           | 13          | 0x00000000  | bt_lc_dbg_ini[31:0]0           | 14          | 0x00002800  | bt_phy_dbg_ini[31:0]0           | 15          | 0x10201020  | bt2dtop_fifo_brg_m_dbg_bus[15:0], dtop2bt_fifo_brg_m_dbg_bus[15:0]
UART Receive the success