begin | The DAC module is a 12-bit, voltage output digital-to-analog converter. The DAC can be configured in 8- or 12-bit mode and may be used in conjunction with the DMA controller. In 12-bit mode, the data could be left- or right-aligned. The DAC has two output channels, each with its own converter. In dual DAC channel mode, conversions could be done independently or simultaneously when both channels are grouped together for synchronous update operations. An input reference pin, VREF+ (shared with ADC) is available for better resolution

base-register | DAC | 0x40007400

use-prefix-for-function-name | dac

copyright | Rémi PRUD'HOMME, TVC audio, Grenoble

#############################################################################################################################
register |  Control               |  0x0   | L | DAC control register                                        | DAC_CR        | 0
register |  SoftwareTrigger       |  0x4   | L | DAC software trigger register                               | DAC_SWTRIGR   | 0
register |  DataChannel1Right12   |  0x8   | L | DAC channel1 12-bit right-aligned data holding register     | DAC_DHR12R1   | 0
register |  DataChannel1Left12    |  0xC   | L | DAC channel1 12-bit left-aligned data holding register      | DAC_DHR12L1   | 0
register |  DataChannel1Right8    |  0x10  | L | DAC channel1 8-bit right-aligned data holding register      | DAC_DHR8R1    | 0
register |  DataChannel2Right12   |  0x14  | L | DAC channel2 12-bit right-aligned data holding register     | DAC_DHR12R2   | 0
register |  DataChannel2Left      |  0x18  | L | DAC channel2 12-bit left-aligned data holding register      | DAC_DHR12L2   | 0
register |  DataChannel2Right8    |  0x1C  | L | DAC channel2 8-bit right-aligned data holding register      | DAC_DHR8R2    | 0
register |  DataDualChannelRigth  |  0x20  | L | Dual DAC 12-bit right-aligned data holding register         | DAC_DHR12RD   | 0
register |  DataDualChannelLeft   |  0x24  | L | Dual DAC 12-bit left-aligned data holding register          | DAC_DHR12LD   | 0
register |  DataDualChannelRigth8 |  0x28  | L | Dual DAC 8-bit right-aligned data holding register          | DAC_DHR8RD    | 0
register |  Channel1DataOutput    |  0x2C  | L | DAC channel 1 data output register                          | DAC_DOR1      | 0
register |  Channel2DataOutput    |  0x30  | L | DAC channel 2 data output register                          | DAC_DOR2      | 0
register |  Status                |  0x34  | L | DAC status register DMA underrun flag                       | DAC_SR        | 0

#############################################################################################################################
type | ChannelWave | ES | WAVE_GENERATION_DISABLED NOISE_WAVE_GENERATION TRIANGLE_WAVE_GENERATION

type | DacTrigger | ES | TIMER_6_TRGO_EVENT TIMER_3_TRGO_EVENT TIMER_7_TRGO_EVENT TIMER_5_OR_15_TRGO_EVENT TIMER_2_TRGO_EVENT TIMER_4_TRGO_EVENT EXTERNAL_LINE9  SOFTWARE_TRIGGER

field | Control   | Channel2DmaInterruptUnderrunEnable      | DMAUDRIE2  | rw | 29:29 | DAC channel2 DMA underrun interrupt enabled        | Channel2DmaInterruptUnderrunEnable | C
field | Control   | Channel2DmaEnable                       | DMAEN2     | rw | 28:28 | DAC channel2 DMA enable                            | Channel2DmaEnable                  | C
field | Control   | Channel2AmplitudeSelector               | MAMP2      | rw | 27:24 | DAC channel2 mask/amplitude selector               | Channel2AmplitudeSelector          | W
field | Control   | Channel2Wave                            | WAVE2      | rw | 23:22 | DAC channel2 noise/triangle wave generation enable | ChannelWave                        | Y1
field | Control   | Channel2TriggerSelection                | TSEL2      | rw | 21:19 | DAC channel2 trigger selection                     | DacTrigger                         | Y1
field | Control   | Channel2TriggerEnable                   | TEN2       | rw | 18:18 | DAC channel2 trigger enable                        | Channel2TriggerEnable              | C
field | Control   | Channel2OutputBufferDisable             | BOFF2      | rw | 17:17 | DAC channel2 output buffer disable                 | Channel2OutputBufferEnable         | CN
field | Control   | Channel2Enable                          | EN2        | rw | 16:16 | DAC channel2 enable                                | Channel2Enable                     | C


field | Control   | Channel1DmaInterruptUnderrunEnable      | DMAUDRIE1  | rw | 13:13 | DAC channel1 DMA underrun interrupt enabled        | Channel1DmaInterruptUnderrunEnable | C
field | Control   | Channel1DmaEnable                       | DMAEN1     | rw | 12:12 | DAC channel1 DMA enable                            | Channel1DmaEnable                  | C
field | Control   | Channel1AmplitudeSelector               | MAMP1      | rw | 11:8  | DAC channel1 mask/amplitude selector               | Channel1AmplitudeSelector          | W
field | Control   | Channel1Wave                            | WAVE1      | rw |  7:6  | DAC channel1 noise/triangle wave generation enable | ChannelWave                        | Y1
field | Control   | Channel1TriggerSelection                | TSEL1      | rw |  5:3  | DAC channel1 trigger selection                     | DacTrigger                         | Y1
field | Control   | Channel1TriggerEnable                   | TEN1       | rw |  2:2  | DAC channel1 trigger enable                        | Channel1TriggerEnable              | C
field | Control   | Channel1OutputBufferDisable             | BOFF1      | rw |  1:1  | DAC channel1 output buffer disable                 | Channel1OutputBufferEnable         | CN
field | Control   | Channel1Enable                          | EN2        | rw |  0:0  | DAC channel1 enable                                | Channel1Enable                     | C

#############################################################################################################################
type | SoftwareTrigger | ES  | SOFTWARE_TRIGGER_DISABLE SOFTWARE_TRIGGER_ENABLED

field | SoftwareTrigger  | Channel2SoftwareTrigger          | EN2        | rw |  1:1  | DAC channel2 software trigger                     | SoftwareTrigger                    | Y1
field | SoftwareTrigger  | Channel1SoftwareTrigger          | EN1        | rw |  0:0  | DAC channel1 software trigger                     | SoftwareTrigger                    | Y1


#############################################################################################################################
type | DmaUnderrun       | ES  | NO_DMA_UNDERRUN_ERROR DMA_UNDERRUN_ERROR

field | Status           | Channel2SoftwareTriggerStatus    | DMAUDR2    | rw | 29:29  | DAC channel2 software trigger                     | DmaUnderrun                       | Y1
field | Status           | Channel1SoftwareTriggerStatus    | DMAUDR1    | rw | 13:13  | DAC channel1 software trigger                     | DmaUnderrun                       | Y1
