# Reading D:/Softwares/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do async_fifo_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Softwares/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Software\ projects/Quartus/async_fifo {D:/Software projects/Quartus/async_fifo/synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:05 on Jul 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Software projects/Quartus/async_fifo" D:/Software projects/Quartus/async_fifo/synchronizer.v 
# -- Compiling module synchronizer
# 
# Top level modules:
# 	synchronizer
# End time: 18:24:05 on Jul 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Software\ projects/Quartus/async_fifo {D:/Software projects/Quartus/async_fifo/wptr_handler.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:06 on Jul 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Software projects/Quartus/async_fifo" D:/Software projects/Quartus/async_fifo/wptr_handler.v 
# -- Compiling module wptr_handler
# 
# Top level modules:
# 	wptr_handler
# End time: 18:24:06 on Jul 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Software\ projects/Quartus/async_fifo {D:/Software projects/Quartus/async_fifo/rptr_handler.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:06 on Jul 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Software projects/Quartus/async_fifo" D:/Software projects/Quartus/async_fifo/rptr_handler.v 
# -- Compiling module rptr_handler
# 
# Top level modules:
# 	rptr_handler
# End time: 18:24:06 on Jul 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Software\ projects/Quartus/async_fifo {D:/Software projects/Quartus/async_fifo/dpram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:06 on Jul 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Software projects/Quartus/async_fifo" D:/Software projects/Quartus/async_fifo/dpram.v 
# -- Compiling module dpram
# 
# Top level modules:
# 	dpram
# End time: 18:24:06 on Jul 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Software\ projects/Quartus/async_fifo {D:/Software projects/Quartus/async_fifo/async_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:06 on Jul 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Software projects/Quartus/async_fifo" D:/Software projects/Quartus/async_fifo/async_fifo.v 
# -- Compiling module async_fifo
# 
# Top level modules:
# 	async_fifo
# End time: 18:24:06 on Jul 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Software\ projects/Quartus/async_fifo {D:/Software projects/Quartus/async_fifo/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:06 on Jul 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Software projects/Quartus/async_fifo" D:/Software projects/Quartus/async_fifo/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:24:06 on Jul 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:24:07 on Jul 17,2024
# Loading work.testbench
# Loading work.async_fifo
# Loading work.wptr_handler
# Loading work.rptr_handler
# Loading work.synchronizer
# Loading work.dpram
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: prath  Hostname: PRATHAM0438  ProcessID: 9516
#           Attempting to use alternate WLF file "./wlftxdy454".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxdy454
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/Software projects/Quartus/async_fifo/testbench.v(46)
#    Time: 500 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at D:/Software projects/Quartus/async_fifo/testbench.v line 46
add wave -position insertpoint  \
sim:/testbench/test/dpram_1/raddr_b
restart
run
run
run
add wave -position insertpoint  \
sim:/testbench/test/dpram_1/raddr_g
restart
run
run
add wave -position insertpoint  \
sim:/testbench/test/rptr_handler_1/raddr
restart
run
run
run
# ** Note: $stop    : D:/Software projects/Quartus/async_fifo/testbench.v(46)
#    Time: 500 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at D:/Software projects/Quartus/async_fifo/testbench.v line 46
run
add wave -position insertpoint  \
sim:/testbench/test/synchronizer_r_domain/inp \
sim:/testbench/test/synchronizer_r_domain/sync_outp \
sim:/testbench/test/synchronizer_r_domain/reg1 \
sim:/testbench/test/synchronizer_r_domain/reg2
restart
run
run
add wave -position insertpoint  \
{sim:/testbench/test/dpram_1/mem[12]} \
{sim:/testbench/test/dpram_1/mem[13]} \
{sim:/testbench/test/dpram_1/mem[14]} \
{sim:/testbench/test/dpram_1/mem[15]}
restart
run
run
add wave -position insertpoint  \
sim:/testbench/test/wptr_handler_1/wq2rptr
add wave -position insertpoint  \
sim:/testbench/test/wptr_handler_1/gptr_next
restart
run
run
