// Seed: 1755268034
macromodule module_0 (
    output wire id_0,
    output supply0 id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri id_6,
    input supply1 id_7,
    input wand id_8
);
  wire id_10;
endmodule
module module_1 (
    input  tri   id_0,
    output tri0  id_1,
    output wand  id_2,
    output logic id_3
);
  for (id_5 = 1; !1'b0; id_5 = 1'h0) begin : LABEL_0
    always_latch begin : LABEL_1
      id_3 <= id_0;
    end
  end
  wand id_6, id_7;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  generate
    wire id_8;
    assign id_7 = 1;
    wire id_9;
  endgenerate
  wire id_10;
  wire [1 : -1 'b0] id_11;
endmodule
