;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; C0
C0__0__DR EQU CYREG_GPIO_PRT1_DR
C0__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
C0__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
C0__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
C0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
C0__0__HSIOM_MASK EQU 0x00000F00
C0__0__HSIOM_SHIFT EQU 8
C0__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
C0__0__INTR EQU CYREG_GPIO_PRT1_INTR
C0__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
C0__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
C0__0__MASK EQU 0x04
C0__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
C0__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
C0__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
C0__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
C0__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
C0__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
C0__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
C0__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
C0__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
C0__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
C0__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
C0__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
C0__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
C0__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
C0__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
C0__0__PC EQU CYREG_GPIO_PRT1_PC
C0__0__PC2 EQU CYREG_GPIO_PRT1_PC2
C0__0__PORT EQU 1
C0__0__PS EQU CYREG_GPIO_PRT1_PS
C0__0__SHIFT EQU 2
C0__DR EQU CYREG_GPIO_PRT1_DR
C0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
C0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
C0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
C0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
C0__INTR EQU CYREG_GPIO_PRT1_INTR
C0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
C0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
C0__MASK EQU 0x04
C0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
C0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
C0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
C0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
C0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
C0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
C0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
C0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
C0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
C0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
C0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
C0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
C0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
C0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
C0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
C0__PC EQU CYREG_GPIO_PRT1_PC
C0__PC2 EQU CYREG_GPIO_PRT1_PC2
C0__PORT EQU 1
C0__PS EQU CYREG_GPIO_PRT1_PS
C0__SHIFT EQU 2

; C1
C1__0__DR EQU CYREG_GPIO_PRT1_DR
C1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
C1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
C1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
C1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
C1__0__HSIOM_MASK EQU 0x0000F000
C1__0__HSIOM_SHIFT EQU 12
C1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
C1__0__INTR EQU CYREG_GPIO_PRT1_INTR
C1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
C1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
C1__0__MASK EQU 0x08
C1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
C1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
C1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
C1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
C1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
C1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
C1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
C1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
C1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
C1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
C1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
C1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
C1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
C1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
C1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
C1__0__PC EQU CYREG_GPIO_PRT1_PC
C1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
C1__0__PORT EQU 1
C1__0__PS EQU CYREG_GPIO_PRT1_PS
C1__0__SHIFT EQU 3
C1__DR EQU CYREG_GPIO_PRT1_DR
C1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
C1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
C1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
C1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
C1__INTR EQU CYREG_GPIO_PRT1_INTR
C1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
C1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
C1__MASK EQU 0x08
C1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
C1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
C1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
C1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
C1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
C1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
C1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
C1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
C1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
C1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
C1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
C1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
C1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
C1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
C1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
C1__PC EQU CYREG_GPIO_PRT1_PC
C1__PC2 EQU CYREG_GPIO_PRT1_PC2
C1__PORT EQU 1
C1__PS EQU CYREG_GPIO_PRT1_PS
C1__SHIFT EQU 3

; C2
C2__0__DR EQU CYREG_GPIO_PRT5_DR
C2__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
C2__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
C2__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
C2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
C2__0__HSIOM_MASK EQU 0x0000F000
C2__0__HSIOM_SHIFT EQU 12
C2__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
C2__0__INTR EQU CYREG_GPIO_PRT5_INTR
C2__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
C2__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
C2__0__MASK EQU 0x08
C2__0__PC EQU CYREG_GPIO_PRT5_PC
C2__0__PC2 EQU CYREG_GPIO_PRT5_PC2
C2__0__PORT EQU 5
C2__0__PS EQU CYREG_GPIO_PRT5_PS
C2__0__SHIFT EQU 3
C2__DR EQU CYREG_GPIO_PRT5_DR
C2__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
C2__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
C2__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
C2__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
C2__INTR EQU CYREG_GPIO_PRT5_INTR
C2__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
C2__INTSTAT EQU CYREG_GPIO_PRT5_INTR
C2__MASK EQU 0x08
C2__PC EQU CYREG_GPIO_PRT5_PC
C2__PC2 EQU CYREG_GPIO_PRT5_PC2
C2__PORT EQU 5
C2__PS EQU CYREG_GPIO_PRT5_PS
C2__SHIFT EQU 3

; C3
C3__0__DR EQU CYREG_GPIO_PRT5_DR
C3__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
C3__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
C3__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
C3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
C3__0__HSIOM_MASK EQU 0x00F00000
C3__0__HSIOM_SHIFT EQU 20
C3__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
C3__0__INTR EQU CYREG_GPIO_PRT5_INTR
C3__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
C3__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
C3__0__MASK EQU 0x20
C3__0__PC EQU CYREG_GPIO_PRT5_PC
C3__0__PC2 EQU CYREG_GPIO_PRT5_PC2
C3__0__PORT EQU 5
C3__0__PS EQU CYREG_GPIO_PRT5_PS
C3__0__SHIFT EQU 5
C3__DR EQU CYREG_GPIO_PRT5_DR
C3__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
C3__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
C3__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
C3__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
C3__INTR EQU CYREG_GPIO_PRT5_INTR
C3__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
C3__INTSTAT EQU CYREG_GPIO_PRT5_INTR
C3__MASK EQU 0x20
C3__PC EQU CYREG_GPIO_PRT5_PC
C3__PC2 EQU CYREG_GPIO_PRT5_PC2
C3__PORT EQU 5
C3__PS EQU CYREG_GPIO_PRT5_PS
C3__SHIFT EQU 5

; R0
R0__0__DR EQU CYREG_GPIO_PRT3_DR
R0__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
R0__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
R0__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
R0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
R0__0__HSIOM_MASK EQU 0x0000000F
R0__0__HSIOM_SHIFT EQU 0
R0__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
R0__0__INTR EQU CYREG_GPIO_PRT3_INTR
R0__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
R0__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
R0__0__MASK EQU 0x01
R0__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
R0__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
R0__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
R0__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
R0__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
R0__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
R0__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
R0__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
R0__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
R0__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
R0__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
R0__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
R0__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
R0__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
R0__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
R0__0__PC EQU CYREG_GPIO_PRT3_PC
R0__0__PC2 EQU CYREG_GPIO_PRT3_PC2
R0__0__PORT EQU 3
R0__0__PS EQU CYREG_GPIO_PRT3_PS
R0__0__SHIFT EQU 0
R0__DR EQU CYREG_GPIO_PRT3_DR
R0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
R0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
R0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
R0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
R0__INTR EQU CYREG_GPIO_PRT3_INTR
R0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
R0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
R0__MASK EQU 0x01
R0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
R0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
R0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
R0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
R0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
R0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
R0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
R0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
R0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
R0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
R0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
R0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
R0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
R0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
R0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
R0__PC EQU CYREG_GPIO_PRT3_PC
R0__PC2 EQU CYREG_GPIO_PRT3_PC2
R0__PORT EQU 3
R0__PS EQU CYREG_GPIO_PRT3_PS
R0__SHIFT EQU 0

; R1
R1__0__DR EQU CYREG_GPIO_PRT3_DR
R1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
R1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
R1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
R1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
R1__0__HSIOM_MASK EQU 0x000000F0
R1__0__HSIOM_SHIFT EQU 4
R1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
R1__0__INTR EQU CYREG_GPIO_PRT3_INTR
R1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
R1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
R1__0__MASK EQU 0x02
R1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
R1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
R1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
R1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
R1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
R1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
R1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
R1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
R1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
R1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
R1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
R1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
R1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
R1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
R1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
R1__0__PC EQU CYREG_GPIO_PRT3_PC
R1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
R1__0__PORT EQU 3
R1__0__PS EQU CYREG_GPIO_PRT3_PS
R1__0__SHIFT EQU 1
R1__DR EQU CYREG_GPIO_PRT3_DR
R1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
R1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
R1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
R1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
R1__INTR EQU CYREG_GPIO_PRT3_INTR
R1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
R1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
R1__MASK EQU 0x02
R1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
R1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
R1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
R1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
R1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
R1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
R1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
R1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
R1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
R1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
R1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
R1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
R1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
R1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
R1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
R1__PC EQU CYREG_GPIO_PRT3_PC
R1__PC2 EQU CYREG_GPIO_PRT3_PC2
R1__PORT EQU 3
R1__PS EQU CYREG_GPIO_PRT3_PS
R1__SHIFT EQU 1

; R2
R2__0__DR EQU CYREG_GPIO_PRT1_DR
R2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
R2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
R2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
R2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
R2__0__HSIOM_MASK EQU 0x0000000F
R2__0__HSIOM_SHIFT EQU 0
R2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
R2__0__INTR EQU CYREG_GPIO_PRT1_INTR
R2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
R2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
R2__0__MASK EQU 0x01
R2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
R2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
R2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
R2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
R2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
R2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
R2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
R2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
R2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
R2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
R2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
R2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
R2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
R2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
R2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
R2__0__PC EQU CYREG_GPIO_PRT1_PC
R2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
R2__0__PORT EQU 1
R2__0__PS EQU CYREG_GPIO_PRT1_PS
R2__0__SHIFT EQU 0
R2__DR EQU CYREG_GPIO_PRT1_DR
R2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
R2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
R2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
R2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
R2__INTR EQU CYREG_GPIO_PRT1_INTR
R2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
R2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
R2__MASK EQU 0x01
R2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
R2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
R2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
R2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
R2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
R2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
R2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
R2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
R2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
R2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
R2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
R2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
R2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
R2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
R2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
R2__PC EQU CYREG_GPIO_PRT1_PC
R2__PC2 EQU CYREG_GPIO_PRT1_PC2
R2__PORT EQU 1
R2__PS EQU CYREG_GPIO_PRT1_PS
R2__SHIFT EQU 0

; R3
R3__0__DR EQU CYREG_GPIO_PRT1_DR
R3__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
R3__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
R3__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
R3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
R3__0__HSIOM_MASK EQU 0x000000F0
R3__0__HSIOM_SHIFT EQU 4
R3__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
R3__0__INTR EQU CYREG_GPIO_PRT1_INTR
R3__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
R3__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
R3__0__MASK EQU 0x02
R3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
R3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
R3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
R3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
R3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
R3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
R3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
R3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
R3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
R3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
R3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
R3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
R3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
R3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
R3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
R3__0__PC EQU CYREG_GPIO_PRT1_PC
R3__0__PC2 EQU CYREG_GPIO_PRT1_PC2
R3__0__PORT EQU 1
R3__0__PS EQU CYREG_GPIO_PRT1_PS
R3__0__SHIFT EQU 1
R3__DR EQU CYREG_GPIO_PRT1_DR
R3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
R3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
R3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
R3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
R3__INTR EQU CYREG_GPIO_PRT1_INTR
R3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
R3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
R3__MASK EQU 0x02
R3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
R3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
R3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
R3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
R3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
R3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
R3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
R3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
R3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
R3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
R3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
R3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
R3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
R3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
R3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
R3__PC EQU CYREG_GPIO_PRT1_PC
R3__PC2 EQU CYREG_GPIO_PRT1_PC2
R3__PORT EQU 1
R3__PS EQU CYREG_GPIO_PRT1_PS
R3__SHIFT EQU 1

; LCD_LCDPort
LCD_LCDPort__0__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_LCDPort__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__0__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__0__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_LCDPort__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__1__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__1__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__1__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_LCDPort__2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__2__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__2__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__2__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_LCDPort__3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__3__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__3__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__3__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_LCDPort__4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__4__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__4__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__4__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__5__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__5__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__5__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_LCDPort__5__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__5__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__5__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__5__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__5__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__5__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__6__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__6__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__6__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_LCDPort__6__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__6__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__6__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__6__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__6__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__6__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__SHIFT EQU 0

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
