{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 11:49:47 2006 " "Info: Processing started: Tue Dec 12 11:49:47 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off t51_elektor -c ex25 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off t51_elektor -c ex25 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "mtx_clk_pad_i " "Info: Assuming node \"mtx_clk_pad_i\" is an undefined clock" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 61 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "mtx_clk_pad_i" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "mrx_clk_pad_i " "Info: Assuming node \"mrx_clk_pad_i\" is an undefined clock" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 66 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "mrx_clk_pad_i" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 pin SRAM1_DB\[10\] register T8052:u0\|T51:core51\|SFR_RData_r\[5\] 10.515 ns " "Info: Slack time is 10.515 ns for clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" between source pin \"SRAM1_DB\[10\]\" and destination register \"T8052:u0\|T51:core51\|SFR_RData_r\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "33.92 MHz 29.485 ns " "Info: Fmax is 33.92 MHz (period= 29.485 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "29.910 ns + Largest pin register " "Info: + Largest pin to register requirement is 29.910 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 38.420 ns " "Info: + Latch edge is 38.420 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 40.000 ns -1.580 ns  50 " "Info: Clock period of Destination clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -1.580 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.580 ns " "Info: - Launch edge is -1.580 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 40.000 ns -1.580 ns  50 " "Info: Clock period of Source clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -1.580 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.939 ns + Largest " "Info: + Largest clock skew is 1.939 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 destination 1.939 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to destination register is 1.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 1 CLK PLL_2 3647 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 3647; CLK Node = 'altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.547 ns) 1.939 ns T8052:u0\|T51:core51\|SFR_RData_r\[5\] 2 REG LC_X22_Y18_N9 3 " "Info: 2: + IC(1.392 ns) + CELL(0.547 ns) = 1.939 ns; Loc. = LC_X22_Y18_N9; Fanout = 3; REG Node = 'T8052:u0\|T51:core51\|SFR_RData_r\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.939 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 1177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 28.21 % ) " "Info: Total cell delay = 0.547 ns ( 28.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 71.79 % ) " "Info: Total interconnect delay = 1.392 ns ( 71.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.939 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.939 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } { 0.000ns 1.392ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.939 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.939 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } { 0.000ns 1.392ns } { 0.000ns 0.547ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns - " "Info: - Micro setup delay of destination is 0.029 ns" {  } { { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 1177 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_NEW_EXTERNAL_DELAY" "12.0 ns - Max Input " "Info: - Max Input delay of pin is 12.0 ns" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } }  } 0 0 "%2!c! %3!s! %4!s! delay of pin is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.939 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.939 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } { 0.000ns 1.392ns } { 0.000ns 0.547ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.395 ns - Longest pin register " "Info: - Longest pin to register delay is 19.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM1_DB\[10\] 1 PIN PIN_E5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E5; Fanout = 1; PIN Node = 'SRAM1_DB\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[10] } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns SRAM1_DB\[10\]~5 2 COMB IOC_X8_Y27_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = IOC_X8_Y27_N1; Fanout = 2; COMB Node = 'SRAM1_DB\[10\]~5'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.135 ns" { SRAM1_DB[10] SRAM1_DB[10]~5 } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.088 ns) 2.980 ns T8052:u0\|ROM_Data\[2\]~102 3 COMB LC_X17_Y23_N4 17 " "Info: 3: + IC(1.757 ns) + CELL(0.088 ns) = 2.980 ns; Loc. = LC_X17_Y23_N4; Fanout = 17; COMB Node = 'T8052:u0\|ROM_Data\[2\]~102'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.845 ns" { SRAM1_DB[10]~5 T8052:u0|ROM_Data[2]~102 } "NODE_NAME" } } { "../rtl/FPGA/T8052_flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.088 ns) 3.330 ns T8052:u0\|T51:core51\|Int_AddrA\[2\]~17517 4 COMB LC_X17_Y23_N5 1 " "Info: 4: + IC(0.262 ns) + CELL(0.088 ns) = 3.330 ns; Loc. = LC_X17_Y23_N5; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[2\]~17517'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.350 ns" { T8052:u0|ROM_Data[2]~102 T8052:u0|T51:core51|Int_AddrA[2]~17517 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 3.558 ns T8052:u0\|T51:core51\|Int_AddrA\[2\]~17518 5 COMB LC_X17_Y23_N6 1 " "Info: 5: + IC(0.140 ns) + CELL(0.088 ns) = 3.558 ns; Loc. = LC_X17_Y23_N6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[2\]~17518'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|Int_AddrA[2]~17517 T8052:u0|T51:core51|Int_AddrA[2]~17518 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.088 ns) 3.973 ns T8052:u0\|T51:core51\|Int_AddrA\[2\]~17519 6 COMB LC_X17_Y23_N1 1 " "Info: 6: + IC(0.327 ns) + CELL(0.088 ns) = 3.973 ns; Loc. = LC_X17_Y23_N1; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[2\]~17519'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.415 ns" { T8052:u0|T51:core51|Int_AddrA[2]~17518 T8052:u0|T51:core51|Int_AddrA[2]~17519 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 4.201 ns T8052:u0\|T51:core51\|Int_AddrA\[2\]~17520 7 COMB LC_X17_Y23_N2 1 " "Info: 7: + IC(0.140 ns) + CELL(0.088 ns) = 4.201 ns; Loc. = LC_X17_Y23_N2; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[2\]~17520'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|Int_AddrA[2]~17519 T8052:u0|T51:core51|Int_AddrA[2]~17520 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.088 ns) 5.249 ns T8052:u0\|T51:core51\|Int_AddrA\[2\]~17521 8 COMB LC_X18_Y20_N8 2 " "Info: 8: + IC(0.960 ns) + CELL(0.088 ns) = 5.249 ns; Loc. = LC_X18_Y20_N8; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[2\]~17521'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.048 ns" { T8052:u0|T51:core51|Int_AddrA[2]~17520 T8052:u0|T51:core51|Int_AddrA[2]~17521 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 5.477 ns T8052:u0\|T51:core51\|Int_AddrA\[2\]~17522 9 COMB LC_X18_Y20_N9 7 " "Info: 9: + IC(0.140 ns) + CELL(0.088 ns) = 5.477 ns; Loc. = LC_X18_Y20_N9; Fanout = 7; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[2\]~17522'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|Int_AddrA[2]~17521 T8052:u0|T51:core51|Int_AddrA[2]~17522 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.088 ns) 6.559 ns T8052:u0\|T51_Glue:glue51\|Equal1~40 10 COMB LC_X18_Y22_N4 5 " "Info: 10: + IC(0.994 ns) + CELL(0.088 ns) = 6.559 ns; Loc. = LC_X18_Y22_N4; Fanout = 5; COMB Node = 'T8052:u0\|T51_Glue:glue51\|Equal1~40'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.082 ns" { T8052:u0|T51:core51|Int_AddrA[2]~17522 T8052:u0|T51_Glue:glue51|Equal1~40 } "NODE_NAME" } } { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Glue.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.225 ns) 8.114 ns T8052:u0\|T51_Glue:glue51\|Equal1~41 11 COMB LC_X23_Y21_N9 10 " "Info: 11: + IC(1.330 ns) + CELL(0.225 ns) = 8.114 ns; Loc. = LC_X23_Y21_N9; Fanout = 10; COMB Node = 'T8052:u0\|T51_Glue:glue51\|Equal1~41'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.555 ns" { T8052:u0|T51_Glue:glue51|Equal1~40 T8052:u0|T51_Glue:glue51|Equal1~41 } "NODE_NAME" } } { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Glue.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.340 ns) 9.389 ns T8052:u0\|T51:core51\|SFR_RData_r\[4\]~560 12 COMB LC_X24_Y24_N0 4 " "Info: 12: + IC(0.935 ns) + CELL(0.340 ns) = 9.389 ns; Loc. = LC_X24_Y24_N0; Fanout = 4; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData_r\[4\]~560'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.275 ns" { T8052:u0|T51_Glue:glue51|Equal1~41 T8052:u0|T51:core51|SFR_RData_r[4]~560 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 1177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.340 ns) 10.261 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1641 13 COMB LC_X23_Y24_N1 1 " "Info: 13: + IC(0.532 ns) + CELL(0.340 ns) = 10.261 ns; Loc. = LC_X23_Y24_N1; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1641'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.872 ns" { T8052:u0|T51:core51|SFR_RData_r[4]~560 T8052:u0|T51:core51|SFR_RData[5]~1641 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.088 ns) 10.889 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1642 14 COMB LC_X24_Y24_N1 1 " "Info: 14: + IC(0.540 ns) + CELL(0.088 ns) = 10.889 ns; Loc. = LC_X24_Y24_N1; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1642'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.628 ns" { T8052:u0|T51:core51|SFR_RData[5]~1641 T8052:u0|T51:core51|SFR_RData[5]~1642 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.088 ns) 11.887 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1643 15 COMB LC_X25_Y23_N5 1 " "Info: 15: + IC(0.910 ns) + CELL(0.088 ns) = 11.887 ns; Loc. = LC_X25_Y23_N5; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1643'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.998 ns" { T8052:u0|T51:core51|SFR_RData[5]~1642 T8052:u0|T51:core51|SFR_RData[5]~1643 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 12.115 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1644 16 COMB LC_X25_Y23_N6 1 " "Info: 16: + IC(0.140 ns) + CELL(0.088 ns) = 12.115 ns; Loc. = LC_X25_Y23_N6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1644'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1643 T8052:u0|T51:core51|SFR_RData[5]~1644 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.088 ns) 13.138 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1648 17 COMB LC_X25_Y21_N0 1 " "Info: 17: + IC(0.935 ns) + CELL(0.088 ns) = 13.138 ns; Loc. = LC_X25_Y21_N0; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1648'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.023 ns" { T8052:u0|T51:core51|SFR_RData[5]~1644 T8052:u0|T51:core51|SFR_RData[5]~1648 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 13.366 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1649 18 COMB LC_X25_Y21_N1 1 " "Info: 18: + IC(0.140 ns) + CELL(0.088 ns) = 13.366 ns; Loc. = LC_X25_Y21_N1; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1649'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1648 T8052:u0|T51:core51|SFR_RData[5]~1649 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 13.594 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1650 19 COMB LC_X25_Y21_N2 1 " "Info: 19: + IC(0.140 ns) + CELL(0.088 ns) = 13.594 ns; Loc. = LC_X25_Y21_N2; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1650'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1649 T8052:u0|T51:core51|SFR_RData[5]~1650 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.088 ns) 14.613 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1651 20 COMB LC_X26_Y19_N3 1 " "Info: 20: + IC(0.931 ns) + CELL(0.088 ns) = 14.613 ns; Loc. = LC_X26_Y19_N3; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1651'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.019 ns" { T8052:u0|T51:core51|SFR_RData[5]~1650 T8052:u0|T51:core51|SFR_RData[5]~1651 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 14.841 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1652 21 COMB LC_X26_Y19_N4 1 " "Info: 21: + IC(0.140 ns) + CELL(0.088 ns) = 14.841 ns; Loc. = LC_X26_Y19_N4; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1652'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1651 T8052:u0|T51:core51|SFR_RData[5]~1652 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.088 ns) 15.996 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1653 22 COMB LC_X27_Y21_N0 1 " "Info: 22: + IC(1.067 ns) + CELL(0.088 ns) = 15.996 ns; Loc. = LC_X27_Y21_N0; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1653'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.155 ns" { T8052:u0|T51:core51|SFR_RData[5]~1652 T8052:u0|T51:core51|SFR_RData[5]~1653 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.088 ns) 16.403 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1654 23 COMB LC_X27_Y21_N3 1 " "Info: 23: + IC(0.319 ns) + CELL(0.088 ns) = 16.403 ns; Loc. = LC_X27_Y21_N3; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1654'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.407 ns" { T8052:u0|T51:core51|SFR_RData[5]~1653 T8052:u0|T51:core51|SFR_RData[5]~1654 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.088 ns) 17.755 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1655 24 COMB LC_X22_Y18_N3 1 " "Info: 24: + IC(1.264 ns) + CELL(0.088 ns) = 17.755 ns; Loc. = LC_X22_Y18_N3; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1655'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.352 ns" { T8052:u0|T51:core51|SFR_RData[5]~1654 T8052:u0|T51:core51|SFR_RData[5]~1655 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 17.983 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1656 25 COMB LC_X22_Y18_N4 1 " "Info: 25: + IC(0.140 ns) + CELL(0.088 ns) = 17.983 ns; Loc. = LC_X22_Y18_N4; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1656'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1655 T8052:u0|T51:core51|SFR_RData[5]~1656 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.088 ns) 18.333 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1657 26 COMB LC_X22_Y18_N5 1 " "Info: 26: + IC(0.262 ns) + CELL(0.088 ns) = 18.333 ns; Loc. = LC_X22_Y18_N5; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1657'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.350 ns" { T8052:u0|T51:core51|SFR_RData[5]~1656 T8052:u0|T51:core51|SFR_RData[5]~1657 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 18.561 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1658 27 COMB LC_X22_Y18_N6 1 " "Info: 27: + IC(0.140 ns) + CELL(0.088 ns) = 18.561 ns; Loc. = LC_X22_Y18_N6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1658'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1657 T8052:u0|T51:core51|SFR_RData[5]~1658 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 18.789 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1659 28 COMB LC_X22_Y18_N7 1 " "Info: 28: + IC(0.140 ns) + CELL(0.088 ns) = 18.789 ns; Loc. = LC_X22_Y18_N7; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1659'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1658 T8052:u0|T51:core51|SFR_RData[5]~1659 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 19.017 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1660 29 COMB LC_X22_Y18_N8 1 " "Info: 29: + IC(0.140 ns) + CELL(0.088 ns) = 19.017 ns; Loc. = LC_X22_Y18_N8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1660'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1659 T8052:u0|T51:core51|SFR_RData[5]~1660 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.238 ns) 19.395 ns T8052:u0\|T51:core51\|SFR_RData_r\[5\] 30 REG LC_X22_Y18_N9 3 " "Info: 30: + IC(0.140 ns) + CELL(0.238 ns) = 19.395 ns; Loc. = LC_X22_Y18_N9; Fanout = 3; REG Node = 'T8052:u0\|T51:core51\|SFR_RData_r\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.378 ns" { T8052:u0|T51:core51|SFR_RData[5]~1660 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 1177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.390 ns ( 22.63 % ) " "Info: Total cell delay = 4.390 ns ( 22.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.005 ns ( 77.37 % ) " "Info: Total interconnect delay = 15.005 ns ( 77.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.395 ns" { SRAM1_DB[10] SRAM1_DB[10]~5 T8052:u0|ROM_Data[2]~102 T8052:u0|T51:core51|Int_AddrA[2]~17517 T8052:u0|T51:core51|Int_AddrA[2]~17518 T8052:u0|T51:core51|Int_AddrA[2]~17519 T8052:u0|T51:core51|Int_AddrA[2]~17520 T8052:u0|T51:core51|Int_AddrA[2]~17521 T8052:u0|T51:core51|Int_AddrA[2]~17522 T8052:u0|T51_Glue:glue51|Equal1~40 T8052:u0|T51_Glue:glue51|Equal1~41 T8052:u0|T51:core51|SFR_RData_r[4]~560 T8052:u0|T51:core51|SFR_RData[5]~1641 T8052:u0|T51:core51|SFR_RData[5]~1642 T8052:u0|T51:core51|SFR_RData[5]~1643 T8052:u0|T51:core51|SFR_RData[5]~1644 T8052:u0|T51:core51|SFR_RData[5]~1648 T8052:u0|T51:core51|SFR_RData[5]~1649 T8052:u0|T51:core51|SFR_RData[5]~1650 T8052:u0|T51:core51|SFR_RData[5]~1651 T8052:u0|T51:core51|SFR_RData[5]~1652 T8052:u0|T51:core51|SFR_RData[5]~1653 T8052:u0|T51:core51|SFR_RData[5]~1654 T8052:u0|T51:core51|SFR_RData[5]~1655 T8052:u0|T51:core51|SFR_RData[5]~1656 T8052:u0|T51:core51|SFR_RData[5]~1657 T8052:u0|T51:core51|SFR_RData[5]~1658 T8052:u0|T51:core51|SFR_RData[5]~1659 T8052:u0|T51:core51|SFR_RData[5]~1660 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.395 ns" { SRAM1_DB[10] SRAM1_DB[10]~5 T8052:u0|ROM_Data[2]~102 T8052:u0|T51:core51|Int_AddrA[2]~17517 T8052:u0|T51:core51|Int_AddrA[2]~17518 T8052:u0|T51:core51|Int_AddrA[2]~17519 T8052:u0|T51:core51|Int_AddrA[2]~17520 T8052:u0|T51:core51|Int_AddrA[2]~17521 T8052:u0|T51:core51|Int_AddrA[2]~17522 T8052:u0|T51_Glue:glue51|Equal1~40 T8052:u0|T51_Glue:glue51|Equal1~41 T8052:u0|T51:core51|SFR_RData_r[4]~560 T8052:u0|T51:core51|SFR_RData[5]~1641 T8052:u0|T51:core51|SFR_RData[5]~1642 T8052:u0|T51:core51|SFR_RData[5]~1643 T8052:u0|T51:core51|SFR_RData[5]~1644 T8052:u0|T51:core51|SFR_RData[5]~1648 T8052:u0|T51:core51|SFR_RData[5]~1649 T8052:u0|T51:core51|SFR_RData[5]~1650 T8052:u0|T51:core51|SFR_RData[5]~1651 T8052:u0|T51:core51|SFR_RData[5]~1652 T8052:u0|T51:core51|SFR_RData[5]~1653 T8052:u0|T51:core51|SFR_RData[5]~1654 T8052:u0|T51:core51|SFR_RData[5]~1655 T8052:u0|T51:core51|SFR_RData[5]~1656 T8052:u0|T51:core51|SFR_RData[5]~1657 T8052:u0|T51:core51|SFR_RData[5]~1658 T8052:u0|T51:core51|SFR_RData[5]~1659 T8052:u0|T51:core51|SFR_RData[5]~1660 T8052:u0|T51:core51|SFR_RData_r[5] } { 0.000ns 0.000ns 1.757ns 0.262ns 0.140ns 0.327ns 0.140ns 0.960ns 0.140ns 0.994ns 1.330ns 0.935ns 0.532ns 0.540ns 0.910ns 0.140ns 0.935ns 0.140ns 0.140ns 0.931ns 0.140ns 1.067ns 0.319ns 1.264ns 0.140ns 0.262ns 0.140ns 0.140ns 0.140ns 0.140ns } { 0.000ns 1.135ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.225ns 0.340ns 0.340ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.238ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.939 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.939 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } { 0.000ns 1.392ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.395 ns" { SRAM1_DB[10] SRAM1_DB[10]~5 T8052:u0|ROM_Data[2]~102 T8052:u0|T51:core51|Int_AddrA[2]~17517 T8052:u0|T51:core51|Int_AddrA[2]~17518 T8052:u0|T51:core51|Int_AddrA[2]~17519 T8052:u0|T51:core51|Int_AddrA[2]~17520 T8052:u0|T51:core51|Int_AddrA[2]~17521 T8052:u0|T51:core51|Int_AddrA[2]~17522 T8052:u0|T51_Glue:glue51|Equal1~40 T8052:u0|T51_Glue:glue51|Equal1~41 T8052:u0|T51:core51|SFR_RData_r[4]~560 T8052:u0|T51:core51|SFR_RData[5]~1641 T8052:u0|T51:core51|SFR_RData[5]~1642 T8052:u0|T51:core51|SFR_RData[5]~1643 T8052:u0|T51:core51|SFR_RData[5]~1644 T8052:u0|T51:core51|SFR_RData[5]~1648 T8052:u0|T51:core51|SFR_RData[5]~1649 T8052:u0|T51:core51|SFR_RData[5]~1650 T8052:u0|T51:core51|SFR_RData[5]~1651 T8052:u0|T51:core51|SFR_RData[5]~1652 T8052:u0|T51:core51|SFR_RData[5]~1653 T8052:u0|T51:core51|SFR_RData[5]~1654 T8052:u0|T51:core51|SFR_RData[5]~1655 T8052:u0|T51:core51|SFR_RData[5]~1656 T8052:u0|T51:core51|SFR_RData[5]~1657 T8052:u0|T51:core51|SFR_RData[5]~1658 T8052:u0|T51:core51|SFR_RData[5]~1659 T8052:u0|T51:core51|SFR_RData[5]~1660 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.395 ns" { SRAM1_DB[10] SRAM1_DB[10]~5 T8052:u0|ROM_Data[2]~102 T8052:u0|T51:core51|Int_AddrA[2]~17517 T8052:u0|T51:core51|Int_AddrA[2]~17518 T8052:u0|T51:core51|Int_AddrA[2]~17519 T8052:u0|T51:core51|Int_AddrA[2]~17520 T8052:u0|T51:core51|Int_AddrA[2]~17521 T8052:u0|T51:core51|Int_AddrA[2]~17522 T8052:u0|T51_Glue:glue51|Equal1~40 T8052:u0|T51_Glue:glue51|Equal1~41 T8052:u0|T51:core51|SFR_RData_r[4]~560 T8052:u0|T51:core51|SFR_RData[5]~1641 T8052:u0|T51:core51|SFR_RData[5]~1642 T8052:u0|T51:core51|SFR_RData[5]~1643 T8052:u0|T51:core51|SFR_RData[5]~1644 T8052:u0|T51:core51|SFR_RData[5]~1648 T8052:u0|T51:core51|SFR_RData[5]~1649 T8052:u0|T51:core51|SFR_RData[5]~1650 T8052:u0|T51:core51|SFR_RData[5]~1651 T8052:u0|T51:core51|SFR_RData[5]~1652 T8052:u0|T51:core51|SFR_RData[5]~1653 T8052:u0|T51:core51|SFR_RData[5]~1654 T8052:u0|T51:core51|SFR_RData[5]~1655 T8052:u0|T51:core51|SFR_RData[5]~1656 T8052:u0|T51:core51|SFR_RData[5]~1657 T8052:u0|T51:core51|SFR_RData[5]~1658 T8052:u0|T51:core51|SFR_RData[5]~1659 T8052:u0|T51:core51|SFR_RData[5]~1660 T8052:u0|T51:core51|SFR_RData_r[5] } { 0.000ns 0.000ns 1.757ns 0.262ns 0.140ns 0.327ns 0.140ns 0.960ns 0.140ns 0.994ns 1.330ns 0.935ns 0.532ns 0.540ns 0.910ns 0.140ns 0.935ns 0.140ns 0.140ns 0.931ns 0.140ns 1.067ns 0.319ns 1.264ns 0.140ns 0.262ns 0.140ns 0.140ns 0.140ns 0.140ns } { 0.000ns 1.135ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.225ns 0.340ns 0.340ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.238ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_50MHz " "Info: No valid register-to-register data paths exist for clock \"clk_50MHz\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "mtx_clk_pad_i register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[4\] register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[15\] 78.98 MHz 12.662 ns Internal " "Info: Clock \"mtx_clk_pad_i\" has Internal fmax of 78.98 MHz between source register \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[4\]\" and destination register \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[15\]\" (period= 12.662 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.460 ns + Longest register register " "Info: + Longest register to register delay is 12.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[4\] 1 REG LC_X44_Y14_N6 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X44_Y14_N6; Fanout = 13; REG Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txcounters.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.443 ns) 1.375 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~427COUT1_452 2 COMB LC_X43_Y14_N6 1 " "Info: 2: + IC(0.932 ns) + CELL(0.443 ns) = 1.375 ns; Loc. = LC_X43_Y14_N6; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~427COUT1_452'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.375 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~427COUT1_452 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txcounters.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 1.437 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~422COUT1_453 3 COMB LC_X43_Y14_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.062 ns) = 1.437 ns; Loc. = LC_X43_Y14_N7; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~422COUT1_453'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~427COUT1_452 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~422COUT1_453 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txcounters.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 1.499 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~417COUT1_454 4 COMB LC_X43_Y14_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.062 ns) = 1.499 ns; Loc. = LC_X43_Y14_N8; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~417COUT1_454'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~422COUT1_453 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~417COUT1_454 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txcounters.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.199 ns) 1.698 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~412 5 COMB LC_X43_Y14_N9 1 " "Info: 5: + IC(0.000 ns) + CELL(0.199 ns) = 1.698 ns; Loc. = LC_X43_Y14_N9; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~412'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.199 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~417COUT1_454 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~412 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txcounters.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.105 ns) 1.803 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~387 6 COMB LC_X43_Y13_N4 1 " "Info: 6: + IC(0.000 ns) + CELL(0.105 ns) = 1.803 ns; Loc. = LC_X43_Y13_N4; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~387'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.105 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~412 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~387 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txcounters.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 2.281 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~369 7 COMB LC_X43_Y13_N7 1 " "Info: 7: + IC(0.000 ns) + CELL(0.478 ns) = 2.281 ns; Loc. = LC_X43_Y13_N7; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~369'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.478 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~387 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~369 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txcounters.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.225 ns) 3.049 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~374 8 COMB LC_X42_Y13_N9 2 " "Info: 8: + IC(0.543 ns) + CELL(0.225 ns) = 3.049 ns; Loc. = LC_X42_Y13_N9; Fanout = 2; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~374'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.768 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~369 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~374 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txcounters.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.340 ns) 4.602 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1\|StartFCS~119 9 COMB LC_X44_Y17_N8 3 " "Info: 9: + IC(1.213 ns) + CELL(0.340 ns) = 4.602 ns; Loc. = LC_X44_Y17_N8; Fanout = 3; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1\|StartFCS~119'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.553 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~374 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartFCS~119 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txstatem.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txstatem.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.340 ns) 5.272 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|StartTxDone~179 10 COMB LC_X44_Y17_N4 1 " "Info: 10: + IC(0.330 ns) + CELL(0.340 ns) = 5.272 ns; Loc. = LC_X44_Y17_N4; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|StartTxDone~179'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.670 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartFCS~119 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~179 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txethmac.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txethmac.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.225 ns) 5.848 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|StartTxDone~180 11 COMB LC_X44_Y17_N7 5 " "Info: 11: + IC(0.351 ns) + CELL(0.225 ns) = 5.848 ns; Loc. = LC_X44_Y17_N7; Fanout = 5; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|StartTxDone~180'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.576 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~179 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~180 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txethmac.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txethmac.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.340 ns) 7.722 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1\|StartDefer~266 12 COMB LC_X46_Y16_N2 2 " "Info: 12: + IC(1.534 ns) + CELL(0.340 ns) = 7.722 ns; Loc. = LC_X46_Y16_N2; Fanout = 2; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1\|StartDefer~266'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.874 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~180 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~266 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txstatem.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txstatem.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.225 ns) 8.817 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1\|StartDefer~267 13 COMB LC_X44_Y16_N6 7 " "Info: 13: + IC(0.870 ns) + CELL(0.225 ns) = 8.817 ns; Loc. = LC_X44_Y16_N6; Fanout = 7; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1\|StartDefer~267'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.095 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~266 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~267 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txstatem.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txstatem.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.225 ns) 10.296 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|ResetNibCnt 14 COMB LC_X45_Y18_N3 16 " "Info: 14: + IC(1.254 ns) + CELL(0.225 ns) = 10.296 ns; Loc. = LC_X45_Y18_N3; Fanout = 16; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|ResetNibCnt'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.479 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~267 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ResetNibCnt } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txcounters.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.856 ns) 12.460 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[15\] 15 REG LC_X44_Y13_N7 2 " "Info: 15: + IC(1.308 ns) + CELL(0.856 ns) = 12.460 ns; Loc. = LC_X44_Y13_N7; Fanout = 2; REG Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.164 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ResetNibCnt T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txcounters.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.125 ns ( 33.11 % ) " "Info: Total cell delay = 4.125 ns ( 33.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.335 ns ( 66.89 % ) " "Info: Total interconnect delay = 8.335 ns ( 66.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.460 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~427COUT1_452 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~422COUT1_453 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~417COUT1_454 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~412 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~387 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~369 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~374 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartFCS~119 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~179 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~180 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~266 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~267 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ResetNibCnt T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.460 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~427COUT1_452 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~422COUT1_453 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~417COUT1_454 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~412 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~387 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~369 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~374 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartFCS~119 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~179 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~180 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~266 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~267 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ResetNibCnt T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] } { 0.000ns 0.932ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.543ns 1.213ns 0.330ns 0.351ns 1.534ns 0.870ns 1.254ns 1.308ns } { 0.000ns 0.443ns 0.062ns 0.062ns 0.199ns 0.105ns 0.478ns 0.225ns 0.340ns 0.340ns 0.225ns 0.340ns 0.225ns 0.225ns 0.856ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mtx_clk_pad_i destination 7.120 ns + Shortest register " "Info: + Shortest clock path from clock \"mtx_clk_pad_i\" to destination register is 7.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns mtx_clk_pad_i 1 CLK PIN_T9 231 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_T9; Fanout = 231; CLK Node = 'mtx_clk_pad_i'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mtx_clk_pad_i } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.438 ns) + CELL(0.547 ns) 7.120 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[15\] 2 REG LC_X44_Y13_N7 2 " "Info: 2: + IC(5.438 ns) + CELL(0.547 ns) = 7.120 ns; Loc. = LC_X44_Y13_N7; Fanout = 2; REG Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.985 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txcounters.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 23.62 % ) " "Info: Total cell delay = 1.682 ns ( 23.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.438 ns ( 76.38 % ) " "Info: Total interconnect delay = 5.438 ns ( 76.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.120 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.120 ns" { mtx_clk_pad_i mtx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] } { 0.000ns 0.000ns 5.438ns } { 0.000ns 1.135ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mtx_clk_pad_i source 7.120 ns - Longest register " "Info: - Longest clock path from clock \"mtx_clk_pad_i\" to source register is 7.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns mtx_clk_pad_i 1 CLK PIN_T9 231 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_T9; Fanout = 231; CLK Node = 'mtx_clk_pad_i'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mtx_clk_pad_i } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.438 ns) + CELL(0.547 ns) 7.120 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[4\] 2 REG LC_X44_Y14_N6 13 " "Info: 2: + IC(5.438 ns) + CELL(0.547 ns) = 7.120 ns; Loc. = LC_X44_Y14_N6; Fanout = 13; REG Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.985 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txcounters.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 23.62 % ) " "Info: Total cell delay = 1.682 ns ( 23.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.438 ns ( 76.38 % ) " "Info: Total interconnect delay = 5.438 ns ( 76.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.120 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.120 ns" { mtx_clk_pad_i mtx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] } { 0.000ns 0.000ns 5.438ns } { 0.000ns 1.135ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.120 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.120 ns" { mtx_clk_pad_i mtx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] } { 0.000ns 0.000ns 5.438ns } { 0.000ns 1.135ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.120 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.120 ns" { mtx_clk_pad_i mtx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] } { 0.000ns 0.000ns 5.438ns } { 0.000ns 1.135ns 0.547ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txcounters.v" 157 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txcounters.v" 157 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.460 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~427COUT1_452 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~422COUT1_453 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~417COUT1_454 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~412 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~387 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~369 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~374 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartFCS~119 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~179 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~180 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~266 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~267 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ResetNibCnt T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.460 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~427COUT1_452 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~422COUT1_453 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~417COUT1_454 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~412 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~387 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~369 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~374 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartFCS~119 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~179 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~180 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~266 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~267 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ResetNibCnt T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] } { 0.000ns 0.932ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.543ns 1.213ns 0.330ns 0.351ns 1.534ns 0.870ns 1.254ns 1.308ns } { 0.000ns 0.443ns 0.062ns 0.062ns 0.199ns 0.105ns 0.478ns 0.225ns 0.340ns 0.340ns 0.225ns 0.340ns 0.225ns 0.225ns 0.856ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.120 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.120 ns" { mtx_clk_pad_i mtx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] } { 0.000ns 0.000ns 5.438ns } { 0.000ns 1.135ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.120 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.120 ns" { mtx_clk_pad_i mtx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] } { 0.000ns 0.000ns 5.438ns } { 0.000ns 1.135ns 0.547ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] register sld_hub:sld_hub_inst\|hub_tdo 74.31 MHz 13.458 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 74.31 MHz between source register \"T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo\" (period= 13.458 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.472 ns + Longest register register " "Info: + Longest register to register delay is 6.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] 1 REG LC_X21_Y20_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y20_N6; Fanout = 3; REG Node = 'T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 413 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.091 ns) + CELL(0.225 ns) 2.316 ns sld_hub:sld_hub_inst\|hub_tdo~1003 2 COMB LC_X7_Y19_N7 1 " "Info: 2: + IC(2.091 ns) + CELL(0.225 ns) = 2.316 ns; Loc. = LC_X7_Y19_N7; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo~1003'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.316 ns" { T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] sld_hub:sld_hub_inst|hub_tdo~1003 } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.088 ns) 3.331 ns sld_hub:sld_hub_inst\|hub_tdo~1004 3 COMB LC_X7_Y18_N8 1 " "Info: 3: + IC(0.927 ns) + CELL(0.088 ns) = 3.331 ns; Loc. = LC_X7_Y18_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo~1004'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.015 ns" { sld_hub:sld_hub_inst|hub_tdo~1003 sld_hub:sld_hub_inst|hub_tdo~1004 } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.340 ns) 5.232 ns sld_hub:sld_hub_inst\|hub_tdo~1005 4 COMB LC_X7_Y12_N4 1 " "Info: 4: + IC(1.561 ns) + CELL(0.340 ns) = 5.232 ns; Loc. = LC_X7_Y12_N4; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo~1005'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.901 ns" { sld_hub:sld_hub_inst|hub_tdo~1004 sld_hub:sld_hub_inst|hub_tdo~1005 } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.368 ns) 6.472 ns sld_hub:sld_hub_inst\|hub_tdo 5 REG LC_X8_Y12_N3 1 " "Info: 5: + IC(0.872 ns) + CELL(0.368 ns) = 6.472 ns; Loc. = LC_X8_Y12_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.240 ns" { sld_hub:sld_hub_inst|hub_tdo~1005 sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.021 ns ( 15.78 % ) " "Info: Total cell delay = 1.021 ns ( 15.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.451 ns ( 84.22 % ) " "Info: Total interconnect delay = 5.451 ns ( 84.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.472 ns" { T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] sld_hub:sld_hub_inst|hub_tdo~1003 sld_hub:sld_hub_inst|hub_tdo~1004 sld_hub:sld_hub_inst|hub_tdo~1005 sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.472 ns" { T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] sld_hub:sld_hub_inst|hub_tdo~1003 sld_hub:sld_hub_inst|hub_tdo~1004 sld_hub:sld_hub_inst|hub_tdo~1005 sld_hub:sld_hub_inst|hub_tdo } { 0.000ns 2.091ns 0.927ns 1.561ns 0.872ns } { 0.000ns 0.225ns 0.088ns 0.340ns 0.368ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.055 ns - Smallest " "Info: - Smallest clock skew is -0.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.108 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y13_N1 269 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 269; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.561 ns) + CELL(0.547 ns) 4.108 ns sld_hub:sld_hub_inst\|hub_tdo 2 REG LC_X8_Y12_N3 1 " "Info: 2: + IC(3.561 ns) + CELL(0.547 ns) = 4.108 ns; Loc. = LC_X8_Y12_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.108 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 13.32 % ) " "Info: Total cell delay = 0.547 ns ( 13.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.561 ns ( 86.68 % ) " "Info: Total interconnect delay = 3.561 ns ( 86.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.108 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.108 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } { 0.000ns 3.561ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.163 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y13_N1 269 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 269; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.616 ns) + CELL(0.547 ns) 4.163 ns T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] 2 REG LC_X21_Y20_N6 3 " "Info: 2: + IC(3.616 ns) + CELL(0.547 ns) = 4.163 ns; Loc. = LC_X21_Y20_N6; Fanout = 3; REG Node = 'T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.163 ns" { altera_internal_jtag~TCKUTAP T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 413 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 13.14 % ) " "Info: Total cell delay = 0.547 ns ( 13.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.616 ns ( 86.86 % ) " "Info: Total interconnect delay = 3.616 ns ( 86.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.163 ns" { altera_internal_jtag~TCKUTAP T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.163 ns" { altera_internal_jtag~TCKUTAP T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } { 0.000ns 3.616ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.108 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.108 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } { 0.000ns 3.561ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.163 ns" { altera_internal_jtag~TCKUTAP T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.163 ns" { altera_internal_jtag~TCKUTAP T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } { 0.000ns 3.616ns } { 0.000ns 0.547ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 413 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 413 -1 0 } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.472 ns" { T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] sld_hub:sld_hub_inst|hub_tdo~1003 sld_hub:sld_hub_inst|hub_tdo~1004 sld_hub:sld_hub_inst|hub_tdo~1005 sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.472 ns" { T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] sld_hub:sld_hub_inst|hub_tdo~1003 sld_hub:sld_hub_inst|hub_tdo~1004 sld_hub:sld_hub_inst|hub_tdo~1005 sld_hub:sld_hub_inst|hub_tdo } { 0.000ns 2.091ns 0.927ns 1.561ns 0.872ns } { 0.000ns 0.225ns 0.088ns 0.340ns 0.368ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.108 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.108 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } { 0.000ns 3.561ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.163 ns" { altera_internal_jtag~TCKUTAP T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.163 ns" { altera_internal_jtag~TCKUTAP T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } { 0.000ns 3.616ns } { 0.000ns 0.547ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "mrx_clk_pad_i register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCnt\[4\] register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|PauseTimer\[8\] 81.05 MHz 12.338 ns Internal " "Info: Clock \"mrx_clk_pad_i\" has Internal fmax of 81.05 MHz between source register \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCnt\[4\]\" and destination register \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|PauseTimer\[8\]\" (period= 12.338 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.191 ns + Longest register register " "Info: + Longest register to register delay is 12.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCnt\[4\] 1 REG LC_X47_Y11_N6 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X47_Y11_N6; Fanout = 10; REG Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCnt\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4] } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_rxcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxcounters.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.742 ns) + CELL(0.443 ns) 2.185 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCntDelayed\[4\]~49COUT1_58 2 COMB LC_X43_Y11_N5 3 " "Info: 2: + IC(1.742 ns) + CELL(0.443 ns) = 2.185 ns; Loc. = LC_X43_Y11_N5; Fanout = 3; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCntDelayed\[4\]~49COUT1_58'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.185 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[4]~49COUT1_58 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_rxcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxcounters.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 2.247 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCntDelayed\[5\]~51COUT1_59 3 COMB LC_X43_Y11_N6 3 " "Info: 3: + IC(0.000 ns) + CELL(0.062 ns) = 2.247 ns; Loc. = LC_X43_Y11_N6; Fanout = 3; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCntDelayed\[5\]~51COUT1_59'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[4]~49COUT1_58 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[5]~51COUT1_59 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_rxcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxcounters.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 2.309 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCntDelayed\[6\]~53COUT1_60 4 COMB LC_X43_Y11_N7 3 " "Info: 4: + IC(0.000 ns) + CELL(0.062 ns) = 2.309 ns; Loc. = LC_X43_Y11_N7; Fanout = 3; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCntDelayed\[6\]~53COUT1_60'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[5]~51COUT1_59 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[6]~53COUT1_60 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_rxcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxcounters.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 2.371 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCntDelayed\[7\]~55COUT1_61 5 COMB LC_X43_Y11_N8 3 " "Info: 5: + IC(0.000 ns) + CELL(0.062 ns) = 2.371 ns; Loc. = LC_X43_Y11_N8; Fanout = 3; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCntDelayed\[7\]~55COUT1_61'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[6]~53COUT1_60 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[7]~55COUT1_61 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_rxcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxcounters.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.199 ns) 2.570 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCntDelayed\[8\]~29 6 COMB LC_X43_Y11_N9 11 " "Info: 6: + IC(0.000 ns) + CELL(0.199 ns) = 2.570 ns; Loc. = LC_X43_Y11_N9; Fanout = 11; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCntDelayed\[8\]~29'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.199 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[7]~55COUT1_61 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[8]~29 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_rxcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxcounters.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.523 ns) 3.093 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCntDelayed\[10\]~32 7 COMB LC_X43_Y10_N1 4 " "Info: 7: + IC(0.000 ns) + CELL(0.523 ns) = 3.093 ns; Loc. = LC_X43_Y10_N1; Fanout = 4; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCntDelayed\[10\]~32'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.523 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[8]~29 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[10]~32 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_rxcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxcounters.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.434 ns) 5.081 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_macstatus:macstatus1\|LessThan0~235 8 COMB LC_X42_Y11_N2 1 " "Info: 8: + IC(1.554 ns) + CELL(0.434 ns) = 5.081 ns; Loc. = LC_X42_Y11_N2; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_macstatus:macstatus1\|LessThan0~235'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.988 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[10]~32 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~235 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_macstatus.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_macstatus.v" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.060 ns) 5.141 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_macstatus:macstatus1\|LessThan0~230 9 COMB LC_X42_Y11_N3 1 " "Info: 9: + IC(0.000 ns) + CELL(0.060 ns) = 5.141 ns; Loc. = LC_X42_Y11_N3; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_macstatus:macstatus1\|LessThan0~230'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.060 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~235 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~230 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_macstatus.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_macstatus.v" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.137 ns) 5.278 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_macstatus:macstatus1\|LessThan0~225 10 COMB LC_X42_Y11_N4 1 " "Info: 10: + IC(0.000 ns) + CELL(0.137 ns) = 5.278 ns; Loc. = LC_X42_Y11_N4; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_macstatus:macstatus1\|LessThan0~225'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.137 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~230 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~225 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_macstatus.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_macstatus.v" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 5.756 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_macstatus:macstatus1\|LessThan0~208 11 COMB LC_X42_Y11_N7 2 " "Info: 11: + IC(0.000 ns) + CELL(0.478 ns) = 5.756 ns; Loc. = LC_X42_Y11_N7; Fanout = 2; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_macstatus:macstatus1\|LessThan0~208'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.478 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~225 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~208 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_macstatus.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_macstatus.v" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.297 ns) + CELL(0.225 ns) 8.278 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|SetPauseTimer 12 COMB LC_X48_Y19_N4 18 " "Info: 12: + IC(2.297 ns) + CELL(0.225 ns) = 8.278 ns; Loc. = LC_X48_Y19_N4; Fanout = 18; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|SetPauseTimer'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.522 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~208 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SetPauseTimer } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_receivecontrol.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_receivecontrol.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.454 ns) 10.302 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|PauseTimer\[12\]~1116 13 COMB LC_X47_Y25_N8 16 " "Info: 13: + IC(1.570 ns) + CELL(0.454 ns) = 10.302 ns; Loc. = LC_X47_Y25_N8; Fanout = 16; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|PauseTimer\[12\]~1116'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.024 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SetPauseTimer T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12]~1116 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_receivecontrol.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_receivecontrol.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.667 ns) 12.191 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|PauseTimer\[8\] 14 REG LC_X49_Y24_N0 4 " "Info: 14: + IC(1.222 ns) + CELL(0.667 ns) = 12.191 ns; Loc. = LC_X49_Y24_N0; Fanout = 4; REG Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|PauseTimer\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.889 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12]~1116 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8] } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_receivecontrol.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_receivecontrol.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.806 ns ( 31.22 % ) " "Info: Total cell delay = 3.806 ns ( 31.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.385 ns ( 68.78 % ) " "Info: Total interconnect delay = 8.385 ns ( 68.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.191 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[4]~49COUT1_58 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[5]~51COUT1_59 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[6]~53COUT1_60 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[7]~55COUT1_61 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[8]~29 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[10]~32 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~235 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~230 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~225 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~208 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SetPauseTimer T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12]~1116 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.191 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[4]~49COUT1_58 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[5]~51COUT1_59 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[6]~53COUT1_60 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[7]~55COUT1_61 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[8]~29 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[10]~32 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~235 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~230 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~225 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~208 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SetPauseTimer T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12]~1116 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8] } { 0.000ns 1.742ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.554ns 0.000ns 0.000ns 0.000ns 2.297ns 1.570ns 1.222ns } { 0.000ns 0.443ns 0.062ns 0.062ns 0.062ns 0.199ns 0.523ns 0.434ns 0.060ns 0.137ns 0.478ns 0.225ns 0.454ns 0.667ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.055 ns - Smallest " "Info: - Smallest clock skew is 0.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mrx_clk_pad_i destination 6.021 ns + Shortest register " "Info: + Shortest clock path from clock \"mrx_clk_pad_i\" to destination register is 6.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns mrx_clk_pad_i 1 CLK PIN_M9 297 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_M9; Fanout = 297; CLK Node = 'mrx_clk_pad_i'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mrx_clk_pad_i } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.339 ns) + CELL(0.547 ns) 6.021 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|PauseTimer\[8\] 2 REG LC_X49_Y24_N0 4 " "Info: 2: + IC(4.339 ns) + CELL(0.547 ns) = 6.021 ns; Loc. = LC_X49_Y24_N0; Fanout = 4; REG Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|PauseTimer\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.886 ns" { mrx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8] } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_receivecontrol.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_receivecontrol.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 27.94 % ) " "Info: Total cell delay = 1.682 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.339 ns ( 72.06 % ) " "Info: Total interconnect delay = 4.339 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.021 ns" { mrx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.021 ns" { mrx_clk_pad_i mrx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8] } { 0.000ns 0.000ns 4.339ns } { 0.000ns 1.135ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mrx_clk_pad_i source 5.966 ns - Longest register " "Info: - Longest clock path from clock \"mrx_clk_pad_i\" to source register is 5.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns mrx_clk_pad_i 1 CLK PIN_M9 297 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_M9; Fanout = 297; CLK Node = 'mrx_clk_pad_i'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mrx_clk_pad_i } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.284 ns) + CELL(0.547 ns) 5.966 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCnt\[4\] 2 REG LC_X47_Y11_N6 10 " "Info: 2: + IC(4.284 ns) + CELL(0.547 ns) = 5.966 ns; Loc. = LC_X47_Y11_N6; Fanout = 10; REG Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCnt\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.831 ns" { mrx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4] } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_rxcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxcounters.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 28.19 % ) " "Info: Total cell delay = 1.682 ns ( 28.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.284 ns ( 71.81 % ) " "Info: Total interconnect delay = 4.284 ns ( 71.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.966 ns" { mrx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.966 ns" { mrx_clk_pad_i mrx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4] } { 0.000ns 0.000ns 4.284ns } { 0.000ns 1.135ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.021 ns" { mrx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.021 ns" { mrx_clk_pad_i mrx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8] } { 0.000ns 0.000ns 4.339ns } { 0.000ns 1.135ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.966 ns" { mrx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.966 ns" { mrx_clk_pad_i mrx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4] } { 0.000ns 0.000ns 4.284ns } { 0.000ns 1.135ns 0.547ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "../rtl/Ethernet/OC/eth_rxcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxcounters.v" 151 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "../rtl/Ethernet/OC/eth_receivecontrol.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_receivecontrol.v" 351 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.191 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[4]~49COUT1_58 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[5]~51COUT1_59 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[6]~53COUT1_60 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[7]~55COUT1_61 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[8]~29 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[10]~32 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~235 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~230 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~225 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~208 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SetPauseTimer T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12]~1116 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.191 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[4]~49COUT1_58 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[5]~51COUT1_59 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[6]~53COUT1_60 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[7]~55COUT1_61 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[8]~29 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[10]~32 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~235 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~230 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~225 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~208 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SetPauseTimer T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12]~1116 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8] } { 0.000ns 1.742ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.554ns 0.000ns 0.000ns 0.000ns 2.297ns 1.570ns 1.222ns } { 0.000ns 0.443ns 0.062ns 0.062ns 0.062ns 0.199ns 0.523ns 0.434ns 0.060ns 0.137ns 0.478ns 0.225ns 0.454ns 0.667ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.021 ns" { mrx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.021 ns" { mrx_clk_pad_i mrx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8] } { 0.000ns 0.000ns 4.339ns } { 0.000ns 1.135ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.966 ns" { mrx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.966 ns" { mrx_clk_pad_i mrx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4] } { 0.000ns 0.000ns 4.284ns } { 0.000ns 1.135ns 0.547ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 register Graphiccard:\\use_cg:GC\|lineStart\[8\] register Graphiccard:\\use_cg:GC\|lineStart\[8\] 633 ps " "Info: Minimum slack time is 633 ps for clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" between source register \"Graphiccard:\\use_cg:GC\|lineStart\[8\]\" and destination register \"Graphiccard:\\use_cg:GC\|lineStart\[8\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.472 ns + Shortest register register " "Info: + Shortest register to register delay is 0.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Graphiccard:\\use_cg:GC\|lineStart\[8\] 1 REG LC_X23_Y7_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y7_N7; Fanout = 2; REG Node = 'Graphiccard:\\use_cg:GC\|lineStart\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Graphiccard:\use_cg:GC|lineStart[8] } "NODE_NAME" } } { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.472 ns) 0.472 ns Graphiccard:\\use_cg:GC\|lineStart\[8\] 2 REG LC_X23_Y7_N7 2 " "Info: 2: + IC(0.000 ns) + CELL(0.472 ns) = 0.472 ns; Loc. = LC_X23_Y7_N7; Fanout = 2; REG Node = 'Graphiccard:\\use_cg:GC\|lineStart\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.472 ns" { Graphiccard:\use_cg:GC|lineStart[8] Graphiccard:\use_cg:GC|lineStart[8] } "NODE_NAME" } } { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.472 ns ( 100.00 % ) " "Info: Total cell delay = 0.472 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.472 ns" { Graphiccard:\use_cg:GC|lineStart[8] Graphiccard:\use_cg:GC|lineStart[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.472 ns" { Graphiccard:\use_cg:GC|lineStart[8] Graphiccard:\use_cg:GC|lineStart[8] } { 0.000ns 0.000ns } { 0.000ns 0.472ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.161 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.161 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.580 ns " "Info: + Latch edge is -1.580 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 40.000 ns -1.580 ns  50 " "Info: Clock period of Destination clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -1.580 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.580 ns " "Info: - Launch edge is -1.580 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 40.000 ns -1.580 ns  50 " "Info: Clock period of Source clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -1.580 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 destination 1.881 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to destination register is 1.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 1 CLK PLL_2 3647 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 3647; CLK Node = 'altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.547 ns) 1.881 ns Graphiccard:\\use_cg:GC\|lineStart\[8\] 2 REG LC_X23_Y7_N7 2 " "Info: 2: + IC(1.334 ns) + CELL(0.547 ns) = 1.881 ns; Loc. = LC_X23_Y7_N7; Fanout = 2; REG Node = 'Graphiccard:\\use_cg:GC\|lineStart\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 Graphiccard:\use_cg:GC|lineStart[8] } "NODE_NAME" } } { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 29.08 % ) " "Info: Total cell delay = 0.547 ns ( 29.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.334 ns ( 70.92 % ) " "Info: Total interconnect delay = 1.334 ns ( 70.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 Graphiccard:\use_cg:GC|lineStart[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 Graphiccard:\use_cg:GC|lineStart[8] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 source 1.881 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to source register is 1.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 1 CLK PLL_2 3647 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 3647; CLK Node = 'altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.547 ns) 1.881 ns Graphiccard:\\use_cg:GC\|lineStart\[8\] 2 REG LC_X23_Y7_N7 2 " "Info: 2: + IC(1.334 ns) + CELL(0.547 ns) = 1.881 ns; Loc. = LC_X23_Y7_N7; Fanout = 2; REG Node = 'Graphiccard:\\use_cg:GC\|lineStart\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 Graphiccard:\use_cg:GC|lineStart[8] } "NODE_NAME" } } { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 29.08 % ) " "Info: Total cell delay = 0.547 ns ( 29.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.334 ns ( 70.92 % ) " "Info: Total interconnect delay = 1.334 ns ( 70.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 Graphiccard:\use_cg:GC|lineStart[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 Graphiccard:\use_cg:GC|lineStart[8] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 Graphiccard:\use_cg:GC|lineStart[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 Graphiccard:\use_cg:GC|lineStart[8] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 Graphiccard:\use_cg:GC|lineStart[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 Graphiccard:\use_cg:GC|lineStart[8] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 477 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 477 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 Graphiccard:\use_cg:GC|lineStart[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 Graphiccard:\use_cg:GC|lineStart[8] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 Graphiccard:\use_cg:GC|lineStart[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 Graphiccard:\use_cg:GC|lineStart[8] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.472 ns" { Graphiccard:\use_cg:GC|lineStart[8] Graphiccard:\use_cg:GC|lineStart[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.472 ns" { Graphiccard:\use_cg:GC|lineStart[8] Graphiccard:\use_cg:GC|lineStart[8] } { 0.000ns 0.000ns } { 0.000ns 0.472ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 Graphiccard:\use_cg:GC|lineStart[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 Graphiccard:\use_cg:GC|lineStart[8] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 Graphiccard:\use_cg:GC|lineStart[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 Graphiccard:\use_cg:GC|lineStart[8] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "T8052:u0\|T51:core51\|SFR_RData_r\[5\] SRAM1_DB\[10\] clk_50MHz 19.065 ns register " "Info: tsu for register \"T8052:u0\|T51:core51\|SFR_RData_r\[5\]\" (data pin = \"SRAM1_DB\[10\]\", clock pin = \"clk_50MHz\") is 19.065 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.395 ns + Longest pin register " "Info: + Longest pin to register delay is 19.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM1_DB\[10\] 1 PIN PIN_E5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E5; Fanout = 1; PIN Node = 'SRAM1_DB\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[10] } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns SRAM1_DB\[10\]~5 2 COMB IOC_X8_Y27_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = IOC_X8_Y27_N1; Fanout = 2; COMB Node = 'SRAM1_DB\[10\]~5'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.135 ns" { SRAM1_DB[10] SRAM1_DB[10]~5 } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.088 ns) 2.980 ns T8052:u0\|ROM_Data\[2\]~102 3 COMB LC_X17_Y23_N4 17 " "Info: 3: + IC(1.757 ns) + CELL(0.088 ns) = 2.980 ns; Loc. = LC_X17_Y23_N4; Fanout = 17; COMB Node = 'T8052:u0\|ROM_Data\[2\]~102'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.845 ns" { SRAM1_DB[10]~5 T8052:u0|ROM_Data[2]~102 } "NODE_NAME" } } { "../rtl/FPGA/T8052_flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.088 ns) 3.330 ns T8052:u0\|T51:core51\|Int_AddrA\[2\]~17517 4 COMB LC_X17_Y23_N5 1 " "Info: 4: + IC(0.262 ns) + CELL(0.088 ns) = 3.330 ns; Loc. = LC_X17_Y23_N5; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[2\]~17517'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.350 ns" { T8052:u0|ROM_Data[2]~102 T8052:u0|T51:core51|Int_AddrA[2]~17517 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 3.558 ns T8052:u0\|T51:core51\|Int_AddrA\[2\]~17518 5 COMB LC_X17_Y23_N6 1 " "Info: 5: + IC(0.140 ns) + CELL(0.088 ns) = 3.558 ns; Loc. = LC_X17_Y23_N6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[2\]~17518'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|Int_AddrA[2]~17517 T8052:u0|T51:core51|Int_AddrA[2]~17518 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.088 ns) 3.973 ns T8052:u0\|T51:core51\|Int_AddrA\[2\]~17519 6 COMB LC_X17_Y23_N1 1 " "Info: 6: + IC(0.327 ns) + CELL(0.088 ns) = 3.973 ns; Loc. = LC_X17_Y23_N1; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[2\]~17519'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.415 ns" { T8052:u0|T51:core51|Int_AddrA[2]~17518 T8052:u0|T51:core51|Int_AddrA[2]~17519 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 4.201 ns T8052:u0\|T51:core51\|Int_AddrA\[2\]~17520 7 COMB LC_X17_Y23_N2 1 " "Info: 7: + IC(0.140 ns) + CELL(0.088 ns) = 4.201 ns; Loc. = LC_X17_Y23_N2; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[2\]~17520'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|Int_AddrA[2]~17519 T8052:u0|T51:core51|Int_AddrA[2]~17520 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.088 ns) 5.249 ns T8052:u0\|T51:core51\|Int_AddrA\[2\]~17521 8 COMB LC_X18_Y20_N8 2 " "Info: 8: + IC(0.960 ns) + CELL(0.088 ns) = 5.249 ns; Loc. = LC_X18_Y20_N8; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[2\]~17521'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.048 ns" { T8052:u0|T51:core51|Int_AddrA[2]~17520 T8052:u0|T51:core51|Int_AddrA[2]~17521 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 5.477 ns T8052:u0\|T51:core51\|Int_AddrA\[2\]~17522 9 COMB LC_X18_Y20_N9 7 " "Info: 9: + IC(0.140 ns) + CELL(0.088 ns) = 5.477 ns; Loc. = LC_X18_Y20_N9; Fanout = 7; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[2\]~17522'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|Int_AddrA[2]~17521 T8052:u0|T51:core51|Int_AddrA[2]~17522 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.088 ns) 6.559 ns T8052:u0\|T51_Glue:glue51\|Equal1~40 10 COMB LC_X18_Y22_N4 5 " "Info: 10: + IC(0.994 ns) + CELL(0.088 ns) = 6.559 ns; Loc. = LC_X18_Y22_N4; Fanout = 5; COMB Node = 'T8052:u0\|T51_Glue:glue51\|Equal1~40'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.082 ns" { T8052:u0|T51:core51|Int_AddrA[2]~17522 T8052:u0|T51_Glue:glue51|Equal1~40 } "NODE_NAME" } } { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Glue.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.225 ns) 8.114 ns T8052:u0\|T51_Glue:glue51\|Equal1~41 11 COMB LC_X23_Y21_N9 10 " "Info: 11: + IC(1.330 ns) + CELL(0.225 ns) = 8.114 ns; Loc. = LC_X23_Y21_N9; Fanout = 10; COMB Node = 'T8052:u0\|T51_Glue:glue51\|Equal1~41'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.555 ns" { T8052:u0|T51_Glue:glue51|Equal1~40 T8052:u0|T51_Glue:glue51|Equal1~41 } "NODE_NAME" } } { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Glue.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.340 ns) 9.389 ns T8052:u0\|T51:core51\|SFR_RData_r\[4\]~560 12 COMB LC_X24_Y24_N0 4 " "Info: 12: + IC(0.935 ns) + CELL(0.340 ns) = 9.389 ns; Loc. = LC_X24_Y24_N0; Fanout = 4; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData_r\[4\]~560'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.275 ns" { T8052:u0|T51_Glue:glue51|Equal1~41 T8052:u0|T51:core51|SFR_RData_r[4]~560 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 1177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.340 ns) 10.261 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1641 13 COMB LC_X23_Y24_N1 1 " "Info: 13: + IC(0.532 ns) + CELL(0.340 ns) = 10.261 ns; Loc. = LC_X23_Y24_N1; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1641'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.872 ns" { T8052:u0|T51:core51|SFR_RData_r[4]~560 T8052:u0|T51:core51|SFR_RData[5]~1641 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.088 ns) 10.889 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1642 14 COMB LC_X24_Y24_N1 1 " "Info: 14: + IC(0.540 ns) + CELL(0.088 ns) = 10.889 ns; Loc. = LC_X24_Y24_N1; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1642'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.628 ns" { T8052:u0|T51:core51|SFR_RData[5]~1641 T8052:u0|T51:core51|SFR_RData[5]~1642 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.088 ns) 11.887 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1643 15 COMB LC_X25_Y23_N5 1 " "Info: 15: + IC(0.910 ns) + CELL(0.088 ns) = 11.887 ns; Loc. = LC_X25_Y23_N5; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1643'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.998 ns" { T8052:u0|T51:core51|SFR_RData[5]~1642 T8052:u0|T51:core51|SFR_RData[5]~1643 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 12.115 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1644 16 COMB LC_X25_Y23_N6 1 " "Info: 16: + IC(0.140 ns) + CELL(0.088 ns) = 12.115 ns; Loc. = LC_X25_Y23_N6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1644'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1643 T8052:u0|T51:core51|SFR_RData[5]~1644 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.088 ns) 13.138 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1648 17 COMB LC_X25_Y21_N0 1 " "Info: 17: + IC(0.935 ns) + CELL(0.088 ns) = 13.138 ns; Loc. = LC_X25_Y21_N0; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1648'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.023 ns" { T8052:u0|T51:core51|SFR_RData[5]~1644 T8052:u0|T51:core51|SFR_RData[5]~1648 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 13.366 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1649 18 COMB LC_X25_Y21_N1 1 " "Info: 18: + IC(0.140 ns) + CELL(0.088 ns) = 13.366 ns; Loc. = LC_X25_Y21_N1; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1649'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1648 T8052:u0|T51:core51|SFR_RData[5]~1649 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 13.594 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1650 19 COMB LC_X25_Y21_N2 1 " "Info: 19: + IC(0.140 ns) + CELL(0.088 ns) = 13.594 ns; Loc. = LC_X25_Y21_N2; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1650'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1649 T8052:u0|T51:core51|SFR_RData[5]~1650 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.088 ns) 14.613 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1651 20 COMB LC_X26_Y19_N3 1 " "Info: 20: + IC(0.931 ns) + CELL(0.088 ns) = 14.613 ns; Loc. = LC_X26_Y19_N3; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1651'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.019 ns" { T8052:u0|T51:core51|SFR_RData[5]~1650 T8052:u0|T51:core51|SFR_RData[5]~1651 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 14.841 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1652 21 COMB LC_X26_Y19_N4 1 " "Info: 21: + IC(0.140 ns) + CELL(0.088 ns) = 14.841 ns; Loc. = LC_X26_Y19_N4; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1652'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1651 T8052:u0|T51:core51|SFR_RData[5]~1652 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.088 ns) 15.996 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1653 22 COMB LC_X27_Y21_N0 1 " "Info: 22: + IC(1.067 ns) + CELL(0.088 ns) = 15.996 ns; Loc. = LC_X27_Y21_N0; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1653'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.155 ns" { T8052:u0|T51:core51|SFR_RData[5]~1652 T8052:u0|T51:core51|SFR_RData[5]~1653 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.088 ns) 16.403 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1654 23 COMB LC_X27_Y21_N3 1 " "Info: 23: + IC(0.319 ns) + CELL(0.088 ns) = 16.403 ns; Loc. = LC_X27_Y21_N3; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1654'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.407 ns" { T8052:u0|T51:core51|SFR_RData[5]~1653 T8052:u0|T51:core51|SFR_RData[5]~1654 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.088 ns) 17.755 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1655 24 COMB LC_X22_Y18_N3 1 " "Info: 24: + IC(1.264 ns) + CELL(0.088 ns) = 17.755 ns; Loc. = LC_X22_Y18_N3; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1655'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.352 ns" { T8052:u0|T51:core51|SFR_RData[5]~1654 T8052:u0|T51:core51|SFR_RData[5]~1655 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 17.983 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1656 25 COMB LC_X22_Y18_N4 1 " "Info: 25: + IC(0.140 ns) + CELL(0.088 ns) = 17.983 ns; Loc. = LC_X22_Y18_N4; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1656'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1655 T8052:u0|T51:core51|SFR_RData[5]~1656 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.088 ns) 18.333 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1657 26 COMB LC_X22_Y18_N5 1 " "Info: 26: + IC(0.262 ns) + CELL(0.088 ns) = 18.333 ns; Loc. = LC_X22_Y18_N5; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1657'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.350 ns" { T8052:u0|T51:core51|SFR_RData[5]~1656 T8052:u0|T51:core51|SFR_RData[5]~1657 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 18.561 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1658 27 COMB LC_X22_Y18_N6 1 " "Info: 27: + IC(0.140 ns) + CELL(0.088 ns) = 18.561 ns; Loc. = LC_X22_Y18_N6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1658'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1657 T8052:u0|T51:core51|SFR_RData[5]~1658 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 18.789 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1659 28 COMB LC_X22_Y18_N7 1 " "Info: 28: + IC(0.140 ns) + CELL(0.088 ns) = 18.789 ns; Loc. = LC_X22_Y18_N7; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1659'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1658 T8052:u0|T51:core51|SFR_RData[5]~1659 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 19.017 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1660 29 COMB LC_X22_Y18_N8 1 " "Info: 29: + IC(0.140 ns) + CELL(0.088 ns) = 19.017 ns; Loc. = LC_X22_Y18_N8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1660'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1659 T8052:u0|T51:core51|SFR_RData[5]~1660 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.238 ns) 19.395 ns T8052:u0\|T51:core51\|SFR_RData_r\[5\] 30 REG LC_X22_Y18_N9 3 " "Info: 30: + IC(0.140 ns) + CELL(0.238 ns) = 19.395 ns; Loc. = LC_X22_Y18_N9; Fanout = 3; REG Node = 'T8052:u0\|T51:core51\|SFR_RData_r\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.378 ns" { T8052:u0|T51:core51|SFR_RData[5]~1660 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 1177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.390 ns ( 22.63 % ) " "Info: Total cell delay = 4.390 ns ( 22.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.005 ns ( 77.37 % ) " "Info: Total interconnect delay = 15.005 ns ( 77.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.395 ns" { SRAM1_DB[10] SRAM1_DB[10]~5 T8052:u0|ROM_Data[2]~102 T8052:u0|T51:core51|Int_AddrA[2]~17517 T8052:u0|T51:core51|Int_AddrA[2]~17518 T8052:u0|T51:core51|Int_AddrA[2]~17519 T8052:u0|T51:core51|Int_AddrA[2]~17520 T8052:u0|T51:core51|Int_AddrA[2]~17521 T8052:u0|T51:core51|Int_AddrA[2]~17522 T8052:u0|T51_Glue:glue51|Equal1~40 T8052:u0|T51_Glue:glue51|Equal1~41 T8052:u0|T51:core51|SFR_RData_r[4]~560 T8052:u0|T51:core51|SFR_RData[5]~1641 T8052:u0|T51:core51|SFR_RData[5]~1642 T8052:u0|T51:core51|SFR_RData[5]~1643 T8052:u0|T51:core51|SFR_RData[5]~1644 T8052:u0|T51:core51|SFR_RData[5]~1648 T8052:u0|T51:core51|SFR_RData[5]~1649 T8052:u0|T51:core51|SFR_RData[5]~1650 T8052:u0|T51:core51|SFR_RData[5]~1651 T8052:u0|T51:core51|SFR_RData[5]~1652 T8052:u0|T51:core51|SFR_RData[5]~1653 T8052:u0|T51:core51|SFR_RData[5]~1654 T8052:u0|T51:core51|SFR_RData[5]~1655 T8052:u0|T51:core51|SFR_RData[5]~1656 T8052:u0|T51:core51|SFR_RData[5]~1657 T8052:u0|T51:core51|SFR_RData[5]~1658 T8052:u0|T51:core51|SFR_RData[5]~1659 T8052:u0|T51:core51|SFR_RData[5]~1660 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.395 ns" { SRAM1_DB[10] SRAM1_DB[10]~5 T8052:u0|ROM_Data[2]~102 T8052:u0|T51:core51|Int_AddrA[2]~17517 T8052:u0|T51:core51|Int_AddrA[2]~17518 T8052:u0|T51:core51|Int_AddrA[2]~17519 T8052:u0|T51:core51|Int_AddrA[2]~17520 T8052:u0|T51:core51|Int_AddrA[2]~17521 T8052:u0|T51:core51|Int_AddrA[2]~17522 T8052:u0|T51_Glue:glue51|Equal1~40 T8052:u0|T51_Glue:glue51|Equal1~41 T8052:u0|T51:core51|SFR_RData_r[4]~560 T8052:u0|T51:core51|SFR_RData[5]~1641 T8052:u0|T51:core51|SFR_RData[5]~1642 T8052:u0|T51:core51|SFR_RData[5]~1643 T8052:u0|T51:core51|SFR_RData[5]~1644 T8052:u0|T51:core51|SFR_RData[5]~1648 T8052:u0|T51:core51|SFR_RData[5]~1649 T8052:u0|T51:core51|SFR_RData[5]~1650 T8052:u0|T51:core51|SFR_RData[5]~1651 T8052:u0|T51:core51|SFR_RData[5]~1652 T8052:u0|T51:core51|SFR_RData[5]~1653 T8052:u0|T51:core51|SFR_RData[5]~1654 T8052:u0|T51:core51|SFR_RData[5]~1655 T8052:u0|T51:core51|SFR_RData[5]~1656 T8052:u0|T51:core51|SFR_RData[5]~1657 T8052:u0|T51:core51|SFR_RData[5]~1658 T8052:u0|T51:core51|SFR_RData[5]~1659 T8052:u0|T51:core51|SFR_RData[5]~1660 T8052:u0|T51:core51|SFR_RData_r[5] } { 0.000ns 0.000ns 1.757ns 0.262ns 0.140ns 0.327ns 0.140ns 0.960ns 0.140ns 0.994ns 1.330ns 0.935ns 0.532ns 0.540ns 0.910ns 0.140ns 0.935ns 0.140ns 0.140ns 0.931ns 0.140ns 1.067ns 0.319ns 1.264ns 0.140ns 0.262ns 0.140ns 0.140ns 0.140ns 0.140ns } { 0.000ns 1.135ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.225ns 0.340ns 0.340ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.238ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 1177 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_PLL_OFFSET" "clk_50MHz altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 -1.580 ns - " "Info: - Offset between input clock \"clk_50MHz\" and output clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" is -1.580 ns" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 25 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 destination 1.939 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to destination register is 1.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 1 CLK PLL_2 3647 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 3647; CLK Node = 'altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.547 ns) 1.939 ns T8052:u0\|T51:core51\|SFR_RData_r\[5\] 2 REG LC_X22_Y18_N9 3 " "Info: 2: + IC(1.392 ns) + CELL(0.547 ns) = 1.939 ns; Loc. = LC_X22_Y18_N9; Fanout = 3; REG Node = 'T8052:u0\|T51:core51\|SFR_RData_r\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.939 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 1177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 28.21 % ) " "Info: Total cell delay = 0.547 ns ( 28.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 71.79 % ) " "Info: Total interconnect delay = 1.392 ns ( 71.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.939 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.939 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } { 0.000ns 1.392ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.395 ns" { SRAM1_DB[10] SRAM1_DB[10]~5 T8052:u0|ROM_Data[2]~102 T8052:u0|T51:core51|Int_AddrA[2]~17517 T8052:u0|T51:core51|Int_AddrA[2]~17518 T8052:u0|T51:core51|Int_AddrA[2]~17519 T8052:u0|T51:core51|Int_AddrA[2]~17520 T8052:u0|T51:core51|Int_AddrA[2]~17521 T8052:u0|T51:core51|Int_AddrA[2]~17522 T8052:u0|T51_Glue:glue51|Equal1~40 T8052:u0|T51_Glue:glue51|Equal1~41 T8052:u0|T51:core51|SFR_RData_r[4]~560 T8052:u0|T51:core51|SFR_RData[5]~1641 T8052:u0|T51:core51|SFR_RData[5]~1642 T8052:u0|T51:core51|SFR_RData[5]~1643 T8052:u0|T51:core51|SFR_RData[5]~1644 T8052:u0|T51:core51|SFR_RData[5]~1648 T8052:u0|T51:core51|SFR_RData[5]~1649 T8052:u0|T51:core51|SFR_RData[5]~1650 T8052:u0|T51:core51|SFR_RData[5]~1651 T8052:u0|T51:core51|SFR_RData[5]~1652 T8052:u0|T51:core51|SFR_RData[5]~1653 T8052:u0|T51:core51|SFR_RData[5]~1654 T8052:u0|T51:core51|SFR_RData[5]~1655 T8052:u0|T51:core51|SFR_RData[5]~1656 T8052:u0|T51:core51|SFR_RData[5]~1657 T8052:u0|T51:core51|SFR_RData[5]~1658 T8052:u0|T51:core51|SFR_RData[5]~1659 T8052:u0|T51:core51|SFR_RData[5]~1660 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.395 ns" { SRAM1_DB[10] SRAM1_DB[10]~5 T8052:u0|ROM_Data[2]~102 T8052:u0|T51:core51|Int_AddrA[2]~17517 T8052:u0|T51:core51|Int_AddrA[2]~17518 T8052:u0|T51:core51|Int_AddrA[2]~17519 T8052:u0|T51:core51|Int_AddrA[2]~17520 T8052:u0|T51:core51|Int_AddrA[2]~17521 T8052:u0|T51:core51|Int_AddrA[2]~17522 T8052:u0|T51_Glue:glue51|Equal1~40 T8052:u0|T51_Glue:glue51|Equal1~41 T8052:u0|T51:core51|SFR_RData_r[4]~560 T8052:u0|T51:core51|SFR_RData[5]~1641 T8052:u0|T51:core51|SFR_RData[5]~1642 T8052:u0|T51:core51|SFR_RData[5]~1643 T8052:u0|T51:core51|SFR_RData[5]~1644 T8052:u0|T51:core51|SFR_RData[5]~1648 T8052:u0|T51:core51|SFR_RData[5]~1649 T8052:u0|T51:core51|SFR_RData[5]~1650 T8052:u0|T51:core51|SFR_RData[5]~1651 T8052:u0|T51:core51|SFR_RData[5]~1652 T8052:u0|T51:core51|SFR_RData[5]~1653 T8052:u0|T51:core51|SFR_RData[5]~1654 T8052:u0|T51:core51|SFR_RData[5]~1655 T8052:u0|T51:core51|SFR_RData[5]~1656 T8052:u0|T51:core51|SFR_RData[5]~1657 T8052:u0|T51:core51|SFR_RData[5]~1658 T8052:u0|T51:core51|SFR_RData[5]~1659 T8052:u0|T51:core51|SFR_RData[5]~1660 T8052:u0|T51:core51|SFR_RData_r[5] } { 0.000ns 0.000ns 1.757ns 0.262ns 0.140ns 0.327ns 0.140ns 0.960ns 0.140ns 0.994ns 1.330ns 0.935ns 0.532ns 0.540ns 0.910ns 0.140ns 0.935ns 0.140ns 0.140ns 0.931ns 0.140ns 1.067ns 0.319ns 1.264ns 0.140ns 0.262ns 0.140ns 0.140ns 0.140ns 0.140ns } { 0.000ns 1.135ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.225ns 0.340ns 0.340ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.238ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.939 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.939 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } { 0.000ns 1.392ns } { 0.000ns 0.547ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50MHz SRAM1_ADR\[14\] T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|ram_block1a5~portb_address_reg0 34.144 ns memory " "Info: tco from clock \"clk_50MHz\" to destination pin \"SRAM1_ADR\[14\]\" through memory \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|ram_block1a5~portb_address_reg0\" is 34.144 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_50MHz altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 -1.580 ns + " "Info: + Offset between input clock \"clk_50MHz\" and output clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" is -1.580 ns" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 25 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 source 1.918 ns + Longest memory " "Info: + Longest clock path from clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to source memory is 1.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 1 CLK PLL_2 3647 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 3647; CLK Node = 'altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.553 ns) 1.918 ns T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|ram_block1a5~portb_address_reg0 2 MEM M4K_X19_Y15 8 " "Info: 2: + IC(1.365 ns) + CELL(0.553 ns) = 1.918 ns; Loc. = M4K_X19_Y15; Fanout = 8; MEM Node = 'T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|ram_block1a5~portb_address_reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.918 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_49p1.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_49p1.tdf" 202 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.553 ns ( 28.83 % ) " "Info: Total cell delay = 0.553 ns ( 28.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.365 ns ( 71.17 % ) " "Info: Total interconnect delay = 1.365 ns ( 71.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.918 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.918 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg0 } { 0.000ns 1.365ns } { 0.000ns 0.553ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "db/altsyncram_49p1.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_49p1.tdf" 202 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.306 ns + Longest memory pin " "Info: + Longest memory to pin delay is 33.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|ram_block1a5~portb_address_reg0 1 MEM M4K_X19_Y15 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y15; Fanout = 8; MEM Node = 'T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|ram_block1a5~portb_address_reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_49p1.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_49p1.tdf" 202 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.321 ns) 3.321 ns T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|q_b\[2\] 2 MEM M4K_X19_Y15 1 " "Info: 2: + IC(0.000 ns) + CELL(3.321 ns) = 3.321 ns; Loc. = M4K_X19_Y15; Fanout = 1; MEM Node = 'T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|q_b\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.321 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[2] } "NODE_NAME" } } { "db/altsyncram_49p1.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_49p1.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.088 ns) 4.554 ns T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Mem_A\[2\]~95 3 COMB LC_X16_Y16_N5 3 " "Info: 3: + IC(1.145 ns) + CELL(0.088 ns) = 4.554 ns; Loc. = LC_X16_Y16_N5; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Mem_A\[2\]~95'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.233 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[2] T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_A[2]~95 } "NODE_NAME" } } { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.088 ns) 4.971 ns T8052:u0\|T51:core51\|Op_A\[2\]~391 4 COMB LC_X16_Y16_N4 19 " "Info: 4: + IC(0.329 ns) + CELL(0.088 ns) = 4.971 ns; Loc. = LC_X16_Y16_N4; Fanout = 19; COMB Node = 'T8052:u0\|T51:core51\|Op_A\[2\]~391'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.417 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_A[2]~95 T8052:u0|T51:core51|Op_A[2]~391 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.225 ns) 6.435 ns T8052:u0\|T51:core51\|T51_ALU:alu\|B_i~705 5 COMB LC_X13_Y15_N9 2 " "Info: 5: + IC(1.239 ns) + CELL(0.225 ns) = 6.435 ns; Loc. = LC_X13_Y15_N9; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|B_i~705'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.464 ns" { T8052:u0|T51:core51|Op_A[2]~391 T8052:u0|T51:core51|T51_ALU:alu|B_i~705 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.553 ns) 7.322 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~120 6 COMB LC_X13_Y15_N4 2 " "Info: 6: + IC(0.334 ns) + CELL(0.553 ns) = 7.322 ns; Loc. = LC_X13_Y15_N4; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~120'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.887 ns" { T8052:u0|T51:core51|T51_ALU:alu|B_i~705 T8052:u0|T51:core51|T51_ALU:alu|Add0~120 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Pack.vhd" 429 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 7.800 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~125 7 COMB LC_X13_Y15_N6 3 " "Info: 7: + IC(0.000 ns) + CELL(0.478 ns) = 7.800 ns; Loc. = LC_X13_Y15_N6; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~125'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.478 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add0~120 T8052:u0|T51:core51|T51_ALU:alu|Add0~125 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Pack.vhd" 429 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.443 ns) 9.215 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~102COUT1_104 8 COMB LC_X13_Y11_N5 2 " "Info: 8: + IC(0.972 ns) + CELL(0.443 ns) = 9.215 ns; Loc. = LC_X13_Y11_N5; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~102COUT1_104'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.415 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add0~125 T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_104 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Pack.vhd" 429 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 9.277 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~94COUT1 9 COMB LC_X13_Y11_N6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.062 ns) = 9.277 ns; Loc. = LC_X13_Y11_N6; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~94COUT1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_104 T8052:u0|T51:core51|T51_ALU:alu|Add2~94COUT1 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Pack.vhd" 429 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 9.339 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~96COUT1_105 10 COMB LC_X13_Y11_N7 2 " "Info: 10: + IC(0.000 ns) + CELL(0.062 ns) = 9.339 ns; Loc. = LC_X13_Y11_N7; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~96COUT1_105'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add2~94COUT1 T8052:u0|T51:core51|T51_ALU:alu|Add2~96COUT1_105 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Pack.vhd" 429 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 9.401 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~98COUT1_106 11 COMB LC_X13_Y11_N8 1 " "Info: 11: + IC(0.000 ns) + CELL(0.062 ns) = 9.401 ns; Loc. = LC_X13_Y11_N8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~98COUT1_106'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add2~96COUT1_105 T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_106 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Pack.vhd" 429 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.468 ns) 9.869 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~99 12 COMB LC_X13_Y11_N9 4 " "Info: 12: + IC(0.000 ns) + CELL(0.468 ns) = 9.869 ns; Loc. = LC_X13_Y11_N9; Fanout = 4; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~99'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.468 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_106 T8052:u0|T51:core51|T51_ALU:alu|Add2~99 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Pack.vhd" 429 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.088 ns) 10.951 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15192 13 COMB LC_X12_Y15_N5 1 " "Info: 13: + IC(0.994 ns) + CELL(0.088 ns) = 10.951 ns; Loc. = LC_X12_Y15_N5; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15192'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.082 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add2~99 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15192 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 11.179 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15193 14 COMB LC_X12_Y15_N6 1 " "Info: 14: + IC(0.140 ns) + CELL(0.088 ns) = 11.179 ns; Loc. = LC_X12_Y15_N6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15193'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15192 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15193 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 11.407 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15194 15 COMB LC_X12_Y15_N7 1 " "Info: 15: + IC(0.140 ns) + CELL(0.088 ns) = 11.407 ns; Loc. = LC_X12_Y15_N7; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15194'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15193 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15194 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 11.635 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15195 16 COMB LC_X12_Y15_N8 1 " "Info: 16: + IC(0.140 ns) + CELL(0.088 ns) = 11.635 ns; Loc. = LC_X12_Y15_N8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15195'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15194 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15195 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.088 ns) 12.608 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15196 17 COMB LC_X10_Y15_N7 1 " "Info: 17: + IC(0.885 ns) + CELL(0.088 ns) = 12.608 ns; Loc. = LC_X10_Y15_N7; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15196'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.973 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15195 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15196 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.225 ns) 13.174 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15197 18 COMB LC_X10_Y15_N3 1 " "Info: 18: + IC(0.341 ns) + CELL(0.225 ns) = 13.174 ns; Loc. = LC_X10_Y15_N3; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15197'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.566 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15196 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15197 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.088 ns) 13.585 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15198 19 COMB LC_X10_Y15_N0 1 " "Info: 19: + IC(0.323 ns) + CELL(0.088 ns) = 13.585 ns; Loc. = LC_X10_Y15_N0; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15198'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.411 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15197 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15198 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 13.813 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15199 20 COMB LC_X10_Y15_N1 1 " "Info: 20: + IC(0.140 ns) + CELL(0.088 ns) = 13.813 ns; Loc. = LC_X10_Y15_N1; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15199'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15198 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15199 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.088 ns) 14.232 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15200 21 COMB LC_X10_Y15_N6 1 " "Info: 21: + IC(0.331 ns) + CELL(0.088 ns) = 14.232 ns; Loc. = LC_X10_Y15_N6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15200'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.419 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15199 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15200 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.088 ns) 14.649 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15201 22 COMB LC_X10_Y15_N8 1 " "Info: 22: + IC(0.329 ns) + CELL(0.088 ns) = 14.649 ns; Loc. = LC_X10_Y15_N8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15201'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.417 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15200 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15201 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 14.877 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q\[7\]~15221 23 COMB LC_X10_Y15_N9 1 " "Info: 23: + IC(0.140 ns) + CELL(0.088 ns) = 14.877 ns; Loc. = LC_X10_Y15_N9; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q\[7\]~15221'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15201 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15221 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.088 ns) 15.911 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q\[7\]~15202 24 COMB LC_X11_Y19_N1 1 " "Info: 24: + IC(0.946 ns) + CELL(0.088 ns) = 15.911 ns; Loc. = LC_X11_Y19_N1; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q\[7\]~15202'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.034 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15221 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15202 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.088 ns) 16.324 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q\[7\]~15203 25 COMB LC_X11_Y19_N3 2 " "Info: 25: + IC(0.325 ns) + CELL(0.088 ns) = 16.324 ns; Loc. = LC_X11_Y19_N3; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q\[7\]~15203'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.413 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15202 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15203 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.088 ns) 16.734 ns T8052:u0\|T51:core51\|process12~1269 26 COMB LC_X11_Y19_N0 1 " "Info: 26: + IC(0.322 ns) + CELL(0.088 ns) = 16.734 ns; Loc. = LC_X11_Y19_N0; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|process12~1269'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.410 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15203 T8052:u0|T51:core51|process12~1269 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.088 ns) 17.148 ns T8052:u0\|T51:core51\|process12~1270 27 COMB LC_X11_Y19_N5 1 " "Info: 27: + IC(0.326 ns) + CELL(0.088 ns) = 17.148 ns; Loc. = LC_X11_Y19_N5; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|process12~1270'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.414 ns" { T8052:u0|T51:core51|process12~1269 T8052:u0|T51:core51|process12~1270 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 17.376 ns T8052:u0\|T51:core51\|process12~1271 28 COMB LC_X11_Y19_N6 3 " "Info: 28: + IC(0.140 ns) + CELL(0.088 ns) = 17.376 ns; Loc. = LC_X11_Y19_N6; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|process12~1271'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|process12~1270 T8052:u0|T51:core51|process12~1271 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.088 ns) 18.453 ns T8052:u0\|T51:core51\|J_Skip~186 29 COMB LC_X12_Y21_N1 3 " "Info: 29: + IC(0.989 ns) + CELL(0.088 ns) = 18.453 ns; Loc. = LC_X12_Y21_N1; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|J_Skip~186'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.077 ns" { T8052:u0|T51:core51|process12~1271 T8052:u0|T51:core51|J_Skip~186 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 18.681 ns T8052:u0\|T51:core51\|IStart~45 30 COMB LC_X12_Y21_N2 2 " "Info: 30: + IC(0.140 ns) + CELL(0.088 ns) = 18.681 ns; Loc. = LC_X12_Y21_N2; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|IStart~45'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|J_Skip~186 T8052:u0|T51:core51|IStart~45 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.225 ns) 20.046 ns T8052:u0\|T51:core51\|Stall_pipe~709 31 COMB LC_X18_Y21_N3 3 " "Info: 31: + IC(1.140 ns) + CELL(0.225 ns) = 20.046 ns; Loc. = LC_X18_Y21_N3; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|Stall_pipe~709'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.365 ns" { T8052:u0|T51:core51|IStart~45 T8052:u0|T51:core51|Stall_pipe~709 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.088 ns) 20.461 ns T8052:u0\|T51:core51\|ROM_Addr\[2\]~4019 32 COMB LC_X18_Y21_N5 3 " "Info: 32: + IC(0.327 ns) + CELL(0.088 ns) = 20.461 ns; Loc. = LC_X18_Y21_N5; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[2\]~4019'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.415 ns" { T8052:u0|T51:core51|Stall_pipe~709 T8052:u0|T51:core51|ROM_Addr[2]~4019 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.088 ns) 21.682 ns T8052:u0\|T51:core51\|ROM_Addr\[15\]~4027 33 COMB LC_X14_Y21_N6 2 " "Info: 33: + IC(1.133 ns) + CELL(0.088 ns) = 21.682 ns; Loc. = LC_X14_Y21_N6; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[15\]~4027'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.221 ns" { T8052:u0|T51:core51|ROM_Addr[2]~4019 T8052:u0|T51:core51|ROM_Addr[15]~4027 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.088 ns) 22.119 ns T8052:u0\|T51:core51\|ROM_Addr\[15\]~4029 34 COMB LC_X14_Y21_N2 7 " "Info: 34: + IC(0.349 ns) + CELL(0.088 ns) = 22.119 ns; Loc. = LC_X14_Y21_N2; Fanout = 7; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[15\]~4029'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.437 ns" { T8052:u0|T51:core51|ROM_Addr[15]~4027 T8052:u0|T51:core51|ROM_Addr[15]~4029 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.340 ns) 23.484 ns T8052:u0\|T51:core51\|ROM_Addr\[15\]~4046 35 COMB LC_X14_Y22_N9 1 " "Info: 35: + IC(1.025 ns) + CELL(0.340 ns) = 23.484 ns; Loc. = LC_X14_Y22_N9; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[15\]~4046'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.365 ns" { T8052:u0|T51:core51|ROM_Addr[15]~4029 T8052:u0|T51:core51|ROM_Addr[15]~4046 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.454 ns) 24.271 ns T8052:u0\|T51:core51\|ROM_Addr\[15\]~4047 36 COMB LC_X14_Y22_N5 3 " "Info: 36: + IC(0.333 ns) + CELL(0.454 ns) = 24.271 ns; Loc. = LC_X14_Y22_N5; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[15\]~4047'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.787 ns" { T8052:u0|T51:core51|ROM_Addr[15]~4046 T8052:u0|T51:core51|ROM_Addr[15]~4047 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.340 ns) 24.917 ns T8052:u0\|Equal1~32 37 COMB LC_X14_Y22_N8 4 " "Info: 37: + IC(0.306 ns) + CELL(0.340 ns) = 24.917 ns; Loc. = LC_X14_Y22_N8; Fanout = 4; COMB Node = 'T8052:u0\|Equal1~32'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.646 ns" { T8052:u0|T51:core51|ROM_Addr[15]~4047 T8052:u0|Equal1~32 } "NODE_NAME" } } { "../rtl/FPGA/T8052_flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.506 ns) + CELL(0.088 ns) 27.511 ns SRAM2_ADR~962 38 COMB LC_X16_Y13_N6 2 " "Info: 38: + IC(2.506 ns) + CELL(0.088 ns) = 27.511 ns; Loc. = LC_X16_Y13_N6; Fanout = 2; COMB Node = 'SRAM2_ADR~962'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.594 ns" { T8052:u0|Equal1~32 SRAM2_ADR~962 } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.963 ns) + CELL(0.454 ns) 29.928 ns SRAM1_ADR~414 39 COMB LC_X15_Y26_N8 1 " "Info: 39: + IC(1.963 ns) + CELL(0.454 ns) = 29.928 ns; Loc. = LC_X15_Y26_N8; Fanout = 1; COMB Node = 'SRAM1_ADR~414'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.417 ns" { SRAM2_ADR~962 SRAM1_ADR~414 } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(1.622 ns) 33.306 ns SRAM1_ADR\[14\] 40 PIN PIN_E10 0 " "Info: 40: + IC(1.756 ns) + CELL(1.622 ns) = 33.306 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'SRAM1_ADR\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.378 ns" { SRAM1_ADR~414 SRAM1_ADR[14] } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.358 ns ( 34.10 % ) " "Info: Total cell delay = 11.358 ns ( 34.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "21.948 ns ( 65.90 % ) " "Info: Total interconnect delay = 21.948 ns ( 65.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "33.306 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[2] T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_A[2]~95 T8052:u0|T51:core51|Op_A[2]~391 T8052:u0|T51:core51|T51_ALU:alu|B_i~705 T8052:u0|T51:core51|T51_ALU:alu|Add0~120 T8052:u0|T51:core51|T51_ALU:alu|Add0~125 T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_104 T8052:u0|T51:core51|T51_ALU:alu|Add2~94COUT1 T8052:u0|T51:core51|T51_ALU:alu|Add2~96COUT1_105 T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_106 T8052:u0|T51:core51|T51_ALU:alu|Add2~99 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15192 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15193 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15194 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15195 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15196 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15197 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15198 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15199 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15200 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15201 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15221 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15202 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15203 T8052:u0|T51:core51|process12~1269 T8052:u0|T51:core51|process12~1270 T8052:u0|T51:core51|process12~1271 T8052:u0|T51:core51|J_Skip~186 T8052:u0|T51:core51|IStart~45 T8052:u0|T51:core51|Stall_pipe~709 T8052:u0|T51:core51|ROM_Addr[2]~4019 T8052:u0|T51:core51|ROM_Addr[15]~4027 T8052:u0|T51:core51|ROM_Addr[15]~4029 T8052:u0|T51:core51|ROM_Addr[15]~4046 T8052:u0|T51:core51|ROM_Addr[15]~4047 T8052:u0|Equal1~32 SRAM2_ADR~962 SRAM1_ADR~414 SRAM1_ADR[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "33.306 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[2] T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_A[2]~95 T8052:u0|T51:core51|Op_A[2]~391 T8052:u0|T51:core51|T51_ALU:alu|B_i~705 T8052:u0|T51:core51|T51_ALU:alu|Add0~120 T8052:u0|T51:core51|T51_ALU:alu|Add0~125 T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_104 T8052:u0|T51:core51|T51_ALU:alu|Add2~94COUT1 T8052:u0|T51:core51|T51_ALU:alu|Add2~96COUT1_105 T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_106 T8052:u0|T51:core51|T51_ALU:alu|Add2~99 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15192 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15193 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15194 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15195 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15196 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15197 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15198 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15199 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15200 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15201 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15221 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15202 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15203 T8052:u0|T51:core51|process12~1269 T8052:u0|T51:core51|process12~1270 T8052:u0|T51:core51|process12~1271 T8052:u0|T51:core51|J_Skip~186 T8052:u0|T51:core51|IStart~45 T8052:u0|T51:core51|Stall_pipe~709 T8052:u0|T51:core51|ROM_Addr[2]~4019 T8052:u0|T51:core51|ROM_Addr[15]~4027 T8052:u0|T51:core51|ROM_Addr[15]~4029 T8052:u0|T51:core51|ROM_Addr[15]~4046 T8052:u0|T51:core51|ROM_Addr[15]~4047 T8052:u0|Equal1~32 SRAM2_ADR~962 SRAM1_ADR~414 SRAM1_ADR[14] } { 0.000ns 0.000ns 1.145ns 0.329ns 1.239ns 0.334ns 0.000ns 0.972ns 0.000ns 0.000ns 0.000ns 0.000ns 0.994ns 0.140ns 0.140ns 0.140ns 0.885ns 0.341ns 0.323ns 0.140ns 0.331ns 0.329ns 0.140ns 0.946ns 0.325ns 0.322ns 0.326ns 0.140ns 0.989ns 0.140ns 1.140ns 0.327ns 1.133ns 0.349ns 1.025ns 0.333ns 0.306ns 2.506ns 1.963ns 1.756ns } { 0.000ns 3.321ns 0.088ns 0.088ns 0.225ns 0.553ns 0.478ns 0.443ns 0.062ns 0.062ns 0.062ns 0.468ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.225ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.225ns 0.088ns 0.088ns 0.088ns 0.340ns 0.454ns 0.340ns 0.088ns 0.454ns 1.622ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.918 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.918 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg0 } { 0.000ns 1.365ns } { 0.000ns 0.553ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "33.306 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[2] T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_A[2]~95 T8052:u0|T51:core51|Op_A[2]~391 T8052:u0|T51:core51|T51_ALU:alu|B_i~705 T8052:u0|T51:core51|T51_ALU:alu|Add0~120 T8052:u0|T51:core51|T51_ALU:alu|Add0~125 T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_104 T8052:u0|T51:core51|T51_ALU:alu|Add2~94COUT1 T8052:u0|T51:core51|T51_ALU:alu|Add2~96COUT1_105 T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_106 T8052:u0|T51:core51|T51_ALU:alu|Add2~99 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15192 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15193 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15194 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15195 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15196 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15197 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15198 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15199 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15200 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15201 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15221 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15202 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15203 T8052:u0|T51:core51|process12~1269 T8052:u0|T51:core51|process12~1270 T8052:u0|T51:core51|process12~1271 T8052:u0|T51:core51|J_Skip~186 T8052:u0|T51:core51|IStart~45 T8052:u0|T51:core51|Stall_pipe~709 T8052:u0|T51:core51|ROM_Addr[2]~4019 T8052:u0|T51:core51|ROM_Addr[15]~4027 T8052:u0|T51:core51|ROM_Addr[15]~4029 T8052:u0|T51:core51|ROM_Addr[15]~4046 T8052:u0|T51:core51|ROM_Addr[15]~4047 T8052:u0|Equal1~32 SRAM2_ADR~962 SRAM1_ADR~414 SRAM1_ADR[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "33.306 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg0 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[2] T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_A[2]~95 T8052:u0|T51:core51|Op_A[2]~391 T8052:u0|T51:core51|T51_ALU:alu|B_i~705 T8052:u0|T51:core51|T51_ALU:alu|Add0~120 T8052:u0|T51:core51|T51_ALU:alu|Add0~125 T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_104 T8052:u0|T51:core51|T51_ALU:alu|Add2~94COUT1 T8052:u0|T51:core51|T51_ALU:alu|Add2~96COUT1_105 T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_106 T8052:u0|T51:core51|T51_ALU:alu|Add2~99 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15192 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15193 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15194 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15195 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15196 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15197 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15198 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15199 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15200 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15201 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15221 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15202 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15203 T8052:u0|T51:core51|process12~1269 T8052:u0|T51:core51|process12~1270 T8052:u0|T51:core51|process12~1271 T8052:u0|T51:core51|J_Skip~186 T8052:u0|T51:core51|IStart~45 T8052:u0|T51:core51|Stall_pipe~709 T8052:u0|T51:core51|ROM_Addr[2]~4019 T8052:u0|T51:core51|ROM_Addr[15]~4027 T8052:u0|T51:core51|ROM_Addr[15]~4029 T8052:u0|T51:core51|ROM_Addr[15]~4046 T8052:u0|T51:core51|ROM_Addr[15]~4047 T8052:u0|Equal1~32 SRAM2_ADR~962 SRAM1_ADR~414 SRAM1_ADR[14] } { 0.000ns 0.000ns 1.145ns 0.329ns 1.239ns 0.334ns 0.000ns 0.972ns 0.000ns 0.000ns 0.000ns 0.000ns 0.994ns 0.140ns 0.140ns 0.140ns 0.885ns 0.341ns 0.323ns 0.140ns 0.331ns 0.329ns 0.140ns 0.946ns 0.325ns 0.322ns 0.326ns 0.140ns 0.989ns 0.140ns 1.140ns 0.327ns 1.133ns 0.349ns 1.025ns 0.333ns 0.306ns 2.506ns 1.963ns 1.756ns } { 0.000ns 3.321ns 0.088ns 0.088ns 0.225ns 0.553ns 0.478ns 0.443ns 0.062ns 0.062ns 0.062ns 0.468ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.225ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.225ns 0.088ns 0.088ns 0.088ns 0.340ns 0.454ns 0.340ns 0.088ns 0.454ns 1.622ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SRAM1_DB\[13\] SRAM1_ADR\[14\] 24.887 ns Longest " "Info: Longest tpd from source pin \"SRAM1_DB\[13\]\" to destination pin \"SRAM1_ADR\[14\]\" is 24.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM1_DB\[13\] 1 PIN PIN_D1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D1; Fanout = 1; PIN Node = 'SRAM1_DB\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[13] } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns SRAM1_DB\[13\]~2 2 COMB IOC_X0_Y22_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = IOC_X0_Y22_N1; Fanout = 2; COMB Node = 'SRAM1_DB\[13\]~2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.130 ns" { SRAM1_DB[13] SRAM1_DB[13]~2 } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.225 ns) 3.049 ns T8052:u0\|ROM_Data\[5\]~97 3 COMB LC_X15_Y22_N8 1 " "Info: 3: + IC(1.694 ns) + CELL(0.225 ns) = 3.049 ns; Loc. = LC_X15_Y22_N8; Fanout = 1; COMB Node = 'T8052:u0\|ROM_Data\[5\]~97'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.919 ns" { SRAM1_DB[13]~2 T8052:u0|ROM_Data[5]~97 } "NODE_NAME" } } { "../rtl/FPGA/T8052_flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 3.277 ns T8052:u0\|ROM_Data\[5\]~98 4 COMB LC_X15_Y22_N9 9 " "Info: 4: + IC(0.140 ns) + CELL(0.088 ns) = 3.277 ns; Loc. = LC_X15_Y22_N9; Fanout = 9; COMB Node = 'T8052:u0\|ROM_Data\[5\]~98'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|ROM_Data[5]~97 T8052:u0|ROM_Data[5]~98 } "NODE_NAME" } } { "../rtl/FPGA/T8052_flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.225 ns) 4.731 ns T8052:u0\|T51:core51\|process0~240 5 COMB LC_X17_Y21_N9 1 " "Info: 5: + IC(1.229 ns) + CELL(0.225 ns) = 4.731 ns; Loc. = LC_X17_Y21_N9; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|process0~240'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.454 ns" { T8052:u0|ROM_Data[5]~98 T8052:u0|T51:core51|process0~240 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.088 ns) 5.747 ns T8052:u0\|T51:core51\|process0~241 6 COMB LC_X17_Y20_N5 2 " "Info: 6: + IC(0.928 ns) + CELL(0.088 ns) = 5.747 ns; Loc. = LC_X17_Y20_N5; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|process0~241'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.016 ns" { T8052:u0|T51:core51|process0~240 T8052:u0|T51:core51|process0~241 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.225 ns) 7.474 ns T8052:u0\|T51:core51\|Stall_pipe~705 7 COMB LC_X11_Y17_N1 1 " "Info: 7: + IC(1.502 ns) + CELL(0.225 ns) = 7.474 ns; Loc. = LC_X11_Y17_N1; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Stall_pipe~705'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.727 ns" { T8052:u0|T51:core51|process0~241 T8052:u0|T51:core51|Stall_pipe~705 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.088 ns) 9.330 ns T8052:u0\|T51:core51\|Stall_pipe~706 8 COMB LC_X23_Y20_N1 1 " "Info: 8: + IC(1.768 ns) + CELL(0.088 ns) = 9.330 ns; Loc. = LC_X23_Y20_N1; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Stall_pipe~706'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.856 ns" { T8052:u0|T51:core51|Stall_pipe~705 T8052:u0|T51:core51|Stall_pipe~706 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 9.558 ns T8052:u0\|T51:core51\|Stall_pipe~707 9 COMB LC_X23_Y20_N2 1 " "Info: 9: + IC(0.140 ns) + CELL(0.088 ns) = 9.558 ns; Loc. = LC_X23_Y20_N2; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Stall_pipe~707'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|Stall_pipe~706 T8052:u0|T51:core51|Stall_pipe~707 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.088 ns) 11.204 ns T8052:u0\|T51:core51\|Stall_pipe~708 10 COMB LC_X18_Y21_N6 1 " "Info: 10: + IC(1.558 ns) + CELL(0.088 ns) = 11.204 ns; Loc. = LC_X18_Y21_N6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Stall_pipe~708'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.646 ns" { T8052:u0|T51:core51|Stall_pipe~707 T8052:u0|T51:core51|Stall_pipe~708 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.088 ns) 11.627 ns T8052:u0\|T51:core51\|Stall_pipe~709 11 COMB LC_X18_Y21_N3 3 " "Info: 11: + IC(0.335 ns) + CELL(0.088 ns) = 11.627 ns; Loc. = LC_X18_Y21_N3; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|Stall_pipe~709'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.423 ns" { T8052:u0|T51:core51|Stall_pipe~708 T8052:u0|T51:core51|Stall_pipe~709 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.088 ns) 12.042 ns T8052:u0\|T51:core51\|ROM_Addr\[2\]~4019 12 COMB LC_X18_Y21_N5 3 " "Info: 12: + IC(0.327 ns) + CELL(0.088 ns) = 12.042 ns; Loc. = LC_X18_Y21_N5; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[2\]~4019'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.415 ns" { T8052:u0|T51:core51|Stall_pipe~709 T8052:u0|T51:core51|ROM_Addr[2]~4019 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.088 ns) 13.263 ns T8052:u0\|T51:core51\|ROM_Addr\[15\]~4027 13 COMB LC_X14_Y21_N6 2 " "Info: 13: + IC(1.133 ns) + CELL(0.088 ns) = 13.263 ns; Loc. = LC_X14_Y21_N6; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[15\]~4027'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.221 ns" { T8052:u0|T51:core51|ROM_Addr[2]~4019 T8052:u0|T51:core51|ROM_Addr[15]~4027 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.088 ns) 13.700 ns T8052:u0\|T51:core51\|ROM_Addr\[15\]~4029 14 COMB LC_X14_Y21_N2 7 " "Info: 14: + IC(0.349 ns) + CELL(0.088 ns) = 13.700 ns; Loc. = LC_X14_Y21_N2; Fanout = 7; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[15\]~4029'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.437 ns" { T8052:u0|T51:core51|ROM_Addr[15]~4027 T8052:u0|T51:core51|ROM_Addr[15]~4029 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.340 ns) 15.065 ns T8052:u0\|T51:core51\|ROM_Addr\[15\]~4046 15 COMB LC_X14_Y22_N9 1 " "Info: 15: + IC(1.025 ns) + CELL(0.340 ns) = 15.065 ns; Loc. = LC_X14_Y22_N9; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[15\]~4046'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.365 ns" { T8052:u0|T51:core51|ROM_Addr[15]~4029 T8052:u0|T51:core51|ROM_Addr[15]~4046 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.454 ns) 15.852 ns T8052:u0\|T51:core51\|ROM_Addr\[15\]~4047 16 COMB LC_X14_Y22_N5 3 " "Info: 16: + IC(0.333 ns) + CELL(0.454 ns) = 15.852 ns; Loc. = LC_X14_Y22_N5; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[15\]~4047'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.787 ns" { T8052:u0|T51:core51|ROM_Addr[15]~4046 T8052:u0|T51:core51|ROM_Addr[15]~4047 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.340 ns) 16.498 ns T8052:u0\|Equal1~32 17 COMB LC_X14_Y22_N8 4 " "Info: 17: + IC(0.306 ns) + CELL(0.340 ns) = 16.498 ns; Loc. = LC_X14_Y22_N8; Fanout = 4; COMB Node = 'T8052:u0\|Equal1~32'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.646 ns" { T8052:u0|T51:core51|ROM_Addr[15]~4047 T8052:u0|Equal1~32 } "NODE_NAME" } } { "../rtl/FPGA/T8052_flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.506 ns) + CELL(0.088 ns) 19.092 ns SRAM2_ADR~962 18 COMB LC_X16_Y13_N6 2 " "Info: 18: + IC(2.506 ns) + CELL(0.088 ns) = 19.092 ns; Loc. = LC_X16_Y13_N6; Fanout = 2; COMB Node = 'SRAM2_ADR~962'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.594 ns" { T8052:u0|Equal1~32 SRAM2_ADR~962 } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.963 ns) + CELL(0.454 ns) 21.509 ns SRAM1_ADR~414 19 COMB LC_X15_Y26_N8 1 " "Info: 19: + IC(1.963 ns) + CELL(0.454 ns) = 21.509 ns; Loc. = LC_X15_Y26_N8; Fanout = 1; COMB Node = 'SRAM1_ADR~414'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.417 ns" { SRAM2_ADR~962 SRAM1_ADR~414 } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(1.622 ns) 24.887 ns SRAM1_ADR\[14\] 20 PIN PIN_E10 0 " "Info: 20: + IC(1.756 ns) + CELL(1.622 ns) = 24.887 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'SRAM1_ADR\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.378 ns" { SRAM1_ADR~414 SRAM1_ADR[14] } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.895 ns ( 23.69 % ) " "Info: Total cell delay = 5.895 ns ( 23.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.992 ns ( 76.31 % ) " "Info: Total interconnect delay = 18.992 ns ( 76.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "24.887 ns" { SRAM1_DB[13] SRAM1_DB[13]~2 T8052:u0|ROM_Data[5]~97 T8052:u0|ROM_Data[5]~98 T8052:u0|T51:core51|process0~240 T8052:u0|T51:core51|process0~241 T8052:u0|T51:core51|Stall_pipe~705 T8052:u0|T51:core51|Stall_pipe~706 T8052:u0|T51:core51|Stall_pipe~707 T8052:u0|T51:core51|Stall_pipe~708 T8052:u0|T51:core51|Stall_pipe~709 T8052:u0|T51:core51|ROM_Addr[2]~4019 T8052:u0|T51:core51|ROM_Addr[15]~4027 T8052:u0|T51:core51|ROM_Addr[15]~4029 T8052:u0|T51:core51|ROM_Addr[15]~4046 T8052:u0|T51:core51|ROM_Addr[15]~4047 T8052:u0|Equal1~32 SRAM2_ADR~962 SRAM1_ADR~414 SRAM1_ADR[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "24.887 ns" { SRAM1_DB[13] SRAM1_DB[13]~2 T8052:u0|ROM_Data[5]~97 T8052:u0|ROM_Data[5]~98 T8052:u0|T51:core51|process0~240 T8052:u0|T51:core51|process0~241 T8052:u0|T51:core51|Stall_pipe~705 T8052:u0|T51:core51|Stall_pipe~706 T8052:u0|T51:core51|Stall_pipe~707 T8052:u0|T51:core51|Stall_pipe~708 T8052:u0|T51:core51|Stall_pipe~709 T8052:u0|T51:core51|ROM_Addr[2]~4019 T8052:u0|T51:core51|ROM_Addr[15]~4027 T8052:u0|T51:core51|ROM_Addr[15]~4029 T8052:u0|T51:core51|ROM_Addr[15]~4046 T8052:u0|T51:core51|ROM_Addr[15]~4047 T8052:u0|Equal1~32 SRAM2_ADR~962 SRAM1_ADR~414 SRAM1_ADR[14] } { 0.000ns 0.000ns 1.694ns 0.140ns 1.229ns 0.928ns 1.502ns 1.768ns 0.140ns 1.558ns 0.335ns 0.327ns 1.133ns 0.349ns 1.025ns 0.333ns 0.306ns 2.506ns 1.963ns 1.756ns } { 0.000ns 1.130ns 0.225ns 0.088ns 0.225ns 0.088ns 0.225ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.340ns 0.454ns 0.340ns 0.088ns 0.454ns 1.622ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[3\] altera_internal_jtag altera_internal_jtag~TCKUTAP 3.006 ns register " "Info: th for register \"T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[3\]\" (data pin = \"altera_internal_jtag\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.108 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y13_N1 269 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 269; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.561 ns) + CELL(0.547 ns) 4.108 ns T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[3\] 2 REG LC_X8_Y12_N5 1 " "Info: 2: + IC(3.561 ns) + CELL(0.547 ns) = 4.108 ns; Loc. = LC_X8_Y12_N5; Fanout = 1; REG Node = 'T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.108 ns" { altera_internal_jtag~TCKUTAP T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 13.32 % ) " "Info: Total cell delay = 0.547 ns ( 13.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.561 ns ( 86.68 % ) " "Info: Total interconnect delay = 3.561 ns ( 86.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.108 ns" { altera_internal_jtag~TCKUTAP T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.108 ns" { altera_internal_jtag~TCKUTAP T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } { 0.000ns 3.561ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "../../../quartus60/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.114 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag 1 PIN JTAG_X1_Y13_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 11; PIN Node = 'altera_internal_jtag'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.238 ns) 1.114 ns T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[3\] 2 REG LC_X8_Y12_N5 1 " "Info: 2: + IC(0.876 ns) + CELL(0.238 ns) = 1.114 ns; Loc. = LC_X8_Y12_N5; Fanout = 1; REG Node = 'T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.114 ns" { altera_internal_jtag T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.238 ns ( 21.36 % ) " "Info: Total cell delay = 0.238 ns ( 21.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.876 ns ( 78.64 % ) " "Info: Total interconnect delay = 0.876 ns ( 78.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.114 ns" { altera_internal_jtag T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.114 ns" { altera_internal_jtag T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } { 0.000ns 0.876ns } { 0.000ns 0.238ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.108 ns" { altera_internal_jtag~TCKUTAP T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.108 ns" { altera_internal_jtag~TCKUTAP T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } { 0.000ns 3.561ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.114 ns" { altera_internal_jtag T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.114 ns" { altera_internal_jtag T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] } { 0.000ns 0.876ns } { 0.000ns 0.238ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 11:50:01 2006 " "Info: Processing ended: Tue Dec 12 11:50:01 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
