// Seed: 2823864176
module module_0;
  supply0 id_1;
  always @(negedge 1'b0 or posedge 1) begin : LABEL_0
    disable id_2;
  end
  wire id_5;
  assign id_1 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output wor id_2,
    output tri1 id_3,
    output wor id_4,
    input tri0 id_5,
    output uwire id_6,
    input tri id_7,
    input wand id_8,
    output supply1 id_9,
    input wor id_10,
    input supply1 id_11,
    output tri0 id_12,
    input wor id_13,
    input tri0 id_14,
    input wire id_15,
    output wire id_16,
    input wire id_17,
    output wor id_18,
    input wor id_19,
    input uwire id_20,
    input wire id_21,
    input tri id_22,
    input tri id_23,
    input wand id_24,
    inout wire id_25,
    input tri1 id_26,
    input tri0 id_27,
    input wire id_28,
    output tri id_29,
    input tri0 id_30,
    input tri id_31,
    input uwire id_32,
    output tri1 id_33,
    input supply1 id_34,
    input tri0 id_35
    , id_49,
    input wor id_36,
    output supply1 id_37
    , id_50, id_51,
    input wire id_38,
    input wand id_39,
    output wire id_40,
    input tri0 id_41,
    input supply0 id_42,
    input tri1 id_43,
    input wand id_44,
    input uwire id_45,
    input tri0 id_46,
    output wor id_47
);
  assign id_16 = 1 > 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
