// Seed: 1095233829
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input id_12;
  inout id_11;
  input id_10;
  input id_9;
  inout id_8;
  input id_7;
  inout id_6;
  output id_5;
  inout id_4;
  input id_3;
  input id_2;
  input id_1;
  logic id_12;
  assign id_5 = id_1 - id_8;
  type_16(
      1, id_7[1]
  );
  logic id_13;
  logic id_14 = ~(id_8);
endmodule
module module_1 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output id_4,
    input id_5,
    input id_6
);
  logic id_13;
  uwire id_14;
  logic id_15;
  assign id_15 = 1;
  assign id_13 = id_8;
  logic id_16;
  reg id_17, id_18;
  assign id_14[1] = 1;
  always #1 id_18 <= 1;
  initial begin
    SystemTFIdentifier;
  end
  assign id_3 = 1;
endmodule
