digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@pointer" {
"1002864" [label="(Call,a->bits == 64)"];
"1002354" [label="(Call,a->bits == 64)"];
"1002173" [label="(Call,a->bits == 64)"];
"1002863" [label="(Call,a->bits == 64 && offset && op->operands[0].type & OT_QWORD)"];
"1003142" [label="(Call,a->bits == 64)"];
"1003141" [label="(Call,a->bits == 64 && (offset || op->operands[1].regs[0] == X86R_RIP))"];
"1002478" [label="(Identifier,op)"];
"1002355" [label="(Call,a->bits)"];
"1002980" [label="(Identifier,op)"];
"1003216" [label="(MethodReturn,static int)"];
"1002353" [label="(ControlStructure,if (a->bits == 64))"];
"1003142" [label="(Call,a->bits == 64)"];
"1003140" [label="(ControlStructure,if (a->bits == 64 && (offset || op->operands[1].regs[0] == X86R_RIP)))"];
"1003215" [label="(Identifier,l)"];
"1002177" [label="(Literal,64)"];
"1002868" [label="(Literal,64)"];
"1003163" [label="(Identifier,data)"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002862" [label="(ControlStructure,if (a->bits == 64 && offset && op->operands[0].type & OT_QWORD))"];
"1002870" [label="(Identifier,offset)"];
"1002173" [label="(Call,a->bits == 64)"];
"1002354" [label="(Call,a->bits == 64)"];
"1002863" [label="(Call,a->bits == 64 && offset && op->operands[0].type & OT_QWORD)"];
"1002865" [label="(Call,a->bits)"];
"1002550" [label="(Call,a->bits == 64)"];
"1003147" [label="(Call,offset || op->operands[1].regs[0] == X86R_RIP)"];
"1002869" [label="(Call,offset && op->operands[0].type & OT_QWORD)"];
"1002887" [label="(Identifier,op)"];
"1003146" [label="(Literal,64)"];
"1003143" [label="(Call,a->bits)"];
"1003141" [label="(Call,a->bits == 64 && (offset || op->operands[1].regs[0] == X86R_RIP))"];
"1002358" [label="(Literal,64)"];
"1002864" [label="(Call,a->bits == 64)"];
"1002174" [label="(Call,a->bits)"];
"1002182" [label="(Identifier,op)"];
"1003148" [label="(Identifier,offset)"];
"1002365" [label="(Identifier,op)"];
"1002864" -> "1002863"  [label="AST: "];
"1002864" -> "1002868"  [label="CFG: "];
"1002865" -> "1002864"  [label="AST: "];
"1002868" -> "1002864"  [label="AST: "];
"1002870" -> "1002864"  [label="CFG: "];
"1002863" -> "1002864"  [label="CFG: "];
"1002864" -> "1003216"  [label="DDG: a->bits"];
"1002864" -> "1002863"  [label="DDG: a->bits"];
"1002864" -> "1002863"  [label="DDG: 64"];
"1002354" -> "1002864"  [label="DDG: a->bits"];
"1002864" -> "1003142"  [label="DDG: a->bits"];
"1002354" -> "1002353"  [label="AST: "];
"1002354" -> "1002358"  [label="CFG: "];
"1002355" -> "1002354"  [label="AST: "];
"1002358" -> "1002354"  [label="AST: "];
"1002365" -> "1002354"  [label="CFG: "];
"1002478" -> "1002354"  [label="CFG: "];
"1002354" -> "1003216"  [label="DDG: a->bits == 64"];
"1002354" -> "1003216"  [label="DDG: a->bits"];
"1002173" -> "1002354"  [label="DDG: a->bits"];
"1002354" -> "1002550"  [label="DDG: a->bits"];
"1002173" -> "1002172"  [label="AST: "];
"1002173" -> "1002177"  [label="CFG: "];
"1002174" -> "1002173"  [label="AST: "];
"1002177" -> "1002173"  [label="AST: "];
"1002182" -> "1002173"  [label="CFG: "];
"1002172" -> "1002173"  [label="CFG: "];
"1002173" -> "1003216"  [label="DDG: a->bits"];
"1002173" -> "1002172"  [label="DDG: a->bits"];
"1002173" -> "1002172"  [label="DDG: 64"];
"1002863" -> "1002862"  [label="AST: "];
"1002863" -> "1002869"  [label="CFG: "];
"1002869" -> "1002863"  [label="AST: "];
"1002887" -> "1002863"  [label="CFG: "];
"1002980" -> "1002863"  [label="CFG: "];
"1002863" -> "1003216"  [label="DDG: a->bits == 64"];
"1002863" -> "1003216"  [label="DDG: offset && op->operands[0].type & OT_QWORD"];
"1002863" -> "1003216"  [label="DDG: a->bits == 64 && offset && op->operands[0].type & OT_QWORD"];
"1002869" -> "1002863"  [label="DDG: offset"];
"1002869" -> "1002863"  [label="DDG: op->operands[0].type & OT_QWORD"];
"1003142" -> "1003141"  [label="AST: "];
"1003142" -> "1003146"  [label="CFG: "];
"1003143" -> "1003142"  [label="AST: "];
"1003146" -> "1003142"  [label="AST: "];
"1003148" -> "1003142"  [label="CFG: "];
"1003141" -> "1003142"  [label="CFG: "];
"1003142" -> "1003216"  [label="DDG: a->bits"];
"1003142" -> "1003141"  [label="DDG: a->bits"];
"1003142" -> "1003141"  [label="DDG: 64"];
"1003141" -> "1003140"  [label="AST: "];
"1003141" -> "1003147"  [label="CFG: "];
"1003147" -> "1003141"  [label="AST: "];
"1003163" -> "1003141"  [label="CFG: "];
"1003215" -> "1003141"  [label="CFG: "];
"1003141" -> "1003216"  [label="DDG: a->bits == 64 && (offset || op->operands[1].regs[0] == X86R_RIP)"];
"1003141" -> "1003216"  [label="DDG: offset || op->operands[1].regs[0] == X86R_RIP"];
"1003141" -> "1003216"  [label="DDG: a->bits == 64"];
"1003147" -> "1003141"  [label="DDG: offset"];
"1003147" -> "1003141"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
}
