

================================================================
== Vitis HLS Report for 'mac'
================================================================
* Date:           Tue Apr 15 09:07:22 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      618|      618|  2.060 us|  2.060 us|  618|  618|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                         |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_mac_Pipeline_VITIS_LOOP_234_1_fu_83  |mac_Pipeline_VITIS_LOOP_234_1  |       66|       66|   0.220 us|   0.220 us|   66|   66|       no|
        |grp_mac_Pipeline_VITIS_LOOP_242_2_fu_91  |mac_Pipeline_VITIS_LOOP_242_2  |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_mac_Pipeline_VITIS_LOOP_259_4_fu_98  |mac_Pipeline_VITIS_LOOP_259_4  |       64|       64|   0.213 us|   0.213 us|   64|   64|       no|
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_256_3  |      536|      536|        67|          -|          -|     8|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ii_3 = alloca i32 1"   --->   Operation 10 'alloca' 'ii_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%result_tmp_loc = alloca i64 1"   --->   Operation 11 'alloca' 'result_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.69ns)   --->   "%z_u_local = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:228]   --->   Operation 12 'alloca' 'z_u_local' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_113 = wait i32 @_ssdm_op_Wait"   --->   Operation 13 'wait' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mac_Pipeline_VITIS_LOOP_234_1, i32 %mat_p_bram, i32 %p_stream"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln256 = store i4 0, i4 %ii_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:256]   --->   Operation 15 'store' 'store_ln256' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mac_Pipeline_VITIS_LOOP_234_1, i32 %mat_p_bram, i32 %p_stream"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty_114 = wait i32 @_ssdm_op_Wait"   --->   Operation 17 'wait' 'empty_114' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%empty_115 = wait i32 @_ssdm_op_Wait"   --->   Operation 18 'wait' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mac_Pipeline_VITIS_LOOP_242_2, i32 %z_u_local, i32 %z_u_stream"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mac_Pipeline_VITIS_LOOP_242_2, i32 %z_u_local, i32 %z_u_stream"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mac_res_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_u_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @p_stream_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i32 %p_stream, i32 %p_stream"   --->   Operation 24 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%empty_116 = wait i32 @_ssdm_op_Wait"   --->   Operation 25 'wait' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln256 = br void %VITIS_LOOP_259_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:256]   --->   Operation 26 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.70>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%ii = load i4 %ii_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:256]   --->   Operation 27 'load' 'ii' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.65ns)   --->   "%icmp_ln256 = icmp_eq  i4 %ii, i4 8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:256]   --->   Operation 28 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%empty_117 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 29 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.70ns)   --->   "%ii_4 = add i4 %ii, i4 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:256]   --->   Operation 30 'add' 'ii_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln256, void %VITIS_LOOP_259_4.split, void %for.end84" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:256]   --->   Operation 31 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%empty_118 = wait i32 @_ssdm_op_Wait"   --->   Operation 32 'wait' 'empty_118' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_7 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mac_Pipeline_VITIS_LOOP_259_4, i32 %z_u_local, i32 %result_tmp_loc, i32 %p_stream"   --->   Operation 33 'call' 'call_ln0' <Predicate = (!icmp_ln256)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln282 = ret" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:282]   --->   Operation 34 'ret' 'ret_ln282' <Predicate = (icmp_ln256)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mac_Pipeline_VITIS_LOOP_259_4, i32 %z_u_local, i32 %result_tmp_loc, i32 %p_stream"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.19>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln257 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:257]   --->   Operation 36 'specloopname' 'specloopname_ln257' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%result_tmp_loc_load = load i32 %result_tmp_loc"   --->   Operation 37 'load' 'result_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%empty_119 = wait i32 @_ssdm_op_Wait"   --->   Operation 38 'wait' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i32P0A, i32 %mac_res_stream, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:273]   --->   Operation 39 'nbwritereq' 'tmp_s' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %tmp_s, void %for.inc82, void %if.then70" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:273]   --->   Operation 40 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln274 = bitcast i32 %result_tmp_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:274]   --->   Operation 41 'bitcast' 'bitcast_ln274' <Predicate = (tmp_s)> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (1.19ns)   --->   "%write_ln274 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mac_res_stream, i32 %bitcast_ln274" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:274]   --->   Operation 42 'write' 'write_ln274' <Predicate = (tmp_s)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln276 = br void %for.inc82" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:276]   --->   Operation 43 'br' 'br_ln276' <Predicate = (tmp_s)> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln256 = store i4 %ii_4, i4 %ii_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:256]   --->   Operation 44 'store' 'store_ln256' <Predicate = true> <Delay = 0.38>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln256 = br void %VITIS_LOOP_259_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:256]   --->   Operation 45 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mat_p_bram]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_stream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ z_u_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mac_res_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ii_3                (alloca           ) [ 0111111111]
result_tmp_loc      (alloca           ) [ 0011111111]
z_u_local           (alloca           ) [ 0011111111]
empty_113           (wait             ) [ 0000000000]
store_ln256         (store            ) [ 0000000000]
call_ln0            (call             ) [ 0000000000]
empty_114           (wait             ) [ 0000000000]
empty_115           (wait             ) [ 0000000000]
call_ln0            (call             ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
empty               (specchannel      ) [ 0000000000]
empty_116           (wait             ) [ 0000000000]
br_ln256            (br               ) [ 0000000000]
ii                  (load             ) [ 0000000000]
icmp_ln256          (icmp             ) [ 0000000111]
empty_117           (speclooptripcount) [ 0000000000]
ii_4                (add              ) [ 0000000011]
br_ln256            (br               ) [ 0000000000]
empty_118           (wait             ) [ 0000000000]
ret_ln282           (ret              ) [ 0000000000]
call_ln0            (call             ) [ 0000000000]
specloopname_ln257  (specloopname     ) [ 0000000000]
result_tmp_loc_load (load             ) [ 0000000000]
empty_119           (wait             ) [ 0000000000]
tmp_s               (nbwritereq       ) [ 0000000111]
br_ln273            (br               ) [ 0000000000]
bitcast_ln274       (bitcast          ) [ 0000000000]
write_ln274         (write            ) [ 0000000000]
br_ln276            (br               ) [ 0000000000]
store_ln256         (store            ) [ 0000000000]
br_ln256            (br               ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mat_p_bram">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_p_bram"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="z_u_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_u_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mac_res_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_Pipeline_VITIS_LOOP_234_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_Pipeline_VITIS_LOOP_242_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_stream_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_Pipeline_VITIS_LOOP_259_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="ii_3_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii_3/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="result_tmp_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_tmp_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="z_u_local_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z_u_local/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_s_nbwritereq_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln274_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln274/9 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_mac_Pipeline_VITIS_LOOP_234_1_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="32" slack="0"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_mac_Pipeline_VITIS_LOOP_242_2_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_mac_Pipeline_VITIS_LOOP_259_4_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="32" slack="6"/>
<pin id="102" dir="0" index="3" bw="32" slack="0"/>
<pin id="103" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln256_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln256/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="ii_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="6"/>
<pin id="113" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii/7 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln256_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="ii_4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_4/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="result_tmp_loc_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="8"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_tmp_loc_load/9 "/>
</bind>
</comp>

<comp id="129" class="1004" name="bitcast_ln274_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln274/9 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln256_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="2"/>
<pin id="136" dir="0" index="1" bw="4" slack="8"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln256/9 "/>
</bind>
</comp>

<comp id="138" class="1005" name="ii_3_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ii_3 "/>
</bind>
</comp>

<comp id="145" class="1005" name="result_tmp_loc_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="6"/>
<pin id="147" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="result_tmp_loc "/>
</bind>
</comp>

<comp id="154" class="1005" name="ii_4_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="2"/>
<pin id="156" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="ii_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="52" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="54" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="141"><net_src comp="56" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="144"><net_src comp="138" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="148"><net_src comp="60" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="157"><net_src comp="120" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_stream | {1 2 }
	Port: mac_res_stream | {9 }
 - Input state : 
	Port: mac : mat_p_bram | {1 2 }
	Port: mac : p_stream | {7 8 }
	Port: mac : z_u_stream | {4 5 }
  - Chain level:
	State 1
		store_ln256 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		icmp_ln256 : 1
		ii_4 : 1
		br_ln256 : 2
	State 8
	State 9
		bitcast_ln274 : 1
		write_ln274 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          | grp_mac_Pipeline_VITIS_LOOP_234_1_fu_83 |    0    |  0.387  |    13   |    33   |
|   call   | grp_mac_Pipeline_VITIS_LOOP_242_2_fu_91 |    0    |  0.774  |    8    |    39   |
|          | grp_mac_Pipeline_VITIS_LOOP_259_4_fu_98 |    5    |  1.161  |   694   |   324   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|    add   |               ii_4_fu_120               |    0    |    0    |    0    |    12   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   icmp   |            icmp_ln256_fu_114            |    0    |    0    |    0    |    9    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|nbwritereq|          tmp_s_nbwritereq_fu_68         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   write  |         write_ln274_write_fu_76         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    5    |  2.322  |   715   |   417   |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|z_u_local|    0   |   32   |   33   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   32   |   33   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     ii_3_reg_138     |    4   |
|     ii_4_reg_154     |    4   |
|result_tmp_loc_reg_145|   32   |
+----------------------+--------+
|         Total        |   40   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    2   |   715  |   417  |    -   |
|   Memory  |    0   |    -   |    -   |   32   |   33   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   40   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |    2   |   787  |   450  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
