#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029e97d54330 .scope module, "test" "test" 2 3;
 .timescale -9 -9;
v0000029e97dcc430_0 .var "btn1", 0 0;
v0000029e97dcced0_0 .var "btn2", 0 0;
v0000029e97dcb7b0_0 .var "clk", 0 0;
v0000029e97dcb670_0 .var/i "i", 31 0;
v0000029e97dcc4d0_0 .net "io_scl", 0 0, L_0000029e97d2df20;  1 drivers
v0000029e97dcb8f0_0 .net "io_sda", 0 0, L_0000029e97dc8970;  1 drivers
v0000029e97dcce30_0 .var "reset", 0 0;
S_0000029e97bc64c0 .scope module, "TOP" "top" 2 13, 3 3 0, S_0000029e97d54330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 1 "io_sda";
    .port_info 2 /OUTPUT 1 "io_scl";
    .port_info 3 /INPUT 1 "btnLeft";
    .port_info 4 /INPUT 1 "btnRight";
    .port_info 5 /INPUT 1 "btnUp";
    .port_info 6 /INPUT 1 "btnDown";
P_0000029e97c8cdc0 .param/l "STATE_DEBOUNCE" 1 3 128, +C4<00000000000000000000000000000010>;
P_0000029e97c8cdf8 .param/l "STATE_INIT" 1 3 126, +C4<00000000000000000000000000000000>;
P_0000029e97c8ce30 .param/l "STATE_START" 1 3 129, +C4<00000000000000000000000000000011>;
P_0000029e97c8ce68 .param/l "STATE_WAITING_BUTTON" 1 3 127, +C4<00000000000000000000000000000001>;
L_0000029e97d2d6d0 .functor BUFZ 1, v0000029e97dcb7b0_0, C4<0>, C4<0>, C4<0>;
L_0000029e97d2da50 .functor BUFZ 128, L_0000029e97dcb210, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000029e97e100d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000029e97d2d120 .functor XNOR 1, v0000029e97dc8100_0, L_0000029e97e100d0, C4<0>, C4<0>;
L_0000029e97e11630 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000029e97d2deb0 .functor XNOR 1, L_0000029e97dc9370, L_0000029e97e11630, C4<0>, C4<0>;
L_0000029e97e11678 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000029e97d2dd60 .functor XNOR 1, L_0000029e97dcaef0, L_0000029e97e11678, C4<0>, C4<0>;
L_0000029e97e116c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000029e97d2ddd0 .functor XNOR 1, L_0000029e97dc8f10, L_0000029e97e116c0, C4<0>, C4<0>;
v0000029e97dc5ae0_0 .net "PC", 31 0, L_0000029e97d2c780;  1 drivers
v0000029e97dc5f40_0 .net/2u *"_ivl_10", 0 0, L_0000029e97e100d0;  1 drivers
v0000029e97dc52c0_0 .net *"_ivl_12", 0 0, L_0000029e97d2d120;  1 drivers
v0000029e97dc5fe0_0 .net *"_ivl_2", 127 0, L_0000029e97dcb210;  1 drivers
v0000029e97dc68a0_0 .net *"_ivl_23", 0 0, L_0000029e97dc9370;  1 drivers
v0000029e97dc6da0_0 .net/2u *"_ivl_24", 0 0, L_0000029e97e11630;  1 drivers
v0000029e97dc6940_0 .net *"_ivl_26", 0 0, L_0000029e97d2deb0;  1 drivers
v0000029e97dc54a0_0 .net *"_ivl_29", 7 0, L_0000029e97dca590;  1 drivers
v0000029e97dc6c60_0 .net *"_ivl_31", 0 0, L_0000029e97dcaef0;  1 drivers
v0000029e97dc4820_0 .net/2u *"_ivl_32", 0 0, L_0000029e97e11678;  1 drivers
v0000029e97dc61c0_0 .net *"_ivl_34", 0 0, L_0000029e97d2dd60;  1 drivers
v0000029e97dc4960_0 .net *"_ivl_37", 7 0, L_0000029e97dca8b0;  1 drivers
v0000029e97dc6440_0 .net *"_ivl_39", 0 0, L_0000029e97dc8f10;  1 drivers
v0000029e97dc4a00_0 .net *"_ivl_4", 8 0, L_0000029e97dcd150;  1 drivers
v0000029e97dc6260_0 .net/2u *"_ivl_40", 0 0, L_0000029e97e116c0;  1 drivers
v0000029e97dc4be0_0 .net *"_ivl_42", 0 0, L_0000029e97d2ddd0;  1 drivers
v0000029e97dc4c80_0 .net *"_ivl_45", 7 0, L_0000029e97dca1d0;  1 drivers
v0000029e97dc5360_0 .net *"_ivl_47", 7 0, L_0000029e97dc9550;  1 drivers
v0000029e97dc5540_0 .net *"_ivl_48", 7 0, L_0000029e97dc9ff0;  1 drivers
v0000029e97dc5680_0 .net *"_ivl_50", 7 0, L_0000029e97dca950;  1 drivers
L_0000029e97e10088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97dc5720_0 .net *"_ivl_7", 0 0, L_0000029e97e10088;  1 drivers
v0000029e97dc57c0_0 .net "btnDown", 0 0, v0000029e97dcc430_0;  1 drivers
v0000029e97dc5860_0 .net "btnLeft", 0 0, v0000029e97dcc430_0;  alias, 1 drivers
v0000029e97dc7020_0 .net "btnRight", 0 0, v0000029e97dcc430_0;  alias, 1 drivers
v0000029e97dc7f20_0 .net "btnUp", 0 0, v0000029e97dcc430_0;  alias, 1 drivers
v0000029e97dc78e0_0 .net "btn_out", 0 0, v0000029e97d4af70_0;  1 drivers
v0000029e97dc7700_0 .net "btn_ren", 0 0, v0000029e97d4b510_0;  1 drivers
v0000029e97dc7340_0 .net "byte_select", 3 0, L_0000029e97d2c470;  1 drivers
v0000029e97dc8600_0 .net "charMem", 0 127, L_0000029e97d2da50;  1 drivers
v0000029e97dc8420_0 .var "char_g", 0 127;
v0000029e97dc7de0_0 .net "clk", 0 0, v0000029e97dcb7b0_0;  1 drivers
v0000029e97dc8100_0 .var "clk_btn", 0 0;
v0000029e97dc7d40_0 .net "clkout", 0 0, L_0000029e97d2d6d0;  1 drivers
v0000029e97dc75c0_0 .var "counter", 23 0;
v0000029e97dc7b60_0 .net "cpu_clk", 0 0, L_0000029e97dcc570;  1 drivers
v0000029e97dc86a0_0 .var "cpuclk", 0 0;
v0000029e97dc77a0_0 .net "data_addr", 31 0, L_0000029e97dcd510;  1 drivers
v0000029e97dc7520_0 .net "data_read", 31 0, v0000029e97d4b6f0_0;  1 drivers
v0000029e97dc7840_0 .net "data_to_write", 31 0, L_0000029e97d2dcf0;  1 drivers
v0000029e97dc7ac0_0 .net "error", 0 0, v0000029e97dc63a0_0;  1 drivers
v0000029e97dc7a20 .array "fontMem", 127 0, 0 127;
v0000029e97dc7480_0 .var "holdWEN", 4 0;
v0000029e97dc70c0_0 .net "instr", 31 0, v0000029e97dc08e0_0;  1 drivers
v0000029e97dc7c00_0 .net "io_scl", 0 0, L_0000029e97d2df20;  alias, 1 drivers
v0000029e97dc8240_0 .net "io_sda", 0 0, L_0000029e97dc8970;  alias, 1 drivers
v0000029e97dc7fc0_0 .net "memReady", 0 0, v0000029e97dc1e20_0;  1 drivers
v0000029e97dc81a0_0 .net "mem_ren", 0 0, v0000029e97d4bb50_0;  1 drivers
v0000029e97dc7660_0 .net "mem_wen", 0 0, v0000029e97d4aa70_0;  1 drivers
v0000029e97dc82e0_0 .net "memory_out", 31 0, v0000029e97dc0c00_0;  1 drivers
v0000029e97dc7e80_0 .net "overflow", 0 0, L_0000029e97dcd8d0;  1 drivers
v0000029e97dc7160_0 .net "pixelAddress", 9 0, L_0000029e97dca9f0;  1 drivers
v0000029e97dc8380_0 .net "pixelData", 7 0, L_0000029e97d2cf60;  1 drivers
v0000029e97dc84c0_0 .net "ren", 0 0, L_0000029e97d2d5f0;  1 drivers
v0000029e97dc7ca0_0 .var "reset", 0 0;
v0000029e97dc7980_0 .net "screen_ren", 0 0, v0000029e97d4b010_0;  1 drivers
v0000029e97dc73e0_0 .net "screen_wen", 0 0, v0000029e97d4a2f0_0;  1 drivers
v0000029e97dc8560_0 .var "selectedChar", 7 0;
v0000029e97dc7200_0 .var "state", 2 0;
v0000029e97dc8060_0 .var "txCounter", 22 0;
v0000029e97dc72a0_0 .net "wen", 0 0, L_0000029e97d2ccc0;  1 drivers
E_0000029e97d325f0 .event posedge, v0000029e97dc7d40_0;
L_0000029e97dcb210 .array/port v0000029e97dc7a20, L_0000029e97dcd150;
L_0000029e97dcd150 .concat [ 8 1 0 0], v0000029e97dc8560_0, L_0000029e97e10088;
L_0000029e97dcc570 .functor MUXZ 1, L_0000029e97d2d6d0, v0000029e97dc86a0_0, L_0000029e97d2d120, C4<>;
L_0000029e97dc9190 .part L_0000029e97d2c780, 2, 18;
L_0000029e97dc9910 .part L_0000029e97dcd510, 2, 18;
L_0000029e97dc95f0 .part L_0000029e97dcd510, 0, 6;
L_0000029e97dc9370 .part L_0000029e97d2c470, 0, 1;
L_0000029e97dca590 .part L_0000029e97d2dcf0, 0, 8;
L_0000029e97dcaef0 .part L_0000029e97d2c470, 1, 1;
L_0000029e97dca8b0 .part L_0000029e97d2dcf0, 8, 8;
L_0000029e97dc8f10 .part L_0000029e97d2c470, 2, 1;
L_0000029e97dca1d0 .part L_0000029e97d2dcf0, 16, 8;
L_0000029e97dc9550 .part L_0000029e97d2dcf0, 24, 8;
L_0000029e97dc9ff0 .functor MUXZ 8, L_0000029e97dc9550, L_0000029e97dca1d0, L_0000029e97d2ddd0, C4<>;
L_0000029e97dca950 .functor MUXZ 8, L_0000029e97dc9ff0, L_0000029e97dca8b0, L_0000029e97d2dd60, C4<>;
L_0000029e97dc8d30 .functor MUXZ 8, L_0000029e97dca950, L_0000029e97dca590, L_0000029e97d2deb0, C4<>;
S_0000029e97bc6650 .scope module, "bm" "buttonModule" 3 92, 4 1 0, S_0000029e97bc64c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "btnDown";
    .port_info 2 /INPUT 1 "btnUp";
    .port_info 3 /INPUT 1 "btnLeft";
    .port_info 4 /INPUT 1 "btnRight";
    .port_info 5 /INPUT 1 "ren";
    .port_info 6 /INPUT 32 "address";
    .port_info 7 /OUTPUT 1 "data_out";
P_0000029e97b09df0 .param/l "STATE_DEBOUNCE" 1 4 12, C4<01>;
P_0000029e97b09e28 .param/l "STATE_IDLE" 1 4 11, C4<00>;
v0000029e97d4c050_0 .net "address", 31 0, L_0000029e97dcd510;  alias, 1 drivers
v0000029e97d4ba10_0 .net "btnDown", 0 0, v0000029e97dcc430_0;  alias, 1 drivers
v0000029e97d4a390_0 .net "btnLeft", 0 0, v0000029e97dcc430_0;  alias, 1 drivers
v0000029e97d4ad90_0 .var "btnLeftreg", 0 0;
v0000029e97d4ae30_0 .net "btnRight", 0 0, v0000029e97dcc430_0;  alias, 1 drivers
v0000029e97d4be70_0 .var "btnRightreg", 0 0;
v0000029e97d4bab0_0 .net "btnUp", 0 0, v0000029e97dcc430_0;  alias, 1 drivers
v0000029e97d4aed0_0 .net "clk", 0 0, L_0000029e97dcc570;  alias, 1 drivers
v0000029e97d4af70_0 .var "data_out", 0 0;
v0000029e97d4bf10_0 .net "ren", 0 0, v0000029e97d4b510_0;  alias, 1 drivers
v0000029e97d4ac50_0 .var "state", 1 0;
v0000029e97d4b290_0 .var "txCounter", 21 0;
E_0000029e97d329f0 .event posedge, v0000029e97d4aed0_0;
S_0000029e97be5ad0 .scope module, "bu" "bus" 3 63, 5 3 0, S_0000029e97bc64c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 32 "data_addr";
    .port_info 3 /INPUT 1 "ren";
    .port_info 4 /INPUT 1 "wen";
    .port_info 5 /INPUT 1 "btn_out";
    .port_info 6 /INPUT 32 "memory_out";
    .port_info 7 /OUTPUT 1 "mem_ren";
    .port_info 8 /OUTPUT 1 "mem_wen";
    .port_info 9 /OUTPUT 1 "screen_ren";
    .port_info 10 /OUTPUT 1 "screen_wen";
    .port_info 11 /OUTPUT 1 "btn_ren";
    .port_info 12 /OUTPUT 32 "data_out";
v0000029e97d4bfb0_0 .net "PC", 31 0, L_0000029e97d2c780;  alias, 1 drivers
v0000029e97d4b5b0_0 .net "btn_out", 0 0, v0000029e97d4af70_0;  alias, 1 drivers
v0000029e97d4b510_0 .var "btn_ren", 0 0;
v0000029e97d4a890_0 .net "clk", 0 0, L_0000029e97dcc570;  alias, 1 drivers
v0000029e97d4a250_0 .net "data_addr", 31 0, L_0000029e97dcd510;  alias, 1 drivers
v0000029e97d4b6f0_0 .var "data_out", 31 0;
v0000029e97d4bb50_0 .var "mem_ren", 0 0;
v0000029e97d4aa70_0 .var "mem_wen", 0 0;
v0000029e97d4b1f0_0 .net "memory_out", 31 0, v0000029e97dc0c00_0;  alias, 1 drivers
v0000029e97d4b330_0 .net "ren", 0 0, L_0000029e97d2d5f0;  alias, 1 drivers
v0000029e97d4b010_0 .var "screen_ren", 0 0;
v0000029e97d4a2f0_0 .var "screen_wen", 0 0;
v0000029e97d4bbf0_0 .net "wen", 0 0, L_0000029e97d2ccc0;  alias, 1 drivers
E_0000029e97d32d70/0 .event anyedge, v0000029e97d4c050_0, v0000029e97d4bbf0_0, v0000029e97d4b1f0_0, v0000029e97d4b330_0;
E_0000029e97d32d70/1 .event anyedge, v0000029e97d4af70_0;
E_0000029e97d32d70 .event/or E_0000029e97d32d70/0, E_0000029e97d32d70/1;
S_0000029e97be5c60 .scope module, "cpu_1" "cpu" 3 44, 6 9 0, S_0000029e97bc64c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /OUTPUT 32 "PC_out";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /OUTPUT 32 "data_addr";
    .port_info 6 /OUTPUT 1 "ren";
    .port_info 7 /OUTPUT 1 "wen";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /INPUT 32 "data_in";
    .port_info 10 /OUTPUT 4 "byte_select";
    .port_info 11 /INPUT 1 "memReady";
L_0000029e97d2c780 .functor BUFZ 32, v0000029e97dbdcd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029e97d2d190 .functor BUFZ 32, v0000029e97dc08e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029e97e10118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000029e97d2d890 .functor XNOR 1, L_0000029e97d2d5f0, L_0000029e97e10118, C4<0>, C4<0>;
L_0000029e97d2d5f0 .functor BUFZ 1, v0000029e97dbcb50_0, C4<0>, C4<0>, C4<0>;
L_0000029e97d2ccc0 .functor BUFZ 1, v0000029e97db0ef0_0, C4<0>, C4<0>, C4<0>;
L_0000029e97d2dcf0 .functor BUFZ 32, v0000029e97db1b70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029e97d2c7f0 .functor BUFZ 32, v0000029e97d4b6f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029e97d2c470 .functor BUFZ 4, v0000029e97db17b0_0, C4<0000>, C4<0000>, C4<0000>;
L_0000029e97e101a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000029e97d2cd30 .functor XNOR 1, L_0000029e97dca630, L_0000029e97e101a8, C4<0>, C4<0>;
L_0000029e97e101f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000029e97d2c4e0 .functor XNOR 1, v0000029e97dab1d0_0, L_0000029e97e101f0, C4<0>, C4<0>;
L_0000029e97e105e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000029e97d2ca20 .functor XNOR 1, v0000029e97dbc010_0, L_0000029e97e105e0, C4<0>, C4<0>;
L_0000029e97e10628 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000029e97d2c550 .functor XNOR 1, v0000029e97dbd690_0, L_0000029e97e10628, C4<0>, C4<0>;
L_0000029e97e10670 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000029e97d2ce10 .functor XNOR 1, v0000029e97dbc1f0_0, L_0000029e97e10670, C4<0>, C4<0>;
L_0000029e97d2c940 .functor OR 1, L_0000029e97d2c550, L_0000029e97d2ce10, C4<0>, C4<0>;
L_0000029e97e10700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000029e97d2d350 .functor XNOR 1, v0000029e97dbdeb0_0, L_0000029e97e10700, C4<0>, C4<0>;
L_0000029e97e10748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000029e97d2c8d0 .functor XNOR 1, v0000029e97dbc1f0_0, L_0000029e97e10748, C4<0>, C4<0>;
L_0000029e97e11288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000029e97d2d970 .functor XNOR 1, v0000029e97dbd7d0_0, L_0000029e97e11288, C4<0>, C4<0>;
L_0000029e97e11438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000029e97d2ca90 .functor XNOR 1, v0000029e97dbde10_0, L_0000029e97e11438, C4<0>, C4<0>;
v0000029e97dafff0_0 .net "ALUInA", 31 0, L_0000029e97dcf310;  1 drivers
v0000029e97db18f0_0 .net "ALUInB", 31 0, L_0000029e97dcecd0;  1 drivers
v0000029e97db1f30_0 .net "ALUOp", 3 0, v0000029e97d4b470_0;  1 drivers
v0000029e97dafc30_0 .net "ALUOut", 31 0, L_0000029e97dd0670;  1 drivers
v0000029e97db12b0_0 .net "ALUSrc", 0 0, v0000029e97d115f0_0;  1 drivers
v0000029e97dafeb0_0 .net "ALUcntrl", 2 0, v0000029e97d11cd0_0;  1 drivers
v0000029e97db0130_0 .net "Branch", 0 0, v0000029e97d10dd0_0;  1 drivers
v0000029e97db10d0_0 .net "BranchALUOut", 31 0, L_0000029e97dce730;  1 drivers
v0000029e97db0450_0 .net "BranchInA", 31 0, L_0000029e97dcf1d0;  1 drivers
v0000029e97db0590_0 .net "DMemOut", 31 0, L_0000029e97d2c7f0;  1 drivers
v0000029e97db01d0_0 .var "EXMEM_ALUOut", 31 0;
v0000029e97db04f0_0 .var "EXMEM_Branch", 0 0;
v0000029e97db0a90_0 .var "EXMEM_BranchALUOut", 31 0;
v0000029e97db0db0_0 .var "EXMEM_JumpJALR", 0 0;
v0000029e97db0270_0 .var "EXMEM_MemRead", 0 0;
v0000029e97db0d10_0 .var "EXMEM_MemToReg", 0 0;
v0000029e97db0ef0_0 .var "EXMEM_MemWrite", 0 0;
v0000029e97db0f90_0 .var "EXMEM_MemWriteData", 31 0;
v0000029e97db1030_0 .var "EXMEM_RegWrite", 0 0;
v0000029e97db1170_0 .var "EXMEM_RegWriteAddr", 4 0;
v0000029e97db1350_0 .var "EXMEM_Zero", 0 0;
v0000029e97dbbed0_0 .var "EXMEM_funct3", 2 0;
v0000029e97dbdeb0_0 .var "IDEX_ALUSrc", 0 0;
v0000029e97dbb9d0_0 .var "IDEX_ALUcntrl", 2 0;
v0000029e97dbcd30_0 .var "IDEX_Branch", 0 0;
v0000029e97dbd690_0 .var "IDEX_Jump", 0 0;
v0000029e97dbc1f0_0 .var "IDEX_JumpJALR", 0 0;
v0000029e97dbcb50_0 .var "IDEX_MemRead", 0 0;
v0000029e97dbd730_0 .var "IDEX_MemToReg", 0 0;
v0000029e97dbd4b0_0 .var "IDEX_MemWrite", 0 0;
v0000029e97dbb7f0_0 .var "IDEX_PC", 31 0;
v0000029e97dbd7d0_0 .var "IDEX_RegDst", 0 0;
v0000029e97dbbcf0_0 .var "IDEX_RegWrite", 0 0;
v0000029e97dbd870_0 .var "IDEX_funct3", 2 0;
v0000029e97dbb890_0 .var "IDEX_funct7", 6 0;
v0000029e97dbc010_0 .var "IDEX_inA_is_PC", 0 0;
v0000029e97dbdd70_0 .var "IDEX_instr_rd", 4 0;
v0000029e97dbb930_0 .var "IDEX_instr_rs1", 4 0;
v0000029e97dbd550_0 .var "IDEX_instr_rs2", 4 0;
v0000029e97dbba70_0 .var "IDEX_rdA", 31 0;
v0000029e97dbc0b0_0 .var "IDEX_rdB", 31 0;
v0000029e97dbbf70_0 .var "IDEX_signExtend", 31 0;
v0000029e97dbcc90_0 .var "IFID_PC", 31 0;
v0000029e97dbd050_0 .var "IFID_instr", 31 0;
v0000029e97dbc150_0 .var "IFID_instrColdStart", 0 0;
v0000029e97dbd0f0_0 .net "Jump", 0 0, v0000029e97dab1d0_0;  1 drivers
v0000029e97dbc330_0 .net "JumpAddress", 31 0, L_0000029e97dcc930;  1 drivers
v0000029e97dbc6f0_0 .net "JumpJALR", 0 0, v0000029e97da98d0_0;  1 drivers
v0000029e97dbc5b0_0 .var "MEMWB_ALUOut", 31 0;
v0000029e97dbcab0_0 .var "MEMWB_DMemOut", 31 0;
v0000029e97dbde10_0 .var "MEMWB_MemToReg", 0 0;
v0000029e97dbc790_0 .var "MEMWB_RegWrite", 0 0;
v0000029e97dbcf10_0 .var "MEMWB_RegWriteAddr", 4 0;
v0000029e97dbc290_0 .var "MEMWB_funct3", 2 0;
v0000029e97dbd2d0_0 .net "MemOut", 31 0, v0000029e97dafe10_0;  1 drivers
v0000029e97dbd910_0 .net "MemRead", 0 0, v0000029e97da9dd0_0;  1 drivers
v0000029e97dbdf50_0 .net "MemToReg", 0 0, v0000029e97dab310_0;  1 drivers
v0000029e97dbcfb0_0 .net "MemWrite", 0 0, v0000029e97da9ab0_0;  1 drivers
v0000029e97dbbb10_0 .net "MemWriteData", 31 0, v0000029e97db1b70_0;  1 drivers
v0000029e97dbdcd0_0 .var "PC", 31 0;
v0000029e97dbd5f0_0 .net "PCSrc", 0 0, L_0000029e97dca630;  1 drivers
v0000029e97dbdc30_0 .var "PC_OLD", 31 0;
v0000029e97dbcbf0_0 .net "PC_new", 31 0, L_0000029e97dcc1b0;  1 drivers
v0000029e97dbbbb0_0 .net "PC_out", 31 0, L_0000029e97d2c780;  alias, 1 drivers
v0000029e97dbbc50_0 .net "PCplus4", 31 0, L_0000029e97dcd0b0;  1 drivers
v0000029e97dbd9b0_0 .net "RegDst", 0 0, v0000029e97daab90_0;  1 drivers
v0000029e97dbc8d0_0 .net "RegWrite", 0 0, v0000029e97daaf50_0;  1 drivers
v0000029e97dbc3d0_0 .net "RegWriteAddr", 4 0, L_0000029e97dd0490;  1 drivers
v0000029e97dbbd90_0 .net "Zero", 0 0, L_0000029e97dd0210;  1 drivers
v0000029e97dbc470_0 .net/2u *"_ivl_102", 0 0, L_0000029e97e10748;  1 drivers
v0000029e97dbda50_0 .net *"_ivl_104", 0 0, L_0000029e97d2c8d0;  1 drivers
v0000029e97dbbe30_0 .net/2u *"_ivl_110", 0 0, L_0000029e97e11288;  1 drivers
v0000029e97dbcdd0_0 .net *"_ivl_112", 0 0, L_0000029e97d2d970;  1 drivers
L_0000029e97e112d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000029e97dbd370_0 .net/2u *"_ivl_120", 0 0, L_0000029e97e112d0;  1 drivers
v0000029e97dbc510_0 .net/2u *"_ivl_126", 0 0, L_0000029e97e11438;  1 drivers
v0000029e97dbdaf0_0 .net *"_ivl_128", 0 0, L_0000029e97d2ca90;  1 drivers
L_0000029e97e10160 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000029e97dbd190_0 .net/2u *"_ivl_20", 31 0, L_0000029e97e10160;  1 drivers
v0000029e97dbc650_0 .net/2u *"_ivl_24", 0 0, L_0000029e97e101a8;  1 drivers
v0000029e97dbc830_0 .net *"_ivl_26", 0 0, L_0000029e97d2cd30;  1 drivers
v0000029e97dbc970_0 .net/2u *"_ivl_28", 0 0, L_0000029e97e101f0;  1 drivers
v0000029e97dbdb90_0 .net *"_ivl_30", 0 0, L_0000029e97d2c4e0;  1 drivers
v0000029e97dbca10_0 .net *"_ivl_32", 31 0, L_0000029e97dcb850;  1 drivers
v0000029e97dbd410_0 .net/2u *"_ivl_4", 0 0, L_0000029e97e10118;  1 drivers
L_0000029e97e104c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029e97dbce70_0 .net/2u *"_ivl_52", 1 0, L_0000029e97e104c0;  1 drivers
v0000029e97dbd230_0 .net *"_ivl_54", 0 0, L_0000029e97dcca70;  1 drivers
L_0000029e97e10508 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000029e97dbf530_0 .net/2u *"_ivl_56", 1 0, L_0000029e97e10508;  1 drivers
v0000029e97dbdff0_0 .net *"_ivl_58", 0 0, L_0000029e97dcbad0;  1 drivers
v0000029e97dbe310_0 .net *"_ivl_6", 0 0, L_0000029e97d2d890;  1 drivers
v0000029e97dbe770_0 .net *"_ivl_60", 31 0, L_0000029e97dccbb0;  1 drivers
L_0000029e97e10550 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029e97dbea90_0 .net/2u *"_ivl_64", 1 0, L_0000029e97e10550;  1 drivers
v0000029e97dbe9f0_0 .net *"_ivl_66", 0 0, L_0000029e97dccc50;  1 drivers
L_0000029e97e10598 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000029e97dbf5d0_0 .net/2u *"_ivl_68", 1 0, L_0000029e97e10598;  1 drivers
v0000029e97dbe1d0_0 .net *"_ivl_70", 0 0, L_0000029e97dcccf0;  1 drivers
v0000029e97dbeb30_0 .net *"_ivl_72", 31 0, L_0000029e97dcf130;  1 drivers
v0000029e97dbe090_0 .net/2u *"_ivl_76", 0 0, L_0000029e97e105e0;  1 drivers
v0000029e97dbebd0_0 .net *"_ivl_78", 0 0, L_0000029e97d2ca20;  1 drivers
v0000029e97dbec70_0 .net/2u *"_ivl_82", 0 0, L_0000029e97e10628;  1 drivers
v0000029e97dbf0d0_0 .net *"_ivl_84", 0 0, L_0000029e97d2c550;  1 drivers
v0000029e97dbed10_0 .net/2u *"_ivl_86", 0 0, L_0000029e97e10670;  1 drivers
v0000029e97dbedb0_0 .net *"_ivl_88", 0 0, L_0000029e97d2ce10;  1 drivers
v0000029e97dbe3b0_0 .net *"_ivl_91", 0 0, L_0000029e97d2c940;  1 drivers
L_0000029e97e106b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000029e97dbf210_0 .net/2u *"_ivl_92", 31 0, L_0000029e97e106b8;  1 drivers
v0000029e97dbe270_0 .net/2u *"_ivl_94", 0 0, L_0000029e97e10700;  1 drivers
v0000029e97dbe950_0 .net *"_ivl_96", 0 0, L_0000029e97d2d350;  1 drivers
v0000029e97dbee50_0 .net *"_ivl_98", 31 0, L_0000029e97dced70;  1 drivers
v0000029e97dbf670_0 .net "branch_taken", 0 0, v0000029e97d4abb0_0;  1 drivers
v0000029e97dbf350_0 .net "bubble_exmem", 0 0, v0000029e97da9970_0;  1 drivers
v0000029e97dbe130_0 .net "bubble_idex", 0 0, v0000029e97daa7d0_0;  1 drivers
v0000029e97dbe590_0 .net "bubble_ifid", 0 0, v0000029e97da9e70_0;  1 drivers
v0000029e97dbe450_0 .net "bypassA", 1 0, v0000029e97d117d0_0;  1 drivers
v0000029e97dbf170_0 .net "bypassB", 1 0, v0000029e97d106f0_0;  1 drivers
v0000029e97dbe4f0_0 .net "bypassOutA", 31 0, L_0000029e97dcbe90;  1 drivers
v0000029e97dbe630_0 .net "bypassOutB", 31 0, L_0000029e97dcc070;  1 drivers
v0000029e97dbeef0_0 .net "byte_select", 3 0, L_0000029e97d2c470;  alias, 1 drivers
v0000029e97dbef90_0 .net "byte_select_vector", 3 0, v0000029e97db17b0_0;  1 drivers
v0000029e97dbf030_0 .net "clock", 0 0, L_0000029e97dcc570;  alias, 1 drivers
v0000029e97dbf2b0_0 .net "data_addr", 31 0, L_0000029e97dcd510;  alias, 1 drivers
v0000029e97dbe6d0_0 .net "data_in", 31 0, v0000029e97d4b6f0_0;  alias, 1 drivers
v0000029e97dbe810_0 .net "data_out", 31 0, L_0000029e97d2dcf0;  alias, 1 drivers
v0000029e97dbe8b0_0 .var "delayed_instr", 31 0;
v0000029e97dbf3f0_0 .net "funct3", 2 0, L_0000029e97dcc610;  1 drivers
v0000029e97dbf490_0 .net "funct7", 6 0, L_0000029e97dcd650;  1 drivers
v0000029e97dc1d80_0 .net "imm_b", 31 0, L_0000029e97dcc7f0;  1 drivers
v0000029e97dbfd00_0 .net "imm_i", 31 0, L_0000029e97dcc2f0;  1 drivers
v0000029e97dc0ac0_0 .net "imm_j", 31 0, L_0000029e97dcc750;  1 drivers
v0000029e97dc1920_0 .net "imm_s", 31 0, L_0000029e97dcb5d0;  1 drivers
v0000029e97dc0ca0_0 .net "imm_u", 31 0, L_0000029e97dcbcb0;  1 drivers
v0000029e97dbf8a0_0 .net "inA_is_PC", 0 0, v0000029e97da9f10_0;  1 drivers
v0000029e97dc0660_0 .net "instr", 31 0, L_0000029e97d2d190;  1 drivers
v0000029e97dc1740_0 .net "instr_in", 31 0, v0000029e97dc08e0_0;  alias, 1 drivers
v0000029e97dc05c0_0 .net "instr_rd", 4 0, L_0000029e97dcc390;  1 drivers
v0000029e97dbff80_0 .net "instr_rs1", 4 0, L_0000029e97dcd3d0;  1 drivers
v0000029e97dc0480_0 .net "instr_rs2", 4 0, L_0000029e97dcb530;  1 drivers
v0000029e97dc1420_0 .var "keepDelayInstr", 0 0;
v0000029e97dc0de0_0 .net "memReady", 0 0, v0000029e97dc1e20_0;  alias, 1 drivers
v0000029e97dc00c0_0 .net "opcode", 6 0, L_0000029e97dccb10;  1 drivers
v0000029e97dc0b60_0 .net "overflow", 0 0, L_0000029e97dcd8d0;  alias, 1 drivers
v0000029e97dc1ba0_0 .net "rdA", 31 0, L_0000029e97dcbf30;  1 drivers
v0000029e97dc0020_0 .net "rdB", 31 0, L_0000029e97dcb490;  1 drivers
v0000029e97dc0520_0 .net "ren", 0 0, L_0000029e97d2d5f0;  alias, 1 drivers
v0000029e97dbfa80_0 .net "reset", 0 0, v0000029e97dc7ca0_0;  1 drivers
v0000029e97dc16a0_0 .net "signExtend", 31 0, v0000029e97d4a4d0_0;  1 drivers
v0000029e97dbfee0_0 .net "wRegData", 31 0, L_0000029e97dca770;  1 drivers
v0000029e97dc1ec0_0 .net "wen", 0 0, L_0000029e97d2ccc0;  alias, 1 drivers
v0000029e97dbf9e0_0 .net "write_exmem", 0 0, v0000029e97dab270_0;  1 drivers
v0000029e97dc0700_0 .net "write_idex", 0 0, v0000029e97dab3b0_0;  1 drivers
v0000029e97dbf940_0 .net "write_ifid", 0 0, v0000029e97daa870_0;  1 drivers
v0000029e97dc12e0_0 .net "write_memwb", 0 0, v0000029e97da9b50_0;  1 drivers
v0000029e97dc0160_0 .net "write_pc", 0 0, v0000029e97da9a10_0;  1 drivers
L_0000029e97dcd510 .functor MUXZ 32, v0000029e97db01d0_0, L_0000029e97dd0670, L_0000029e97d2d890, C4<>;
L_0000029e97dcd0b0 .arith/sum 32, v0000029e97dbdcd0_0, L_0000029e97e10160;
L_0000029e97dcb850 .functor MUXZ 32, L_0000029e97dcc930, L_0000029e97dcd0b0, L_0000029e97d2c4e0, C4<>;
L_0000029e97dcc1b0 .functor MUXZ 32, v0000029e97db0a90_0, L_0000029e97dcb850, L_0000029e97d2cd30, C4<>;
L_0000029e97dcc930 .arith/sum 32, v0000029e97dbcc90_0, v0000029e97d4a4d0_0;
L_0000029e97dccb10 .part v0000029e97dbd050_0, 0, 7;
L_0000029e97dcc610 .part v0000029e97dbd050_0, 12, 3;
L_0000029e97dcd650 .part v0000029e97dbd050_0, 25, 7;
L_0000029e97dcd3d0 .part v0000029e97dbd050_0, 15, 5;
L_0000029e97dcb530 .part v0000029e97dbd050_0, 20, 5;
L_0000029e97dcc390 .part v0000029e97dbd050_0, 7, 5;
L_0000029e97dcba30 .part v0000029e97dbd050_0, 7, 25;
L_0000029e97dcca70 .cmp/eq 2, v0000029e97d117d0_0, L_0000029e97e104c0;
L_0000029e97dcbad0 .cmp/eq 2, v0000029e97d117d0_0, L_0000029e97e10508;
L_0000029e97dccbb0 .functor MUXZ 32, v0000029e97db01d0_0, L_0000029e97dca770, L_0000029e97dcbad0, C4<>;
L_0000029e97dcbe90 .functor MUXZ 32, L_0000029e97dccbb0, v0000029e97dbba70_0, L_0000029e97dcca70, C4<>;
L_0000029e97dccc50 .cmp/eq 2, v0000029e97d106f0_0, L_0000029e97e10550;
L_0000029e97dcccf0 .cmp/eq 2, v0000029e97d106f0_0, L_0000029e97e10598;
L_0000029e97dcf130 .functor MUXZ 32, v0000029e97db01d0_0, L_0000029e97dca770, L_0000029e97dcccf0, C4<>;
L_0000029e97dcc070 .functor MUXZ 32, L_0000029e97dcf130, v0000029e97dbc0b0_0, L_0000029e97dccc50, C4<>;
L_0000029e97dcf310 .functor MUXZ 32, L_0000029e97dcbe90, v0000029e97dbb7f0_0, L_0000029e97d2ca20, C4<>;
L_0000029e97dced70 .functor MUXZ 32, v0000029e97dbbf70_0, L_0000029e97dcc070, L_0000029e97d2d350, C4<>;
L_0000029e97dcecd0 .functor MUXZ 32, L_0000029e97dced70, L_0000029e97e106b8, L_0000029e97d2c940, C4<>;
L_0000029e97dcf1d0 .functor MUXZ 32, v0000029e97dbb7f0_0, L_0000029e97dcbe90, L_0000029e97d2c8d0, C4<>;
L_0000029e97dce730 .arith/sum 32, L_0000029e97dcf1d0, v0000029e97dbbf70_0;
L_0000029e97dd0490 .functor MUXZ 5, v0000029e97dbdd70_0, v0000029e97dbd550_0, L_0000029e97d2d970, C4<>;
L_0000029e97dc90f0 .part v0000029e97db01d0_0, 0, 2;
L_0000029e97dc9b90 .part v0000029e97db01d0_0, 31, 1;
L_0000029e97dca630 .functor MUXZ 1, v0000029e97d4abb0_0, L_0000029e97e112d0, v0000029e97db0db0_0, C4<>;
L_0000029e97dc9410 .part v0000029e97dbc5b0_0, 0, 2;
L_0000029e97dca770 .functor MUXZ 32, v0000029e97dafe10_0, v0000029e97dbc5b0_0, L_0000029e97d2ca90, C4<>;
S_0000029e97bda310 .scope module, "SignExtendSelector" "SignExtendSelector" 6 209, 7 4 0, S_0000029e97be5c60;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "imm_i";
    .port_info 2 /INPUT 32 "imm_s";
    .port_info 3 /INPUT 32 "imm_b";
    .port_info 4 /INPUT 32 "imm_u";
    .port_info 5 /INPUT 32 "imm_j";
    .port_info 6 /INPUT 7 "opcode";
v0000029e97d4a930_0 .net "imm_b", 31 0, L_0000029e97dcc7f0;  alias, 1 drivers
v0000029e97d4a9d0_0 .net "imm_i", 31 0, L_0000029e97dcc2f0;  alias, 1 drivers
v0000029e97d4ab10_0 .net "imm_j", 31 0, L_0000029e97dcc750;  alias, 1 drivers
v0000029e97d4b3d0_0 .net "imm_s", 31 0, L_0000029e97dcb5d0;  alias, 1 drivers
v0000029e97d4bc90_0 .net "imm_u", 31 0, L_0000029e97dcbcb0;  alias, 1 drivers
v0000029e97d4b0b0_0 .net "opcode", 6 0, L_0000029e97dccb10;  alias, 1 drivers
v0000029e97d4a4d0_0 .var "out", 31 0;
E_0000029e97d34c30/0 .event anyedge, v0000029e97d4b0b0_0, v0000029e97d4a9d0_0, v0000029e97d4b3d0_0, v0000029e97d4a930_0;
E_0000029e97d34c30/1 .event anyedge, v0000029e97d4ab10_0, v0000029e97d4bc90_0;
E_0000029e97d34c30 .event/or E_0000029e97d34c30/0, E_0000029e97d34c30/1;
S_0000029e97bda4a0 .scope module, "control_alu" "control_alu" 6 410, 8 5 0, S_0000029e97be5c60;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "ALUOp";
    .port_info 1 /INPUT 3 "ALUcntrl";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 7 "funct7";
v0000029e97d4b470_0 .var "ALUOp", 3 0;
v0000029e97d4b790_0 .net "ALUcntrl", 2 0, v0000029e97dbb9d0_0;  1 drivers
v0000029e97d4a570_0 .net "funct3", 2 0, v0000029e97dbd870_0;  1 drivers
v0000029e97d4b830_0 .net "funct7", 6 0, v0000029e97dbb890_0;  1 drivers
E_0000029e97d32db0 .event anyedge, v0000029e97d4b830_0, v0000029e97d4a570_0, v0000029e97d4b790_0;
S_0000029e97b9d180 .scope module, "control_branch" "control_branch" 6 473, 9 4 0, S_0000029e97be5c60;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "branch_taken";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "Branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 1 "sign";
v0000029e97d4b8d0_0 .net "Branch", 0 0, v0000029e97db04f0_0;  1 drivers
v0000029e97d4abb0_0 .var "branch_taken", 0 0;
v0000029e97d4a610_0 .net "funct3", 2 0, v0000029e97dbbed0_0;  1 drivers
v0000029e97d4a6b0_0 .net "sign", 0 0, L_0000029e97dc9b90;  1 drivers
v0000029e97d10c90_0 .net "zero", 0 0, v0000029e97db1350_0;  1 drivers
E_0000029e97d372f0 .event anyedge, v0000029e97d4b8d0_0, v0000029e97d4a610_0, v0000029e97d10c90_0, v0000029e97d4a6b0_0;
S_0000029e97b9d310 .scope module, "control_bypass_ex" "control_bypass_ex" 6 418, 10 5 0, S_0000029e97be5c60;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "bypassA";
    .port_info 1 /OUTPUT 2 "bypassB";
    .port_info 2 /INPUT 5 "idex_rs1";
    .port_info 3 /INPUT 5 "idex_rs2";
    .port_info 4 /INPUT 5 "exmem_rd";
    .port_info 5 /INPUT 5 "memwb_rd";
    .port_info 6 /INPUT 1 "exmem_regwrite";
    .port_info 7 /INPUT 1 "memwb_regwrite";
v0000029e97d117d0_0 .var "bypassA", 1 0;
v0000029e97d106f0_0 .var "bypassB", 1 0;
v0000029e97d10790_0 .net "exmem_rd", 4 0, v0000029e97db1170_0;  1 drivers
v0000029e97d11a50_0 .net "exmem_regwrite", 0 0, v0000029e97db1030_0;  1 drivers
v0000029e97d11410_0 .net "idex_rs1", 4 0, v0000029e97dbb930_0;  1 drivers
v0000029e97d11af0_0 .net "idex_rs2", 4 0, v0000029e97dbd550_0;  1 drivers
v0000029e97d10fb0_0 .net "memwb_rd", 4 0, v0000029e97dbcf10_0;  1 drivers
v0000029e97d114b0_0 .net "memwb_regwrite", 0 0, v0000029e97dbc790_0;  1 drivers
E_0000029e97d38c70/0 .event anyedge, v0000029e97d11a50_0, v0000029e97d10790_0, v0000029e97d11af0_0, v0000029e97d114b0_0;
E_0000029e97d38c70/1 .event anyedge, v0000029e97d10fb0_0;
E_0000029e97d38c70 .event/or E_0000029e97d38c70/0, E_0000029e97d38c70/1;
E_0000029e97d389b0/0 .event anyedge, v0000029e97d11a50_0, v0000029e97d10790_0, v0000029e97d11410_0, v0000029e97d114b0_0;
E_0000029e97d389b0/1 .event anyedge, v0000029e97d10fb0_0;
E_0000029e97d389b0 .event/or E_0000029e97d389b0/0, E_0000029e97d389b0/1;
S_0000029e97b89ab0 .scope module, "control_main" "control_main" 6 295, 11 5 0, S_0000029e97be5c60;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "RegDst";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 1 "JumpJALR";
    .port_info 9 /OUTPUT 1 "inA_is_PC";
    .port_info 10 /OUTPUT 3 "ALUcntrl";
    .port_info 11 /INPUT 7 "opcode";
v0000029e97d115f0_0 .var "ALUSrc", 0 0;
v0000029e97d11cd0_0 .var "ALUcntrl", 2 0;
v0000029e97d10dd0_0 .var "Branch", 0 0;
v0000029e97dab1d0_0 .var "Jump", 0 0;
v0000029e97da98d0_0 .var "JumpJALR", 0 0;
v0000029e97da9dd0_0 .var "MemRead", 0 0;
v0000029e97dab310_0 .var "MemToReg", 0 0;
v0000029e97da9ab0_0 .var "MemWrite", 0 0;
v0000029e97daab90_0 .var "RegDst", 0 0;
v0000029e97daaf50_0 .var "RegWrite", 0 0;
v0000029e97da9f10_0 .var "inA_is_PC", 0 0;
v0000029e97daa690_0 .net "opcode", 6 0, L_0000029e97dccb10;  alias, 1 drivers
E_0000029e97d38930 .event anyedge, v0000029e97d4b0b0_0;
S_0000029e97b89c40 .scope module, "control_stall_id" "control_stall_id" 6 311, 12 6 0, S_0000029e97be5c60;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "bubble_ifid";
    .port_info 1 /OUTPUT 1 "bubble_idex";
    .port_info 2 /OUTPUT 1 "bubble_exmem";
    .port_info 3 /OUTPUT 1 "write_ifid";
    .port_info 4 /OUTPUT 1 "write_idex";
    .port_info 5 /OUTPUT 1 "write_exmem";
    .port_info 6 /OUTPUT 1 "write_memwb";
    .port_info 7 /OUTPUT 1 "write_pc";
    .port_info 8 /INPUT 5 "ifid_rs";
    .port_info 9 /INPUT 5 "ifid_rt";
    .port_info 10 /INPUT 5 "idex_rd";
    .port_info 11 /INPUT 1 "memRead";
    .port_info 12 /INPUT 1 "idex_memWrite";
    .port_info 13 /INPUT 1 "idex_memread";
    .port_info 14 /INPUT 1 "memReady";
    .port_info 15 /INPUT 1 "Jump";
    .port_info 16 /INPUT 1 "PCSrc";
v0000029e97daa730_0 .net "Jump", 0 0, v0000029e97dab1d0_0;  alias, 1 drivers
v0000029e97dab450_0 .net "PCSrc", 0 0, L_0000029e97dca630;  alias, 1 drivers
v0000029e97da9970_0 .var "bubble_exmem", 0 0;
v0000029e97daa7d0_0 .var "bubble_idex", 0 0;
v0000029e97da9e70_0 .var "bubble_ifid", 0 0;
v0000029e97da9d30_0 .net "idex_memWrite", 0 0, v0000029e97dbd4b0_0;  1 drivers
v0000029e97daa2d0_0 .net "idex_memread", 0 0, v0000029e97dbcb50_0;  1 drivers
v0000029e97daa550_0 .net "idex_rd", 4 0, v0000029e97dbdd70_0;  1 drivers
v0000029e97daae10_0 .net "ifid_rs", 4 0, L_0000029e97dcd3d0;  alias, 1 drivers
v0000029e97daaaf0_0 .net "ifid_rt", 4 0, L_0000029e97dcb530;  alias, 1 drivers
v0000029e97daa370_0 .net "memRead", 0 0, v0000029e97da9dd0_0;  alias, 1 drivers
v0000029e97daa410_0 .net "memReady", 0 0, v0000029e97dc1e20_0;  alias, 1 drivers
v0000029e97daa230_0 .var "memStalled", 0 0;
v0000029e97dab270_0 .var "write_exmem", 0 0;
v0000029e97dab3b0_0 .var "write_idex", 0 0;
v0000029e97daa870_0 .var "write_ifid", 0 0;
v0000029e97da9b50_0 .var "write_memwb", 0 0;
v0000029e97da9a10_0 .var "write_pc", 0 0;
E_0000029e97d389f0/0 .event anyedge, v0000029e97daa410_0, v0000029e97daa230_0, v0000029e97da9dd0_0, v0000029e97da9d30_0;
E_0000029e97d389f0/1 .event anyedge, v0000029e97daa2d0_0, v0000029e97daa550_0, v0000029e97daae10_0, v0000029e97daaaf0_0;
E_0000029e97d389f0/2 .event anyedge, v0000029e97dab1d0_0, v0000029e97dab450_0;
E_0000029e97d389f0 .event/or E_0000029e97d389f0/0, E_0000029e97d389f0/1, E_0000029e97d389f0/2;
S_0000029e97b814a0 .scope module, "cpu_alu" "ALUCPU" 6 350, 13 4 0, S_0000029e97be5c60;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /INPUT 32 "inA";
    .port_info 4 /INPUT 32 "inB";
    .port_info 5 /INPUT 4 "op";
P_0000029e97d38a30 .param/l "N" 0 13 4, +C4<00000000000000000000000000100000>;
L_0000029e97d2d660 .functor XOR 32, L_0000029e97dcf310, L_0000029e97dcecd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029e97d2d270 .functor OR 32, L_0000029e97dcf310, L_0000029e97dcecd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029e97d2d9e0 .functor AND 32, L_0000029e97dcf310, L_0000029e97dcecd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029e97e10790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97da9bf0_0 .net/2u *"_ivl_0", 0 0, L_0000029e97e10790;  1 drivers
L_0000029e97e10ce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97daa910_0 .net/2u *"_ivl_101", 0 0, L_0000029e97e10ce8;  1 drivers
v0000029e97daac30_0 .net *"_ivl_104", 4 0, L_0000029e97dcf9f0;  1 drivers
v0000029e97da9fb0_0 .net *"_ivl_105", 31 0, L_0000029e97dcdbf0;  1 drivers
v0000029e97dab090_0 .net *"_ivl_107", 31 0, L_0000029e97dceff0;  1 drivers
v0000029e97dab130_0 .net *"_ivl_109", 32 0, L_0000029e97dcf450;  1 drivers
L_0000029e97e10d30 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000029e97daacd0_0 .net/2u *"_ivl_111", 3 0, L_0000029e97e10d30;  1 drivers
v0000029e97da9c90_0 .net *"_ivl_113", 0 0, L_0000029e97dcfa90;  1 drivers
L_0000029e97e10d78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97dab4f0_0 .net/2u *"_ivl_115", 0 0, L_0000029e97e10d78;  1 drivers
v0000029e97daa4b0_0 .net *"_ivl_117", 0 0, L_0000029e97dce190;  1 drivers
L_0000029e97e10dc0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029e97daa050_0 .net/2u *"_ivl_119", 31 0, L_0000029e97e10dc0;  1 drivers
L_0000029e97e10e08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029e97daa0f0_0 .net/2u *"_ivl_121", 31 0, L_0000029e97e10e08;  1 drivers
v0000029e97dab590_0 .net *"_ivl_123", 31 0, L_0000029e97dce370;  1 drivers
v0000029e97daad70_0 .net *"_ivl_125", 32 0, L_0000029e97dcd970;  1 drivers
L_0000029e97e10e50 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0000029e97daa5f0_0 .net/2u *"_ivl_127", 3 0, L_0000029e97e10e50;  1 drivers
v0000029e97daa9b0_0 .net *"_ivl_129", 0 0, L_0000029e97dcf090;  1 drivers
L_0000029e97e10e98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97daa190_0 .net/2u *"_ivl_131", 0 0, L_0000029e97e10e98;  1 drivers
v0000029e97dab630_0 .net *"_ivl_133", 0 0, L_0000029e97dce2d0;  1 drivers
L_0000029e97e10ee0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029e97daaa50_0 .net/2u *"_ivl_135", 31 0, L_0000029e97e10ee0;  1 drivers
L_0000029e97e10f28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029e97daaeb0_0 .net/2u *"_ivl_137", 31 0, L_0000029e97e10f28;  1 drivers
v0000029e97daaff0_0 .net *"_ivl_139", 31 0, L_0000029e97dcdc90;  1 drivers
v0000029e97da9790_0 .net *"_ivl_141", 32 0, L_0000029e97dcfdb0;  1 drivers
L_0000029e97e10f70 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0000029e97da9830_0 .net/2u *"_ivl_143", 3 0, L_0000029e97e10f70;  1 drivers
v0000029e97dabb60_0 .net *"_ivl_145", 0 0, L_0000029e97dcf4f0;  1 drivers
L_0000029e97e10fb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97dac4c0_0 .net/2u *"_ivl_147", 0 0, L_0000029e97e10fb8;  1 drivers
L_0000029e97e10820 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000029e97dab840_0 .net/2u *"_ivl_15", 3 0, L_0000029e97e10820;  1 drivers
v0000029e97dac600_0 .net *"_ivl_150", 31 0, L_0000029e97dcf630;  1 drivers
v0000029e97dad000_0 .net *"_ivl_151", 32 0, L_0000029e97dcddd0;  1 drivers
L_0000029e97e11000 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0000029e97dac740_0 .net/2u *"_ivl_153", 3 0, L_0000029e97e11000;  1 drivers
v0000029e97dabde0_0 .net *"_ivl_155", 0 0, L_0000029e97dcf270;  1 drivers
L_0000029e97e11048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97dacec0_0 .net/2u *"_ivl_157", 0 0, L_0000029e97e11048;  1 drivers
v0000029e97dacf60_0 .net *"_ivl_160", 19 0, L_0000029e97dcfb30;  1 drivers
L_0000029e97e11090 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000029e97dab8e0_0 .net/2u *"_ivl_161", 11 0, L_0000029e97e11090;  1 drivers
v0000029e97dac240_0 .net *"_ivl_163", 32 0, L_0000029e97dce9b0;  1 drivers
L_0000029e97e110d8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0000029e97dac920_0 .net/2u *"_ivl_165", 3 0, L_0000029e97e110d8;  1 drivers
v0000029e97dabfc0_0 .net *"_ivl_167", 0 0, L_0000029e97dce410;  1 drivers
v0000029e97dac2e0_0 .net *"_ivl_169", 32 0, L_0000029e97dcfe50;  1 drivers
v0000029e97dab980_0 .net *"_ivl_17", 0 0, L_0000029e97dcda10;  1 drivers
L_0000029e97e11120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97dad320_0 .net *"_ivl_172", 0 0, L_0000029e97e11120;  1 drivers
v0000029e97dac7e0_0 .net *"_ivl_174", 19 0, L_0000029e97dceb90;  1 drivers
L_0000029e97e11168 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000029e97dad5a0_0 .net/2u *"_ivl_175", 11 0, L_0000029e97e11168;  1 drivers
v0000029e97dad3c0_0 .net *"_ivl_177", 31 0, L_0000029e97dcde70;  1 drivers
v0000029e97dac380_0 .net *"_ivl_179", 32 0, L_0000029e97dcdf10;  1 drivers
L_0000029e97e111b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97dabf20_0 .net *"_ivl_182", 0 0, L_0000029e97e111b0;  1 drivers
v0000029e97dabd40_0 .net *"_ivl_183", 32 0, L_0000029e97dce4b0;  1 drivers
L_0000029e97e111f8 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029e97dabc00_0 .net/2u *"_ivl_185", 32 0, L_0000029e97e111f8;  1 drivers
v0000029e97dad280_0 .net *"_ivl_187", 32 0, L_0000029e97dce550;  1 drivers
v0000029e97dabe80_0 .net *"_ivl_189", 32 0, L_0000029e97dce5f0;  1 drivers
v0000029e97dad460_0 .net *"_ivl_19", 32 0, L_0000029e97dce910;  1 drivers
v0000029e97dabca0_0 .net *"_ivl_191", 32 0, L_0000029e97dce690;  1 drivers
v0000029e97dad500_0 .net *"_ivl_193", 32 0, L_0000029e97dce7d0;  1 drivers
v0000029e97dac060_0 .net *"_ivl_195", 32 0, L_0000029e97dcea50;  1 drivers
v0000029e97dac420_0 .net *"_ivl_197", 32 0, L_0000029e97dd02b0;  1 drivers
v0000029e97dac100_0 .net *"_ivl_199", 32 0, L_0000029e97dd0030;  1 drivers
v0000029e97daba20_0 .net *"_ivl_2", 32 0, L_0000029e97dcdfb0;  1 drivers
v0000029e97dace20_0 .net *"_ivl_201", 32 0, L_0000029e97dd00d0;  1 drivers
v0000029e97dad640_0 .net *"_ivl_203", 32 0, L_0000029e97dd0710;  1 drivers
v0000029e97dad0a0_0 .net *"_ivl_205", 32 0, L_0000029e97dd0530;  1 drivers
v0000029e97dac560_0 .net *"_ivl_207", 32 0, L_0000029e97dd0170;  1 drivers
v0000029e97dacc40_0 .net *"_ivl_209", 32 0, L_0000029e97dd05d0;  1 drivers
v0000029e97dac1a0_0 .net *"_ivl_211", 32 0, L_0000029e97dd03f0;  1 drivers
L_0000029e97e11240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029e97dac880_0 .net/2u *"_ivl_213", 31 0, L_0000029e97e11240;  1 drivers
v0000029e97dab7a0_0 .net *"_ivl_218", 0 0, L_0000029e97dd0350;  1 drivers
L_0000029e97e10868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97dac6a0_0 .net *"_ivl_22", 0 0, L_0000029e97e10868;  1 drivers
v0000029e97daca60_0 .net *"_ivl_23", 32 0, L_0000029e97dce870;  1 drivers
L_0000029e97e108b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97dac9c0_0 .net *"_ivl_26", 0 0, L_0000029e97e108b0;  1 drivers
v0000029e97dacb00_0 .net *"_ivl_27", 32 0, L_0000029e97dcfbd0;  1 drivers
L_0000029e97e108f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000029e97dacba0_0 .net/2u *"_ivl_29", 3 0, L_0000029e97e108f8;  1 drivers
v0000029e97dad140_0 .net *"_ivl_31", 0 0, L_0000029e97dcf590;  1 drivers
v0000029e97dacce0_0 .net *"_ivl_33", 32 0, L_0000029e97dce0f0;  1 drivers
L_0000029e97e10940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97dacd80_0 .net *"_ivl_36", 0 0, L_0000029e97e10940;  1 drivers
v0000029e97dad1e0_0 .net *"_ivl_37", 32 0, L_0000029e97dceaf0;  1 drivers
L_0000029e97e107d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97dabac0_0 .net/2u *"_ivl_4", 0 0, L_0000029e97e107d8;  1 drivers
L_0000029e97e10988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97dae390_0 .net *"_ivl_40", 0 0, L_0000029e97e10988;  1 drivers
v0000029e97dae7f0_0 .net *"_ivl_41", 32 0, L_0000029e97dcf770;  1 drivers
L_0000029e97e109d0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000029e97dad7b0_0 .net/2u *"_ivl_43", 3 0, L_0000029e97e109d0;  1 drivers
v0000029e97dae9d0_0 .net *"_ivl_45", 0 0, L_0000029e97dcdb50;  1 drivers
L_0000029e97e10a18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97daf0b0_0 .net/2u *"_ivl_47", 0 0, L_0000029e97e10a18;  1 drivers
v0000029e97dae2f0_0 .net *"_ivl_49", 31 0, L_0000029e97d2d660;  1 drivers
v0000029e97daddf0_0 .net *"_ivl_51", 32 0, L_0000029e97dcfc70;  1 drivers
L_0000029e97e10a60 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0000029e97dae1b0_0 .net/2u *"_ivl_53", 3 0, L_0000029e97e10a60;  1 drivers
v0000029e97daee30_0 .net *"_ivl_55", 0 0, L_0000029e97dceeb0;  1 drivers
L_0000029e97e10aa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97dae930_0 .net/2u *"_ivl_57", 0 0, L_0000029e97e10aa8;  1 drivers
v0000029e97daeed0_0 .net *"_ivl_59", 31 0, L_0000029e97d2d270;  1 drivers
v0000029e97daf510_0 .net *"_ivl_6", 32 0, L_0000029e97dcee10;  1 drivers
v0000029e97dad850_0 .net *"_ivl_61", 32 0, L_0000029e97dcf810;  1 drivers
L_0000029e97e10af0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000029e97dae250_0 .net/2u *"_ivl_63", 3 0, L_0000029e97e10af0;  1 drivers
v0000029e97dadad0_0 .net *"_ivl_65", 0 0, L_0000029e97dcef50;  1 drivers
L_0000029e97e10b38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97daf150_0 .net/2u *"_ivl_67", 0 0, L_0000029e97e10b38;  1 drivers
v0000029e97dadb70_0 .net *"_ivl_69", 31 0, L_0000029e97d2d9e0;  1 drivers
v0000029e97daebb0_0 .net *"_ivl_71", 32 0, L_0000029e97dcfd10;  1 drivers
L_0000029e97e10b80 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0000029e97dae610_0 .net/2u *"_ivl_73", 3 0, L_0000029e97e10b80;  1 drivers
v0000029e97dad990_0 .net *"_ivl_75", 0 0, L_0000029e97dcf3b0;  1 drivers
L_0000029e97e10bc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97daed90_0 .net/2u *"_ivl_77", 0 0, L_0000029e97e10bc8;  1 drivers
v0000029e97dae6b0_0 .net *"_ivl_8", 32 0, L_0000029e97dcf6d0;  1 drivers
v0000029e97daef70_0 .net *"_ivl_80", 4 0, L_0000029e97dcf8b0;  1 drivers
v0000029e97daf5b0_0 .net *"_ivl_81", 31 0, L_0000029e97dce230;  1 drivers
v0000029e97daf010_0 .net *"_ivl_83", 32 0, L_0000029e97dcdab0;  1 drivers
L_0000029e97e10c10 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0000029e97daf1f0_0 .net/2u *"_ivl_85", 3 0, L_0000029e97e10c10;  1 drivers
v0000029e97dada30_0 .net *"_ivl_87", 0 0, L_0000029e97dcfef0;  1 drivers
L_0000029e97e10c58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97dae570_0 .net/2u *"_ivl_89", 0 0, L_0000029e97e10c58;  1 drivers
v0000029e97dae4d0_0 .net *"_ivl_92", 4 0, L_0000029e97dcdd30;  1 drivers
v0000029e97daf650_0 .net *"_ivl_93", 31 0, L_0000029e97dcf950;  1 drivers
v0000029e97dae430_0 .net *"_ivl_95", 32 0, L_0000029e97dcd830;  1 drivers
L_0000029e97e10ca0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0000029e97dadc10_0 .net/2u *"_ivl_97", 3 0, L_0000029e97e10ca0;  1 drivers
v0000029e97dade90_0 .net *"_ivl_99", 0 0, L_0000029e97dcff90;  1 drivers
v0000029e97daea70_0 .net/s "inA", 31 0, L_0000029e97dcf310;  alias, 1 drivers
v0000029e97dad8f0_0 .net/s "inB", 31 0, L_0000029e97dcecd0;  alias, 1 drivers
v0000029e97dadcb0_0 .net "op", 3 0, v0000029e97d4b470_0;  alias, 1 drivers
v0000029e97dae890_0 .net "out", 31 0, L_0000029e97dd0670;  alias, 1 drivers
v0000029e97dae750_0 .net "out_val", 31 0, L_0000029e97dcec30;  1 drivers
v0000029e97daeb10_0 .net "overflow", 0 0, L_0000029e97dcd8d0;  alias, 1 drivers
v0000029e97dadd50_0 .net "unsigned_sub", 32 0, L_0000029e97dce050;  1 drivers
v0000029e97dadf30_0 .net "zero", 0 0, L_0000029e97dd0210;  alias, 1 drivers
L_0000029e97dcdfb0 .concat [ 32 1 0 0], L_0000029e97dcf310, L_0000029e97e10790;
L_0000029e97dcee10 .concat [ 32 1 0 0], L_0000029e97dcecd0, L_0000029e97e107d8;
L_0000029e97dcf6d0 .arith/sub 33, L_0000029e97dcdfb0, L_0000029e97dcee10;
L_0000029e97dce050 .concat [ 33 0 0 0], L_0000029e97dcf6d0;
L_0000029e97dcd8d0 .part L_0000029e97dd03f0, 32, 1;
L_0000029e97dcec30 .part L_0000029e97dd03f0, 0, 32;
L_0000029e97dcda10 .cmp/eq 4, v0000029e97d4b470_0, L_0000029e97e10820;
L_0000029e97dce910 .concat [ 32 1 0 0], L_0000029e97dcf310, L_0000029e97e10868;
L_0000029e97dce870 .concat [ 32 1 0 0], L_0000029e97dcecd0, L_0000029e97e108b0;
L_0000029e97dcfbd0 .arith/sum 33, L_0000029e97dce910, L_0000029e97dce870;
L_0000029e97dcf590 .cmp/eq 4, v0000029e97d4b470_0, L_0000029e97e108f8;
L_0000029e97dce0f0 .concat [ 32 1 0 0], L_0000029e97dcf310, L_0000029e97e10940;
L_0000029e97dceaf0 .concat [ 32 1 0 0], L_0000029e97dcecd0, L_0000029e97e10988;
L_0000029e97dcf770 .arith/sub 33, L_0000029e97dce0f0, L_0000029e97dceaf0;
L_0000029e97dcdb50 .cmp/eq 4, v0000029e97d4b470_0, L_0000029e97e109d0;
L_0000029e97dcfc70 .concat [ 32 1 0 0], L_0000029e97d2d660, L_0000029e97e10a18;
L_0000029e97dceeb0 .cmp/eq 4, v0000029e97d4b470_0, L_0000029e97e10a60;
L_0000029e97dcf810 .concat [ 32 1 0 0], L_0000029e97d2d270, L_0000029e97e10aa8;
L_0000029e97dcef50 .cmp/eq 4, v0000029e97d4b470_0, L_0000029e97e10af0;
L_0000029e97dcfd10 .concat [ 32 1 0 0], L_0000029e97d2d9e0, L_0000029e97e10b38;
L_0000029e97dcf3b0 .cmp/eq 4, v0000029e97d4b470_0, L_0000029e97e10b80;
L_0000029e97dcf8b0 .part L_0000029e97dcecd0, 0, 5;
L_0000029e97dce230 .shift/l 32, L_0000029e97dcf310, L_0000029e97dcf8b0;
L_0000029e97dcdab0 .concat [ 32 1 0 0], L_0000029e97dce230, L_0000029e97e10bc8;
L_0000029e97dcfef0 .cmp/eq 4, v0000029e97d4b470_0, L_0000029e97e10c10;
L_0000029e97dcdd30 .part L_0000029e97dcecd0, 0, 5;
L_0000029e97dcf950 .shift/r 32, L_0000029e97dcf310, L_0000029e97dcdd30;
L_0000029e97dcd830 .concat [ 32 1 0 0], L_0000029e97dcf950, L_0000029e97e10c58;
L_0000029e97dcff90 .cmp/eq 4, v0000029e97d4b470_0, L_0000029e97e10ca0;
L_0000029e97dcf9f0 .part L_0000029e97dcecd0, 0, 5;
L_0000029e97dcdbf0 .shift/rs 32, L_0000029e97dcf310, L_0000029e97dcf9f0;
L_0000029e97dceff0 .concat [ 32 0 0 0], L_0000029e97dcdbf0;
L_0000029e97dcf450 .concat [ 32 1 0 0], L_0000029e97dceff0, L_0000029e97e10ce8;
L_0000029e97dcfa90 .cmp/eq 4, v0000029e97d4b470_0, L_0000029e97e10d30;
L_0000029e97dce190 .cmp/gt.s 32, L_0000029e97dcecd0, L_0000029e97dcf310;
L_0000029e97dce370 .functor MUXZ 32, L_0000029e97e10e08, L_0000029e97e10dc0, L_0000029e97dce190, C4<>;
L_0000029e97dcd970 .concat [ 32 1 0 0], L_0000029e97dce370, L_0000029e97e10d78;
L_0000029e97dcf090 .cmp/eq 4, v0000029e97d4b470_0, L_0000029e97e10e50;
L_0000029e97dce2d0 .cmp/gt 32, L_0000029e97dcecd0, L_0000029e97dcf310;
L_0000029e97dcdc90 .functor MUXZ 32, L_0000029e97e10f28, L_0000029e97e10ee0, L_0000029e97dce2d0, C4<>;
L_0000029e97dcfdb0 .concat [ 32 1 0 0], L_0000029e97dcdc90, L_0000029e97e10e98;
L_0000029e97dcf4f0 .cmp/eq 4, v0000029e97d4b470_0, L_0000029e97e10f70;
L_0000029e97dcf630 .part L_0000029e97dce050, 1, 32;
L_0000029e97dcddd0 .concat [ 32 1 0 0], L_0000029e97dcf630, L_0000029e97e10fb8;
L_0000029e97dcf270 .cmp/eq 4, v0000029e97d4b470_0, L_0000029e97e11000;
L_0000029e97dcfb30 .part L_0000029e97dcecd0, 12, 20;
L_0000029e97dce9b0 .concat [ 12 20 1 0], L_0000029e97e11090, L_0000029e97dcfb30, L_0000029e97e11048;
L_0000029e97dce410 .cmp/eq 4, v0000029e97d4b470_0, L_0000029e97e110d8;
L_0000029e97dcfe50 .concat [ 32 1 0 0], L_0000029e97dcf310, L_0000029e97e11120;
L_0000029e97dceb90 .part L_0000029e97dcecd0, 12, 20;
L_0000029e97dcde70 .concat [ 12 20 0 0], L_0000029e97e11168, L_0000029e97dceb90;
L_0000029e97dcdf10 .concat [ 32 1 0 0], L_0000029e97dcde70, L_0000029e97e111b0;
L_0000029e97dce4b0 .arith/sum 33, L_0000029e97dcfe50, L_0000029e97dcdf10;
L_0000029e97dce550 .functor MUXZ 33, L_0000029e97e111f8, L_0000029e97dce4b0, L_0000029e97dce410, C4<>;
L_0000029e97dce5f0 .functor MUXZ 33, L_0000029e97dce550, L_0000029e97dce9b0, L_0000029e97dcf270, C4<>;
L_0000029e97dce690 .functor MUXZ 33, L_0000029e97dce5f0, L_0000029e97dcddd0, L_0000029e97dcf4f0, C4<>;
L_0000029e97dce7d0 .functor MUXZ 33, L_0000029e97dce690, L_0000029e97dcfdb0, L_0000029e97dcf090, C4<>;
L_0000029e97dcea50 .functor MUXZ 33, L_0000029e97dce7d0, L_0000029e97dcd970, L_0000029e97dcfa90, C4<>;
L_0000029e97dd02b0 .functor MUXZ 33, L_0000029e97dcea50, L_0000029e97dcf450, L_0000029e97dcff90, C4<>;
L_0000029e97dd0030 .functor MUXZ 33, L_0000029e97dd02b0, L_0000029e97dcd830, L_0000029e97dcfef0, C4<>;
L_0000029e97dd00d0 .functor MUXZ 33, L_0000029e97dd0030, L_0000029e97dcdab0, L_0000029e97dcf3b0, C4<>;
L_0000029e97dd0710 .functor MUXZ 33, L_0000029e97dd00d0, L_0000029e97dcfd10, L_0000029e97dcef50, C4<>;
L_0000029e97dd0530 .functor MUXZ 33, L_0000029e97dd0710, L_0000029e97dcf810, L_0000029e97dceeb0, C4<>;
L_0000029e97dd0170 .functor MUXZ 33, L_0000029e97dd0530, L_0000029e97dcfc70, L_0000029e97dcdb50, C4<>;
L_0000029e97dd05d0 .functor MUXZ 33, L_0000029e97dd0170, L_0000029e97dcf770, L_0000029e97dcf590, C4<>;
L_0000029e97dd03f0 .functor MUXZ 33, L_0000029e97dd05d0, L_0000029e97dcfbd0, L_0000029e97dcda10, C4<>;
L_0000029e97dd0210 .cmp/eq 32, L_0000029e97dd0670, L_0000029e97e11240;
L_0000029e97dd0350 .part L_0000029e97dcec30, 31, 1;
L_0000029e97dd0670 .concat [ 32 0 0 0], L_0000029e97dcec30;
S_0000029e97b81630 .scope module, "cpu_regs" "RegFile" 6 196, 14 7 0, S_0000029e97be5c60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "raA";
    .port_info 3 /INPUT 5 "raB";
    .port_info 4 /INPUT 5 "wa";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rdA";
    .port_info 8 /OUTPUT 32 "rdB";
L_0000029e97e10310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000029e97d2c5c0 .functor XNOR 1, v0000029e97dbc790_0, L_0000029e97e10310, C4<0>, C4<0>;
L_0000029e97d2db30 .functor AND 1, L_0000029e97d2c5c0, L_0000029e97dcb0d0, C4<1>, C4<1>;
L_0000029e97d2c630 .functor AND 1, L_0000029e97d2db30, L_0000029e97dcd330, C4<1>, C4<1>;
L_0000029e97e103e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000029e97d2d3c0 .functor XNOR 1, v0000029e97dbc790_0, L_0000029e97e103e8, C4<0>, C4<0>;
L_0000029e97d2d200 .functor AND 1, L_0000029e97d2d3c0, L_0000029e97dcbfd0, C4<1>, C4<1>;
L_0000029e97d2c860 .functor AND 1, L_0000029e97d2d200, L_0000029e97dcb170, C4<1>, C4<1>;
v0000029e97daecf0_0 .net/2u *"_ivl_0", 0 0, L_0000029e97e10310;  1 drivers
v0000029e97daf290_0 .net *"_ivl_10", 0 0, L_0000029e97dcd330;  1 drivers
v0000029e97daf330_0 .net *"_ivl_13", 0 0, L_0000029e97d2c630;  1 drivers
v0000029e97daf3d0_0 .net *"_ivl_14", 31 0, L_0000029e97dcb350;  1 drivers
v0000029e97dadfd0_0 .net *"_ivl_16", 6 0, L_0000029e97dcbd50;  1 drivers
L_0000029e97e103a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029e97dae070_0 .net *"_ivl_19", 1 0, L_0000029e97e103a0;  1 drivers
v0000029e97dae110_0 .net *"_ivl_2", 0 0, L_0000029e97d2c5c0;  1 drivers
v0000029e97daf470_0 .net/2u *"_ivl_22", 0 0, L_0000029e97e103e8;  1 drivers
v0000029e97db33d0_0 .net *"_ivl_24", 0 0, L_0000029e97d2d3c0;  1 drivers
v0000029e97db2ed0_0 .net *"_ivl_26", 0 0, L_0000029e97dcbfd0;  1 drivers
v0000029e97db2b10_0 .net *"_ivl_29", 0 0, L_0000029e97d2d200;  1 drivers
L_0000029e97e10430 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029e97db2070_0 .net/2u *"_ivl_30", 4 0, L_0000029e97e10430;  1 drivers
v0000029e97db30b0_0 .net *"_ivl_32", 0 0, L_0000029e97dcb170;  1 drivers
v0000029e97db3290_0 .net *"_ivl_35", 0 0, L_0000029e97d2c860;  1 drivers
v0000029e97db2bb0_0 .net *"_ivl_36", 31 0, L_0000029e97dcd010;  1 drivers
v0000029e97db2c50_0 .net *"_ivl_38", 6 0, L_0000029e97dcc890;  1 drivers
v0000029e97db2610_0 .net *"_ivl_4", 0 0, L_0000029e97dcb0d0;  1 drivers
L_0000029e97e10478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029e97db29d0_0 .net *"_ivl_41", 1 0, L_0000029e97e10478;  1 drivers
v0000029e97db3010_0 .net *"_ivl_7", 0 0, L_0000029e97d2db30;  1 drivers
L_0000029e97e10358 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029e97db24d0_0 .net/2u *"_ivl_8", 4 0, L_0000029e97e10358;  1 drivers
v0000029e97db26b0_0 .net "clock", 0 0, L_0000029e97dcc570;  alias, 1 drivers
v0000029e97db2890 .array "data", 0 31, 31 0;
v0000029e97db27f0_0 .var/i "i", 31 0;
v0000029e97db1fd0_0 .net "raA", 4 0, L_0000029e97dcd3d0;  alias, 1 drivers
v0000029e97db2a70_0 .net "raB", 4 0, L_0000029e97dcb530;  alias, 1 drivers
v0000029e97db2e30_0 .net "rdA", 31 0, L_0000029e97dcbf30;  alias, 1 drivers
v0000029e97db2f70_0 .net "rdB", 31 0, L_0000029e97dcb490;  alias, 1 drivers
v0000029e97db2570_0 .net "reset", 0 0, v0000029e97dc7ca0_0;  alias, 1 drivers
v0000029e97db21b0_0 .net "wa", 4 0, v0000029e97dbcf10_0;  alias, 1 drivers
v0000029e97db2cf0_0 .net "wd", 31 0, L_0000029e97dca770;  alias, 1 drivers
v0000029e97db3510_0 .net "wen", 0 0, v0000029e97dbc790_0;  alias, 1 drivers
E_0000029e97d38330/0 .event negedge, v0000029e97db2570_0;
E_0000029e97d38330/1 .event posedge, v0000029e97d4aed0_0;
E_0000029e97d38330 .event/or E_0000029e97d38330/0, E_0000029e97d38330/1;
L_0000029e97dcb0d0 .cmp/eq 5, v0000029e97dbcf10_0, L_0000029e97dcd3d0;
L_0000029e97dcd330 .cmp/ne 5, v0000029e97dbcf10_0, L_0000029e97e10358;
L_0000029e97dcb350 .array/port v0000029e97db2890, L_0000029e97dcbd50;
L_0000029e97dcbd50 .concat [ 5 2 0 0], L_0000029e97dcd3d0, L_0000029e97e103a0;
L_0000029e97dcbf30 .functor MUXZ 32, L_0000029e97dcb350, L_0000029e97dca770, L_0000029e97d2c630, C4<>;
L_0000029e97dcbfd0 .cmp/eq 5, v0000029e97dbcf10_0, L_0000029e97dcb530;
L_0000029e97dcb170 .cmp/ne 5, v0000029e97dbcf10_0, L_0000029e97e10430;
L_0000029e97dcd010 .array/port v0000029e97db2890, L_0000029e97dcc890;
L_0000029e97dcc890 .concat [ 5 2 0 0], L_0000029e97dcb530, L_0000029e97e10478;
L_0000029e97dcb490 .functor MUXZ 32, L_0000029e97dcd010, L_0000029e97dca770, L_0000029e97d2c860, C4<>;
S_0000029e97c28170 .scope module, "mem_read_selector" "mem_read_selector" 6 484, 15 4 0, S_0000029e97be5c60;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "mem_select";
    .port_info 1 /INPUT 32 "DMemOut";
    .port_info 2 /INPUT 2 "byte_index";
    .port_info 3 /OUTPUT 32 "out";
L_0000029e97e113f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000029e97d2cda0 .functor XNOR 1, L_0000029e97dc9eb0, L_0000029e97e113f0, C4<0>, C4<0>;
v0000029e97db2d90_0 .net "DMemOut", 31 0, v0000029e97dbcab0_0;  1 drivers
L_0000029e97e11318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029e97db3150_0 .net/2u *"_ivl_0", 1 0, L_0000029e97e11318;  1 drivers
v0000029e97db31f0_0 .net *"_ivl_11", 7 0, L_0000029e97dcadb0;  1 drivers
L_0000029e97e113a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000029e97db22f0_0 .net/2u *"_ivl_12", 1 0, L_0000029e97e113a8;  1 drivers
v0000029e97db3330_0 .net *"_ivl_14", 0 0, L_0000029e97dc8ab0;  1 drivers
v0000029e97db3470_0 .net *"_ivl_17", 7 0, L_0000029e97dc9d70;  1 drivers
v0000029e97db35b0_0 .net *"_ivl_19", 7 0, L_0000029e97dca310;  1 drivers
v0000029e97db3650_0 .net *"_ivl_2", 0 0, L_0000029e97dc9f50;  1 drivers
v0000029e97db2930_0 .net *"_ivl_20", 7 0, L_0000029e97dca6d0;  1 drivers
v0000029e97db2110_0 .net *"_ivl_22", 7 0, L_0000029e97dc8830;  1 drivers
v0000029e97db2250_0 .net *"_ivl_27", 0 0, L_0000029e97dc9eb0;  1 drivers
v0000029e97db2390_0 .net/2u *"_ivl_28", 0 0, L_0000029e97e113f0;  1 drivers
v0000029e97db2430_0 .net *"_ivl_30", 0 0, L_0000029e97d2cda0;  1 drivers
v0000029e97db2750_0 .net *"_ivl_33", 15 0, L_0000029e97dc94b0;  1 drivers
v0000029e97db1670_0 .net *"_ivl_35", 15 0, L_0000029e97dca450;  1 drivers
v0000029e97db0630_0 .net *"_ivl_5", 7 0, L_0000029e97dcad10;  1 drivers
L_0000029e97e11360 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000029e97db0810_0 .net/2u *"_ivl_6", 1 0, L_0000029e97e11360;  1 drivers
v0000029e97db0e50_0 .net *"_ivl_8", 0 0, L_0000029e97dcac70;  1 drivers
v0000029e97db1c10_0 .net "byte_index", 1 0, L_0000029e97dc9410;  1 drivers
v0000029e97db06d0_0 .net "byte_sel", 7 0, L_0000029e97dc8bf0;  1 drivers
v0000029e97daf9b0_0 .net "half", 15 0, L_0000029e97dca3b0;  1 drivers
v0000029e97daff50_0 .net "mem_select", 2 0, v0000029e97dbc290_0;  1 drivers
v0000029e97dafe10_0 .var "out", 31 0;
E_0000029e97d38d30 .event anyedge, v0000029e97daff50_0, v0000029e97db06d0_0, v0000029e97daf9b0_0, v0000029e97db2d90_0;
L_0000029e97dc9f50 .cmp/eq 2, L_0000029e97dc9410, L_0000029e97e11318;
L_0000029e97dcad10 .part v0000029e97dbcab0_0, 0, 8;
L_0000029e97dcac70 .cmp/eq 2, L_0000029e97dc9410, L_0000029e97e11360;
L_0000029e97dcadb0 .part v0000029e97dbcab0_0, 8, 8;
L_0000029e97dc8ab0 .cmp/eq 2, L_0000029e97dc9410, L_0000029e97e113a8;
L_0000029e97dc9d70 .part v0000029e97dbcab0_0, 16, 8;
L_0000029e97dca310 .part v0000029e97dbcab0_0, 24, 8;
L_0000029e97dca6d0 .functor MUXZ 8, L_0000029e97dca310, L_0000029e97dc9d70, L_0000029e97dc8ab0, C4<>;
L_0000029e97dc8830 .functor MUXZ 8, L_0000029e97dca6d0, L_0000029e97dcadb0, L_0000029e97dcac70, C4<>;
L_0000029e97dc8bf0 .functor MUXZ 8, L_0000029e97dc8830, L_0000029e97dcad10, L_0000029e97dc9f50, C4<>;
L_0000029e97dc9eb0 .part L_0000029e97dc9410, 1, 1;
L_0000029e97dc94b0 .part v0000029e97dbcab0_0, 0, 16;
L_0000029e97dca450 .part v0000029e97dbcab0_0, 16, 16;
L_0000029e97dca3b0 .functor MUXZ 16, L_0000029e97dca450, L_0000029e97dc94b0, L_0000029e97d2cda0, C4<>;
S_0000029e97c28300 .scope module, "mem_write_selector" "mem_write_selector" 6 431, 16 4 0, S_0000029e97be5c60;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "mem_select";
    .port_info 1 /INPUT 32 "ALUin";
    .port_info 2 /INPUT 2 "offset";
    .port_info 3 /OUTPUT 4 "byte_select_vector";
    .port_info 4 /OUTPUT 32 "out";
v0000029e97dafcd0_0 .net "ALUin", 31 0, v0000029e97db0f90_0;  1 drivers
v0000029e97db17b0_0 .var "byte_select_vector", 3 0;
v0000029e97db1990_0 .net "mem_select", 2 0, v0000029e97dbbed0_0;  alias, 1 drivers
v0000029e97dafd70_0 .net "offset", 1 0, L_0000029e97dc90f0;  1 drivers
v0000029e97db1b70_0 .var "out", 31 0;
E_0000029e97d38db0 .event anyedge, v0000029e97d4a610_0, v0000029e97dafd70_0, v0000029e97dafcd0_0;
E_0000029e97d394f0 .event anyedge, v0000029e97d4a610_0, v0000029e97dafd70_0;
S_0000029e97c150a0 .scope module, "signExtendUnit" "signExtend" 6 186, 17 4 0, S_0000029e97be5c60;
 .timescale -9 -9;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /OUTPUT 32 "imm_i";
    .port_info 2 /OUTPUT 32 "imm_s";
    .port_info 3 /OUTPUT 32 "imm_b";
    .port_info 4 /OUTPUT 32 "imm_u";
    .port_info 5 /OUTPUT 32 "imm_j";
v0000029e97db1710_0 .net *"_ivl_1", 0 0, L_0000029e97dccf70;  1 drivers
v0000029e97daf7d0_0 .net *"_ivl_11", 0 0, L_0000029e97dcb2b0;  1 drivers
v0000029e97db1cb0_0 .net *"_ivl_12", 19 0, L_0000029e97dcd1f0;  1 drivers
v0000029e97db1a30_0 .net *"_ivl_15", 6 0, L_0000029e97dcb3f0;  1 drivers
v0000029e97db1ad0_0 .net *"_ivl_17", 4 0, L_0000029e97dcd6f0;  1 drivers
v0000029e97db1d50_0 .net *"_ivl_2", 0 0, L_0000029e97dcd5b0;  1 drivers
v0000029e97daf910_0 .net *"_ivl_21", 0 0, L_0000029e97dcd290;  1 drivers
v0000029e97db1530_0 .net *"_ivl_22", 19 0, L_0000029e97dcc6b0;  1 drivers
v0000029e97daf870_0 .net *"_ivl_25", 0 0, L_0000029e97dcbb70;  1 drivers
v0000029e97db0b30_0 .net *"_ivl_27", 5 0, L_0000029e97dcb710;  1 drivers
v0000029e97db03b0_0 .net *"_ivl_29", 3 0, L_0000029e97dcb990;  1 drivers
L_0000029e97e10238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97db0950_0 .net/2u *"_ivl_30", 0 0, L_0000029e97e10238;  1 drivers
v0000029e97db1490_0 .net *"_ivl_35", 19 0, L_0000029e97dcd790;  1 drivers
L_0000029e97e10280 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000029e97db1210_0 .net/2u *"_ivl_36", 11 0, L_0000029e97e10280;  1 drivers
v0000029e97db0310_0 .net *"_ivl_4", 19 0, L_0000029e97dcbc10;  1 drivers
v0000029e97db0770_0 .net *"_ivl_41", 0 0, L_0000029e97dcbdf0;  1 drivers
v0000029e97dafa50_0 .net *"_ivl_42", 11 0, L_0000029e97dcc250;  1 drivers
v0000029e97db09f0_0 .net *"_ivl_45", 7 0, L_0000029e97dcb030;  1 drivers
v0000029e97db08b0_0 .net *"_ivl_47", 0 0, L_0000029e97dcc110;  1 drivers
v0000029e97db0090_0 .net *"_ivl_49", 5 0, L_0000029e97dccd90;  1 drivers
v0000029e97db0bd0_0 .net *"_ivl_51", 3 0, L_0000029e97dcc9d0;  1 drivers
L_0000029e97e102c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97db15d0_0 .net/2u *"_ivl_52", 0 0, L_0000029e97e102c8;  1 drivers
v0000029e97db1df0_0 .net *"_ivl_7", 11 0, L_0000029e97dcd470;  1 drivers
v0000029e97db1850_0 .net "imm_b", 31 0, L_0000029e97dcc7f0;  alias, 1 drivers
v0000029e97db13f0_0 .net "imm_i", 31 0, L_0000029e97dcc2f0;  alias, 1 drivers
v0000029e97dafaf0_0 .net "imm_j", 31 0, L_0000029e97dcc750;  alias, 1 drivers
v0000029e97db1e90_0 .net "imm_s", 31 0, L_0000029e97dcb5d0;  alias, 1 drivers
v0000029e97db0c70_0 .net "imm_u", 31 0, L_0000029e97dcbcb0;  alias, 1 drivers
v0000029e97dafb90_0 .net "instr", 24 0, L_0000029e97dcba30;  1 drivers
L_0000029e97dccf70 .part L_0000029e97dcba30, 24, 1;
L_0000029e97dcd5b0 .concat [ 1 0 0 0], L_0000029e97dccf70;
LS_0000029e97dcbc10_0_0 .concat [ 1 1 1 1], L_0000029e97dcd5b0, L_0000029e97dcd5b0, L_0000029e97dcd5b0, L_0000029e97dcd5b0;
LS_0000029e97dcbc10_0_4 .concat [ 1 1 1 1], L_0000029e97dcd5b0, L_0000029e97dcd5b0, L_0000029e97dcd5b0, L_0000029e97dcd5b0;
LS_0000029e97dcbc10_0_8 .concat [ 1 1 1 1], L_0000029e97dcd5b0, L_0000029e97dcd5b0, L_0000029e97dcd5b0, L_0000029e97dcd5b0;
LS_0000029e97dcbc10_0_12 .concat [ 1 1 1 1], L_0000029e97dcd5b0, L_0000029e97dcd5b0, L_0000029e97dcd5b0, L_0000029e97dcd5b0;
LS_0000029e97dcbc10_0_16 .concat [ 1 1 1 1], L_0000029e97dcd5b0, L_0000029e97dcd5b0, L_0000029e97dcd5b0, L_0000029e97dcd5b0;
LS_0000029e97dcbc10_1_0 .concat [ 4 4 4 4], LS_0000029e97dcbc10_0_0, LS_0000029e97dcbc10_0_4, LS_0000029e97dcbc10_0_8, LS_0000029e97dcbc10_0_12;
LS_0000029e97dcbc10_1_4 .concat [ 4 0 0 0], LS_0000029e97dcbc10_0_16;
L_0000029e97dcbc10 .concat [ 16 4 0 0], LS_0000029e97dcbc10_1_0, LS_0000029e97dcbc10_1_4;
L_0000029e97dcd470 .part L_0000029e97dcba30, 13, 12;
L_0000029e97dcc2f0 .concat [ 12 20 0 0], L_0000029e97dcd470, L_0000029e97dcbc10;
L_0000029e97dcb2b0 .part L_0000029e97dcba30, 24, 1;
LS_0000029e97dcd1f0_0_0 .concat [ 1 1 1 1], L_0000029e97dcb2b0, L_0000029e97dcb2b0, L_0000029e97dcb2b0, L_0000029e97dcb2b0;
LS_0000029e97dcd1f0_0_4 .concat [ 1 1 1 1], L_0000029e97dcb2b0, L_0000029e97dcb2b0, L_0000029e97dcb2b0, L_0000029e97dcb2b0;
LS_0000029e97dcd1f0_0_8 .concat [ 1 1 1 1], L_0000029e97dcb2b0, L_0000029e97dcb2b0, L_0000029e97dcb2b0, L_0000029e97dcb2b0;
LS_0000029e97dcd1f0_0_12 .concat [ 1 1 1 1], L_0000029e97dcb2b0, L_0000029e97dcb2b0, L_0000029e97dcb2b0, L_0000029e97dcb2b0;
LS_0000029e97dcd1f0_0_16 .concat [ 1 1 1 1], L_0000029e97dcb2b0, L_0000029e97dcb2b0, L_0000029e97dcb2b0, L_0000029e97dcb2b0;
LS_0000029e97dcd1f0_1_0 .concat [ 4 4 4 4], LS_0000029e97dcd1f0_0_0, LS_0000029e97dcd1f0_0_4, LS_0000029e97dcd1f0_0_8, LS_0000029e97dcd1f0_0_12;
LS_0000029e97dcd1f0_1_4 .concat [ 4 0 0 0], LS_0000029e97dcd1f0_0_16;
L_0000029e97dcd1f0 .concat [ 16 4 0 0], LS_0000029e97dcd1f0_1_0, LS_0000029e97dcd1f0_1_4;
L_0000029e97dcb3f0 .part L_0000029e97dcba30, 18, 7;
L_0000029e97dcd6f0 .part L_0000029e97dcba30, 0, 5;
L_0000029e97dcb5d0 .concat [ 5 7 20 0], L_0000029e97dcd6f0, L_0000029e97dcb3f0, L_0000029e97dcd1f0;
L_0000029e97dcd290 .part L_0000029e97dcba30, 24, 1;
LS_0000029e97dcc6b0_0_0 .concat [ 1 1 1 1], L_0000029e97dcd290, L_0000029e97dcd290, L_0000029e97dcd290, L_0000029e97dcd290;
LS_0000029e97dcc6b0_0_4 .concat [ 1 1 1 1], L_0000029e97dcd290, L_0000029e97dcd290, L_0000029e97dcd290, L_0000029e97dcd290;
LS_0000029e97dcc6b0_0_8 .concat [ 1 1 1 1], L_0000029e97dcd290, L_0000029e97dcd290, L_0000029e97dcd290, L_0000029e97dcd290;
LS_0000029e97dcc6b0_0_12 .concat [ 1 1 1 1], L_0000029e97dcd290, L_0000029e97dcd290, L_0000029e97dcd290, L_0000029e97dcd290;
LS_0000029e97dcc6b0_0_16 .concat [ 1 1 1 1], L_0000029e97dcd290, L_0000029e97dcd290, L_0000029e97dcd290, L_0000029e97dcd290;
LS_0000029e97dcc6b0_1_0 .concat [ 4 4 4 4], LS_0000029e97dcc6b0_0_0, LS_0000029e97dcc6b0_0_4, LS_0000029e97dcc6b0_0_8, LS_0000029e97dcc6b0_0_12;
LS_0000029e97dcc6b0_1_4 .concat [ 4 0 0 0], LS_0000029e97dcc6b0_0_16;
L_0000029e97dcc6b0 .concat [ 16 4 0 0], LS_0000029e97dcc6b0_1_0, LS_0000029e97dcc6b0_1_4;
L_0000029e97dcbb70 .part L_0000029e97dcba30, 0, 1;
L_0000029e97dcb710 .part L_0000029e97dcba30, 18, 6;
L_0000029e97dcb990 .part L_0000029e97dcba30, 1, 4;
LS_0000029e97dcc7f0_0_0 .concat [ 1 4 6 1], L_0000029e97e10238, L_0000029e97dcb990, L_0000029e97dcb710, L_0000029e97dcbb70;
LS_0000029e97dcc7f0_0_4 .concat [ 20 0 0 0], L_0000029e97dcc6b0;
L_0000029e97dcc7f0 .concat [ 12 20 0 0], LS_0000029e97dcc7f0_0_0, LS_0000029e97dcc7f0_0_4;
L_0000029e97dcd790 .part L_0000029e97dcba30, 5, 20;
L_0000029e97dcbcb0 .concat [ 12 20 0 0], L_0000029e97e10280, L_0000029e97dcd790;
L_0000029e97dcbdf0 .part L_0000029e97dcba30, 24, 1;
LS_0000029e97dcc250_0_0 .concat [ 1 1 1 1], L_0000029e97dcbdf0, L_0000029e97dcbdf0, L_0000029e97dcbdf0, L_0000029e97dcbdf0;
LS_0000029e97dcc250_0_4 .concat [ 1 1 1 1], L_0000029e97dcbdf0, L_0000029e97dcbdf0, L_0000029e97dcbdf0, L_0000029e97dcbdf0;
LS_0000029e97dcc250_0_8 .concat [ 1 1 1 1], L_0000029e97dcbdf0, L_0000029e97dcbdf0, L_0000029e97dcbdf0, L_0000029e97dcbdf0;
L_0000029e97dcc250 .concat [ 4 4 4 0], LS_0000029e97dcc250_0_0, LS_0000029e97dcc250_0_4, LS_0000029e97dcc250_0_8;
L_0000029e97dcb030 .part L_0000029e97dcba30, 5, 8;
L_0000029e97dcc110 .part L_0000029e97dcba30, 13, 1;
L_0000029e97dccd90 .part L_0000029e97dcba30, 18, 6;
L_0000029e97dcc9d0 .part L_0000029e97dcba30, 14, 4;
LS_0000029e97dcc750_0_0 .concat [ 1 4 6 1], L_0000029e97e102c8, L_0000029e97dcc9d0, L_0000029e97dccd90, L_0000029e97dcc110;
LS_0000029e97dcc750_0_4 .concat [ 8 12 0 0], L_0000029e97dcb030, L_0000029e97dcc250;
L_0000029e97dcc750 .concat [ 12 20 0 0], LS_0000029e97dcc750_0_0, LS_0000029e97dcc750_0_4;
S_0000029e97c15230 .scope module, "mem" "memory" 3 78, 18 3 0, S_0000029e97bc64c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 18 "PC";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "instr";
    .port_info 4 /INPUT 18 "data_addr";
    .port_info 5 /INPUT 1 "ren";
    .port_info 6 /INPUT 1 "wen";
    .port_info 7 /INPUT 32 "data_in";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /INPUT 4 "byte_select_vector";
    .port_info 10 /OUTPUT 1 "ready";
P_0000029e97c153c0 .param/l "STATE_FINISHED" 1 18 36, C4<11>;
P_0000029e97c153f8 .param/l "STATE_IDLE" 1 18 33, C4<00>;
P_0000029e97c15430 .param/l "STATE_READING" 1 18 34, C4<01>;
P_0000029e97c15468 .param/l "STATE_WRITING" 1 18 35, C4<10>;
P_0000029e97c154a0 .param/l "data_size" 1 18 15, +C4<00000000000000000000001000000000>;
P_0000029e97c154d8 .param/l "text_size" 1 18 14, +C4<00000000000000000000001000000000>;
v0000029e97dc0d40_0 .net "PC", 17 0, L_0000029e97dc9190;  1 drivers
v0000029e97dc0e80_0 .net "byte_select_vector", 3 0, L_0000029e97d2c470;  alias, 1 drivers
v0000029e97dc1f60_0 .net "clk", 0 0, L_0000029e97dcc570;  alias, 1 drivers
v0000029e97dc1380_0 .var "cnt", 4 0;
v0000029e97dbfe40_0 .net "data_addr", 17 0, L_0000029e97dc9910;  1 drivers
v0000029e97dbfda0_0 .net "data_in", 31 0, L_0000029e97d2dcf0;  alias, 1 drivers
v0000029e97dc1b00 .array "data_mem", 511 0, 31 0;
v0000029e97dc0c00_0 .var "data_out", 31 0;
v0000029e97dc19c0_0 .var/i "i", 31 0;
v0000029e97dc08e0_0 .var "instr", 31 0;
v0000029e97dc0fc0 .array "instr_mem", 511 0, 31 0;
v0000029e97dc1e20_0 .var "ready", 0 0;
v0000029e97dc0200_0 .net "ren", 0 0, v0000029e97d4bb50_0;  alias, 1 drivers
v0000029e97dc0840_0 .net "reset", 0 0, v0000029e97dc7ca0_0;  alias, 1 drivers
v0000029e97dc07a0_0 .var "saved_data_addr", 19 0;
v0000029e97dc0f20_0 .var "state", 1 0;
v0000029e97dc02a0_0 .net "wen", 0 0, v0000029e97d4aa70_0;  alias, 1 drivers
S_0000029e97dc3fd0 .scope module, "scr" "screen" 3 117, 19 2 0, S_0000029e97bc64c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 10 "pixelAddress";
    .port_info 2 /INPUT 8 "pixelData";
    .port_info 3 /INOUT 1 "io_sda";
    .port_info 4 /OUTPUT 1 "io_scl";
P_0000029e97c077f0 .param/l "INST_READ_BYTE" 1 19 17, +C4<00000000000000000000000000000010>;
P_0000029e97c07828 .param/l "INST_START_TX" 1 19 15, +C4<00000000000000000000000000000000>;
P_0000029e97c07860 .param/l "INST_STOP_TX" 1 19 16, +C4<00000000000000000000000000000001>;
P_0000029e97c07898 .param/l "INST_WRITE_BYTE" 1 19 18, +C4<00000000000000000000000000000011>;
P_0000029e97c078d0 .param/l "STARTUP_WAIT" 0 19 4, C4<00000000100110001001011010000000>;
P_0000029e97c07908 .param/l "STATE_CHECK_FINISHED_INIT" 1 19 85, C4<011>;
P_0000029e97c07940 .param/l "STATE_CHECK_IMG_FINISH" 1 19 87, C4<101>;
P_0000029e97c07978 .param/l "STATE_DEBOUNCE" 1 19 88, C4<110>;
P_0000029e97c079b0 .param/l "STATE_ERROR" 1 19 89, C4<111>;
P_0000029e97c079e8 .param/l "STATE_IDLE" 1 19 82, C4<000>;
P_0000029e97c07a20 .param/l "STATE_INIT" 1 19 83, C4<001>;
P_0000029e97c07a58 .param/l "STATE_LOAD_IMAGE" 1 19 86, C4<100>;
P_0000029e97c07a90 .param/l "STATE_WAIT_API" 1 19 84, C4<010>;
P_0000029e97c07ac8 .param/l "address" 0 19 5, C4<0111100>;
L_0000029e97d2df20 .functor BUFZ 1, v0000029e97dc2960_0, C4<0>, C4<0>, C4<0>;
L_0000029e97e11708 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97dc2be0_0 .net/2u *"_ivl_2", 0 0, L_0000029e97e11708;  1 drivers
L_0000029e97e11750 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000029e97dc2e60_0 .net/2u *"_ivl_6", 0 0, L_0000029e97e11750;  1 drivers
L_0000029e97e11798 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e97dc3400_0 .net/2u *"_ivl_8", 0 0, L_0000029e97e11798;  1 drivers
v0000029e97dc3540_0 .net "api_complete", 0 0, v0000029e97dbfb20_0;  1 drivers
v0000029e97dc2460_0 .net "api_error", 0 0, v0000029e97dc1c40_0;  1 drivers
v0000029e97dc26e0_0 .net "clk", 0 0, v0000029e97dcb7b0_0;  alias, 1 drivers
v0000029e97dc2a00_0 .var "cmd", 7 0;
v0000029e97dc2c80_0 .var "commandIndex", 7 0;
v0000029e97dc30e0_0 .var "data", 7 0;
v0000029e97dc34a0_0 .var "data2", 7 0;
v0000029e97dc2500_0 .net "dataToSend", 7 0, v0000029e97dc0340_0;  1 drivers
v0000029e97dc2780_0 .var "doubleData", 0 0;
v0000029e97dc2140_0 .var "en_api", 0 0;
v0000029e97dc35e0_0 .net "enableI2C", 0 0, v0000029e97dc1a60_0;  1 drivers
v0000029e97dc2b40_0 .net "i2c_complete", 0 0, v0000029e97dc21e0_0;  1 drivers
v0000029e97dc3680_0 .net "i2c_error", 0 0, v0000029e97dc2280_0;  1 drivers
v0000029e97dc2000_0 .var "initiated", 0 0;
v0000029e97dc2d20_0 .net "instructionI2C", 1 0, v0000029e97dbfbc0_0;  1 drivers
v0000029e97dc20a0_0 .net "io_scl", 0 0, L_0000029e97d2df20;  alias, 1 drivers
v0000029e97dc25a0_0 .net "io_sda", 0 0, L_0000029e97dc8970;  alias, 1 drivers
v0000029e97dc2dc0_0 .net "isSending", 0 0, v0000029e97dc3360_0;  1 drivers
v0000029e97dc2640_0 .var "next_state", 2 0;
v0000029e97dc2820_0 .net "pixelAddress", 9 0, L_0000029e97dca9f0;  alias, 1 drivers
v0000029e97dc2f00_0 .var "pixelCounter", 10 0;
v0000029e97dc3040_0 .net "pixelData", 7 0, L_0000029e97d2cf60;  alias, 1 drivers
v0000029e97dc28c0_0 .var "processStarted", 0 0;
v0000029e97dc4d20_0 .net "sdaIn", 0 0, L_0000029e97dc8c90;  1 drivers
v0000029e97dc4b40_0 .net "sdaOut", 0 0, v0000029e97dc2320_0;  1 drivers
v0000029e97dc64e0_0 .var "state", 2 0;
v0000029e97dc6580_0 .net "testscl", 0 0, v0000029e97dc2960_0;  1 drivers
v0000029e97dc6760_0 .var "txCounter", 24 0;
L_0000029e97dca9f0 .part v0000029e97dc2f00_0, 0, 10;
L_0000029e97dc8970 .functor MUXZ 1, L_0000029e97e11708, v0000029e97dc2320_0, v0000029e97dc3360_0, C4<>;
L_0000029e97dc8c90 .functor MUXZ 1, L_0000029e97e11798, L_0000029e97e11750, L_0000029e97dc8970, C4<>;
S_0000029e97dc3990 .scope module, "i2c_api_inst" "i2c_api" 19 64, 20 1 0, S_0000029e97dc3fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 8 "data2";
    .port_info 3 /INPUT 7 "address";
    .port_info 4 /INPUT 8 "cmd";
    .port_info 5 /INPUT 1 "enable";
    .port_info 6 /INPUT 1 "doubleData";
    .port_info 7 /OUTPUT 2 "instruction";
    .port_info 8 /OUTPUT 1 "enable_i2c";
    .port_info 9 /OUTPUT 1 "api_complete";
    .port_info 10 /OUTPUT 8 "byteToSend";
    .port_info 11 /INPUT 1 "i2c_error";
    .port_info 12 /OUTPUT 1 "error";
    .port_info 13 /INPUT 1 "i2c_complete";
P_0000029e97b5a850 .param/l "INST_READ_BYTE" 1 20 20, +C4<00000000000000000000000000000010>;
P_0000029e97b5a888 .param/l "INST_START_TX" 1 20 18, +C4<00000000000000000000000000000000>;
P_0000029e97b5a8c0 .param/l "INST_STOP_TX" 1 20 19, +C4<00000000000000000000000000000001>;
P_0000029e97b5a8f8 .param/l "INST_WRITE_BYTE" 1 20 21, +C4<00000000000000000000000000000011>;
P_0000029e97b5a930 .param/l "STATE_ADDR" 1 20 26, +C4<00000000000000000000000000000010>;
P_0000029e97b5a968 .param/l "STATE_CMD" 1 20 27, +C4<00000000000000000000000000000011>;
P_0000029e97b5a9a0 .param/l "STATE_DATA" 1 20 28, +C4<00000000000000000000000000000100>;
P_0000029e97b5a9d8 .param/l "STATE_DATA2" 1 20 31, +C4<00000000000000000000000000000111>;
P_0000029e97b5aa10 .param/l "STATE_IDLE" 1 20 24, +C4<00000000000000000000000000000000>;
P_0000029e97b5aa48 .param/l "STATE_START_TX" 1 20 25, +C4<00000000000000000000000000000001>;
P_0000029e97b5aa80 .param/l "STATE_STOP" 1 20 29, +C4<00000000000000000000000000000101>;
P_0000029e97b5aab8 .param/l "STATE_WAIT_FOR_I2C" 1 20 30, +C4<00000000000000000000000000000110>;
L_0000029e97e117e0 .functor BUFT 1, C4<0111100>, C4<0>, C4<0>, C4<0>;
v0000029e97dc1100_0 .net "address", 6 0, L_0000029e97e117e0;  1 drivers
v0000029e97dbfb20_0 .var "api_complete", 0 0;
v0000029e97dc0340_0 .var "byteToSend", 7 0;
v0000029e97dbf800_0 .net "clk", 0 0, v0000029e97dcb7b0_0;  alias, 1 drivers
v0000029e97dc03e0_0 .net "cmd", 7 0, v0000029e97dc2a00_0;  1 drivers
v0000029e97dc0980_0 .net "data", 7 0, v0000029e97dc30e0_0;  1 drivers
v0000029e97dc1060_0 .net "data2", 7 0, v0000029e97dc34a0_0;  1 drivers
v0000029e97dc0a20_0 .net "doubleData", 0 0, v0000029e97dc2780_0;  1 drivers
v0000029e97dc11a0_0 .net "enable", 0 0, v0000029e97dc2140_0;  1 drivers
v0000029e97dc1a60_0 .var "enable_i2c", 0 0;
v0000029e97dc1c40_0 .var "error", 0 0;
v0000029e97dc1240_0 .net "i2c_complete", 0 0, v0000029e97dc21e0_0;  alias, 1 drivers
v0000029e97dc1ce0_0 .net "i2c_error", 0 0, v0000029e97dc2280_0;  alias, 1 drivers
v0000029e97dbfbc0_0 .var "instruction", 1 0;
v0000029e97dc14c0_0 .var "next_state", 3 0;
v0000029e97dbfc60_0 .var "processStarted", 0 0;
v0000029e97dc1560_0 .var "state", 3 0;
E_0000029e97d39370 .event posedge, v0000029e97dbf800_0;
S_0000029e97dc42f0 .scope module, "i2c_inst" "i2c" 19 43, 21 2 0, S_0000029e97dc3fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sdaIn";
    .port_info 2 /OUTPUT 1 "sdaOutReg";
    .port_info 3 /OUTPUT 1 "isSending";
    .port_info 4 /OUTPUT 1 "scl";
    .port_info 5 /INPUT 2 "instruction";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /INPUT 8 "byteToSend";
    .port_info 8 /OUTPUT 8 "byteReceived";
    .port_info 9 /OUTPUT 1 "error";
    .port_info 10 /OUTPUT 1 "complete";
P_0000029e97b5ab00 .param/l "INST_READ_BYTE" 1 21 17, +C4<00000000000000000000000000000010>;
P_0000029e97b5ab38 .param/l "INST_START_TX" 1 21 15, +C4<00000000000000000000000000000000>;
P_0000029e97b5ab70 .param/l "INST_STOP_TX" 1 21 16, +C4<00000000000000000000000000000001>;
P_0000029e97b5aba8 .param/l "INST_WRITE_BYTE" 1 21 18, +C4<00000000000000000000000000000011>;
P_0000029e97b5abe0 .param/l "STATE_DONE" 1 21 20, +C4<00000000000000000000000000000101>;
P_0000029e97b5ac18 .param/l "STATE_IDLE" 1 21 19, +C4<00000000000000000000000000000100>;
P_0000029e97b5ac50 .param/l "STATE_RCV_ACK" 1 21 22, +C4<00000000000000000000000000000111>;
P_0000029e97b5ac88 .param/l "STATE_SEND_ACK" 1 21 21, +C4<00000000000000000000000000000110>;
v0000029e97dc1600_0 .var "bitToSend", 2 0;
v0000029e97dc17e0_0 .var "byteReceived", 7 0;
v0000029e97dc1880_0 .net "byteToSend", 7 0, v0000029e97dc0340_0;  alias, 1 drivers
v0000029e97dc32c0_0 .net "clk", 0 0, v0000029e97dcb7b0_0;  alias, 1 drivers
v0000029e97dc3180_0 .var "clockDivider", 6 0;
v0000029e97dc21e0_0 .var "complete", 0 0;
v0000029e97dc2aa0_0 .net "enable", 0 0, v0000029e97dc1a60_0;  alias, 1 drivers
v0000029e97dc2280_0 .var "error", 0 0;
v0000029e97dc2fa0_0 .net "instruction", 1 0, v0000029e97dbfbc0_0;  alias, 1 drivers
v0000029e97dc3360_0 .var "isSending", 0 0;
v0000029e97dc2960_0 .var "scl", 0 0;
v0000029e97dc23c0_0 .net "sdaIn", 0 0, L_0000029e97dc8c90;  alias, 1 drivers
v0000029e97dc2320_0 .var "sdaOutReg", 0 0;
v0000029e97dc3220_0 .var "state", 2 0;
S_0000029e97dc4160 .scope module, "text" "textEngine" 3 105, 22 1 0, S_0000029e97bc64c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "pixelAddress";
    .port_info 3 /INPUT 6 "char_write_addr";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /INPUT 8 "char_write";
    .port_info 7 /OUTPUT 8 "pixelData";
    .port_info 8 /OUTPUT 1 "error";
L_0000029e97d2ce80 .functor BUFZ 8, L_0000029e97dc88d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000029e97d2cf60 .functor BUFZ 8, v0000029e97dc5ea0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000029e97d2e000 .functor AND 1, L_0000029e97dc9050, L_0000029e97dc9230, C4<1>, C4<1>;
v0000029e97dc5e00_0 .net *"_ivl_0", 7 0, L_0000029e97dc88d0;  1 drivers
v0000029e97dc6ee0_0 .net *"_ivl_11", 3 0, L_0000029e97dc9690;  1 drivers
v0000029e97dc5220_0 .net *"_ivl_17", 0 0, L_0000029e97dcabd0;  1 drivers
v0000029e97dc5d60_0 .net *"_ivl_2", 7 0, L_0000029e97dc8fb0;  1 drivers
v0000029e97dc6120_0 .net *"_ivl_22", 31 0, L_0000029e97dc9e10;  1 drivers
L_0000029e97e114c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029e97dc5c20_0 .net *"_ivl_25", 23 0, L_0000029e97e114c8;  1 drivers
L_0000029e97e11510 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0000029e97dc69e0_0 .net/2u *"_ivl_26", 31 0, L_0000029e97e11510;  1 drivers
v0000029e97dc4dc0_0 .net *"_ivl_28", 0 0, L_0000029e97dc9050;  1 drivers
v0000029e97dc48c0_0 .net *"_ivl_30", 31 0, L_0000029e97dcaf90;  1 drivers
L_0000029e97e11558 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029e97dc50e0_0 .net *"_ivl_33", 23 0, L_0000029e97e11558;  1 drivers
L_0000029e97e115a0 .functor BUFT 1, C4<00000000000000000000000001111110>, C4<0>, C4<0>, C4<0>;
v0000029e97dc6d00_0 .net/2u *"_ivl_34", 31 0, L_0000029e97e115a0;  1 drivers
v0000029e97dc5900_0 .net *"_ivl_36", 0 0, L_0000029e97dc9230;  1 drivers
v0000029e97dc59a0_0 .net *"_ivl_39", 0 0, L_0000029e97d2e000;  1 drivers
L_0000029e97e115e8 .functor BUFT 1, C4<00100000>, C4<0>, C4<0>, C4<0>;
v0000029e97dc6300_0 .net/2u *"_ivl_40", 7 0, L_0000029e97e115e8;  1 drivers
L_0000029e97e11480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029e97dc4e60_0 .net *"_ivl_5", 1 0, L_0000029e97e11480;  1 drivers
v0000029e97dc66c0_0 .net *"_ivl_9", 1 0, L_0000029e97dca810;  1 drivers
v0000029e97dc6f80_0 .net "charAddress", 5 0, L_0000029e97dc8b50;  1 drivers
v0000029e97dc4fa0 .array "charMemory", 0 63, 7 0;
v0000029e97dc4f00_0 .net "charOutput", 7 0, L_0000029e97d2ce80;  1 drivers
v0000029e97dc6a80_0 .net "char_write", 7 0, L_0000029e97dc8d30;  1 drivers
v0000029e97dc5040_0 .net "char_write_addr", 5 0, L_0000029e97dc95f0;  1 drivers
v0000029e97dc6b20_0 .net "chosenChar", 7 0, L_0000029e97dca130;  1 drivers
v0000029e97dc6bc0_0 .net "clk", 0 0, v0000029e97dcb7b0_0;  alias, 1 drivers
v0000029e97dc5cc0_0 .net "columnAddress", 2 0, L_0000029e97dc92d0;  1 drivers
v0000029e97dc55e0_0 .var "counter", 23 0;
v0000029e97dc63a0_0 .var "error", 0 0;
v0000029e97dc6800 .array "fontBuffer", 0 1519, 7 0;
v0000029e97dc4aa0_0 .var/i "i", 31 0;
v0000029e97dc5ea0_0 .var "outputBuffer", 7 0;
v0000029e97dc5b80_0 .net "pixelAddress", 9 0, L_0000029e97dca9f0;  alias, 1 drivers
v0000029e97dc5400_0 .net "pixelData", 7 0, L_0000029e97d2cf60;  alias, 1 drivers
v0000029e97dc5a40_0 .net "ren", 0 0, v0000029e97d4b010_0;  alias, 1 drivers
v0000029e97dc6080_0 .net "reset", 0 0, v0000029e97dc7ca0_0;  alias, 1 drivers
v0000029e97dc6620_0 .net "topRow", 0 0, L_0000029e97dcae50;  1 drivers
v0000029e97dc5180_0 .net "wen", 0 0, v0000029e97d4a2f0_0;  alias, 1 drivers
L_0000029e97dc88d0 .array/port v0000029e97dc4fa0, L_0000029e97dc8fb0;
L_0000029e97dc8fb0 .concat [ 6 2 0 0], L_0000029e97dc8b50, L_0000029e97e11480;
L_0000029e97dca810 .part L_0000029e97dca9f0, 8, 2;
L_0000029e97dc9690 .part L_0000029e97dca9f0, 3, 4;
L_0000029e97dc8b50 .concat [ 4 2 0 0], L_0000029e97dc9690, L_0000029e97dca810;
L_0000029e97dc92d0 .part L_0000029e97dca9f0, 0, 3;
L_0000029e97dcabd0 .part L_0000029e97dca9f0, 7, 1;
L_0000029e97dcae50 .reduce/nor L_0000029e97dcabd0;
L_0000029e97dc9e10 .concat [ 8 24 0 0], L_0000029e97d2ce80, L_0000029e97e114c8;
L_0000029e97dc9050 .cmp/ge 32, L_0000029e97dc9e10, L_0000029e97e11510;
L_0000029e97dcaf90 .concat [ 8 24 0 0], L_0000029e97d2ce80, L_0000029e97e11558;
L_0000029e97dc9230 .cmp/ge 32, L_0000029e97e115a0, L_0000029e97dcaf90;
L_0000029e97dca130 .functor MUXZ 8, L_0000029e97e115e8, L_0000029e97d2ce80, L_0000029e97d2e000, C4<>;
    .scope S_0000029e97b81630;
T_0 ;
    %wait E_0000029e97d38330;
    %load/vec4 v0000029e97db2570_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e97db27f0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000029e97db27f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029e97db27f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97db2890, 0, 4;
    %load/vec4 v0000029e97db27f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029e97db27f0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029e97db3510_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000029e97db21b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000029e97db2cf0_0;
    %load/vec4 v0000029e97db21b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97db2890, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000029e97bda310;
T_1 ;
    %wait E_0000029e97d34c30;
    %load/vec4 v0000029e97d4b0b0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e97d4a4d0_0, 0, 32;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0000029e97d4a9d0_0;
    %store/vec4 v0000029e97d4a4d0_0, 0, 32;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0000029e97d4a9d0_0;
    %store/vec4 v0000029e97d4a4d0_0, 0, 32;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0000029e97d4a9d0_0;
    %store/vec4 v0000029e97d4a4d0_0, 0, 32;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0000029e97d4b3d0_0;
    %store/vec4 v0000029e97d4a4d0_0, 0, 32;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0000029e97d4a930_0;
    %store/vec4 v0000029e97d4a4d0_0, 0, 32;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0000029e97d4ab10_0;
    %store/vec4 v0000029e97d4a4d0_0, 0, 32;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0000029e97d4bc90_0;
    %store/vec4 v0000029e97d4a4d0_0, 0, 32;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0000029e97d4bc90_0;
    %store/vec4 v0000029e97d4a4d0_0, 0, 32;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000029e97b89ab0;
T_2 ;
    %wait E_0000029e97d38930;
    %load/vec4 v0000029e97daa690_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97daab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97d115f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97daaf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97d10dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da98d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9f10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029e97d11cd0_0, 0, 3;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97d115f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daaf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97d10dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da98d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9f10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029e97d11cd0_0, 0, 3;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97d115f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daaf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97d10dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da98d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9f10_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000029e97d11cd0_0, 0, 3;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daab90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97da9dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97dab310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97d115f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daaf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97d10dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da98d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9f10_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029e97d11cd0_0, 0, 3;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97d115f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daaf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97d10dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97da98d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97da9f10_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000029e97d11cd0_0, 0, 3;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97daab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97da9ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97d115f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97daaf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97d10dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da98d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9f10_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029e97d11cd0_0, 0, 3;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97daab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97d115f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97daaf50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97d10dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da98d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9f10_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000029e97d11cd0_0, 0, 3;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97d115f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daaf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97d10dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97dab1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da98d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97da9f10_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000029e97d11cd0_0, 0, 3;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97d115f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daaf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97d10dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da98d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9f10_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000029e97d11cd0_0, 0, 3;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97d115f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daaf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97d10dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da98d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97da9f10_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000029e97d11cd0_0, 0, 3;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000029e97b89c40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97daa230_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000029e97b89c40;
T_4 ;
    %wait E_0000029e97d389f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97daa7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97da9a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daa870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97dab3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97dab270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97da9b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97daa230_0, 0, 1;
    %load/vec4 v0000029e97daa410_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daa230_0, 0, 1;
    %load/vec4 v0000029e97daa230_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daa870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9a10_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dab3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97daa870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9a10_0, 0, 1;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000029e97daa370_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v0000029e97da9d30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daa7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97daa870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9a10_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000029e97daa2d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v0000029e97daa550_0;
    %load/vec4 v0000029e97daae10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_4.10, 4;
    %load/vec4 v0000029e97daa550_0;
    %load/vec4 v0000029e97daaaf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_4.10;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daa7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97daa870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97da9a10_0, 0, 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0000029e97daa730_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97da9e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97da9a10_0, 0, 1;
T_4.11 ;
T_4.8 ;
T_4.5 ;
T_4.1 ;
    %load/vec4 v0000029e97dab450_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97da9e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97daa7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97da9970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97da9a10_0, 0, 1;
T_4.13 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000029e97bda4a0;
T_5 ;
    %wait E_0000029e97d32db0;
    %load/vec4 v0000029e97d4b790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.8;
T_5.0 ;
    %load/vec4 v0000029e97d4a570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.18;
T_5.9 ;
    %load/vec4 v0000029e97d4b830_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.18;
T_5.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.18;
T_5.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.18;
T_5.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.18;
T_5.13 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.18;
T_5.14 ;
    %load/vec4 v0000029e97d4b830_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.18;
T_5.15 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.18;
T_5.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0000029e97d4a570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.30;
T_5.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.30;
T_5.24 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.30;
T_5.25 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.30;
T_5.26 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.30;
T_5.27 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.30;
T_5.28 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.30;
T_5.30 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0000029e97d4a570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.40;
T_5.31 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.40;
T_5.32 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.40;
T_5.33 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.40;
T_5.34 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.40;
T_5.35 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.40;
T_5.36 ;
    %load/vec4 v0000029e97d4b830_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_5.41, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_5.42, 8;
T_5.41 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_5.42, 8;
 ; End of false expr.
    %blend;
T_5.42;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.40;
T_5.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.40;
T_5.38 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.40;
T_5.40 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029e97d4b470_0, 0, 4;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000029e97b9d310;
T_6 ;
    %wait E_0000029e97d389b0;
    %load/vec4 v0000029e97d11a50_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.3, 4;
    %load/vec4 v0000029e97d10790_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0000029e97d10790_0;
    %load/vec4 v0000029e97d11410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029e97d117d0_0, 0, 2;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000029e97d114b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.7, 4;
    %load/vec4 v0000029e97d10fb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0000029e97d10fb0_0;
    %load/vec4 v0000029e97d11410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029e97d117d0_0, 0, 2;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029e97d117d0_0, 0, 2;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000029e97b9d310;
T_7 ;
    %wait E_0000029e97d38c70;
    %load/vec4 v0000029e97d11a50_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.3, 4;
    %load/vec4 v0000029e97d10790_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0000029e97d10790_0;
    %load/vec4 v0000029e97d11af0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029e97d106f0_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000029e97d114b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.7, 4;
    %load/vec4 v0000029e97d10fb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0000029e97d10fb0_0;
    %load/vec4 v0000029e97d11af0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029e97d106f0_0, 0, 2;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029e97d106f0_0, 0, 2;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000029e97c28300;
T_8 ;
    %wait E_0000029e97d394f0;
    %load/vec4 v0000029e97db1990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000029e97db17b0_0, 0, 4;
    %jmp T_8.3;
T_8.0 ;
    %pushi/vec4 1, 0, 4;
    %ix/getv 4, v0000029e97dafd70_0;
    %shiftl 4;
    %store/vec4 v0000029e97db17b0_0, 0, 4;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0000029e97dafd70_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v0000029e97db17b0_0, 0, 4;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000029e97c28300;
T_9 ;
    %wait E_0000029e97d38db0;
    %load/vec4 v0000029e97db1990_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0000029e97dafd70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0000029e97dafcd0_0;
    %store/vec4 v0000029e97db1b70_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0000029e97dafcd0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000029e97db1b70_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0000029e97dafcd0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000029e97db1b70_0, 0, 32;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0000029e97dafcd0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000029e97db1b70_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000029e97db1990_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.7, 4;
    %load/vec4 v0000029e97dafd70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e97db1b70_0, 0, 32;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0000029e97dafcd0_0;
    %store/vec4 v0000029e97db1b70_0, 0, 32;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0000029e97dafcd0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000029e97db1b70_0, 0, 32;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0000029e97dafcd0_0;
    %store/vec4 v0000029e97db1b70_0, 0, 32;
T_9.8 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000029e97b9d180;
T_10 ;
    %wait E_0000029e97d372f0;
    %load/vec4 v0000029e97d4b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000029e97d4a610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97d4abb0_0, 0, 1;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0000029e97d10c90_0;
    %store/vec4 v0000029e97d4abb0_0, 0, 1;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0000029e97d10c90_0;
    %inv;
    %store/vec4 v0000029e97d4abb0_0, 0, 1;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0000029e97d4a6b0_0;
    %store/vec4 v0000029e97d4abb0_0, 0, 1;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0000029e97d4a6b0_0;
    %store/vec4 v0000029e97d4abb0_0, 0, 1;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0000029e97d4a6b0_0;
    %inv;
    %store/vec4 v0000029e97d4abb0_0, 0, 1;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0000029e97d4a6b0_0;
    %inv;
    %store/vec4 v0000029e97d4abb0_0, 0, 1;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97d4abb0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000029e97c28170;
T_11 ;
    %wait E_0000029e97d38d30;
    %load/vec4 v0000029e97daff50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v0000029e97db2d90_0;
    %store/vec4 v0000029e97dafe10_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0000029e97db06d0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000029e97db06d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000029e97dafe10_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0000029e97daf9b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000029e97daf9b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000029e97dafe10_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000029e97db06d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000029e97dafe10_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000029e97daf9b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000029e97dafe10_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000029e97be5c60;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dc1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dbc150_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0000029e97be5c60;
T_13 ;
    %wait E_0000029e97d38330;
    %load/vec4 v0000029e97dbfa80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 4194304, 0, 32;
    %assign/vec4 v0000029e97dbdcd0_0, 0;
    %load/vec4 v0000029e97dbdcd0_0;
    %assign/vec4 v0000029e97dbdc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc1420_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000029e97dc0160_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc1420_0, 0;
    %load/vec4 v0000029e97dbcbf0_0;
    %assign/vec4 v0000029e97dbdcd0_0, 0;
    %load/vec4 v0000029e97dbdcd0_0;
    %assign/vec4 v0000029e97dbdc30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dbe8b0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000029e97dc1420_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0000029e97dc0660_0;
    %assign/vec4 v0000029e97dbe8b0_0, 0;
T_13.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc1420_0, 0;
    %load/vec4 v0000029e97dbdcd0_0;
    %assign/vec4 v0000029e97dbdcd0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000029e97be5c60;
T_14 ;
    %wait E_0000029e97d38330;
    %load/vec4 v0000029e97dbfa80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dbcc90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dbd050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbc150_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000029e97dbe590_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbc150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dbcc90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dbd050_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000029e97dbf940_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0000029e97dbc150_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dbcc90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dbd050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dbc150_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0000029e97dbdc30_0;
    %assign/vec4 v0000029e97dbcc90_0, 0;
    %load/vec4 v0000029e97dbe8b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0000029e97dbe8b0_0;
    %assign/vec4 v0000029e97dbd050_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0000029e97dc0660_0;
    %assign/vec4 v0000029e97dbd050_0, 0;
T_14.9 ;
T_14.7 ;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000029e97be5c60;
T_15 ;
    %wait E_0000029e97d38330;
    %load/vec4 v0000029e97dbfa80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbc010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbd690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbc1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dbbf70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029e97dbdd70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029e97dbb930_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029e97dbd550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbd7d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029e97dbb9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbdeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbcd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbcb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbd4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbd730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbbcf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029e97dbd870_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000029e97dbb890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dbb7f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dbba70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dbc0b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000029e97dbe130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbc010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbd690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbc1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dbbf70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029e97dbdd70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029e97dbb930_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029e97dbd550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbd7d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029e97dbb9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbdeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbcd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbcb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbd4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbd730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbbcf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029e97dbd870_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000029e97dbb890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dbb7f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dbba70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dbc0b0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000029e97dc0700_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0000029e97dbf8a0_0;
    %assign/vec4 v0000029e97dbc010_0, 0;
    %load/vec4 v0000029e97dbd0f0_0;
    %assign/vec4 v0000029e97dbd690_0, 0;
    %load/vec4 v0000029e97dbc6f0_0;
    %assign/vec4 v0000029e97dbc1f0_0, 0;
    %load/vec4 v0000029e97dc16a0_0;
    %assign/vec4 v0000029e97dbbf70_0, 0;
    %load/vec4 v0000029e97dc05c0_0;
    %assign/vec4 v0000029e97dbdd70_0, 0;
    %load/vec4 v0000029e97dbff80_0;
    %assign/vec4 v0000029e97dbb930_0, 0;
    %load/vec4 v0000029e97dc0480_0;
    %assign/vec4 v0000029e97dbd550_0, 0;
    %load/vec4 v0000029e97dbd9b0_0;
    %assign/vec4 v0000029e97dbd7d0_0, 0;
    %load/vec4 v0000029e97dafeb0_0;
    %assign/vec4 v0000029e97dbb9d0_0, 0;
    %load/vec4 v0000029e97db12b0_0;
    %assign/vec4 v0000029e97dbdeb0_0, 0;
    %load/vec4 v0000029e97db0130_0;
    %assign/vec4 v0000029e97dbcd30_0, 0;
    %load/vec4 v0000029e97dbd910_0;
    %assign/vec4 v0000029e97dbcb50_0, 0;
    %load/vec4 v0000029e97dbcfb0_0;
    %assign/vec4 v0000029e97dbd4b0_0, 0;
    %load/vec4 v0000029e97dbdf50_0;
    %assign/vec4 v0000029e97dbd730_0, 0;
    %load/vec4 v0000029e97dbc8d0_0;
    %assign/vec4 v0000029e97dbbcf0_0, 0;
    %load/vec4 v0000029e97dbf3f0_0;
    %assign/vec4 v0000029e97dbd870_0, 0;
    %load/vec4 v0000029e97dbf490_0;
    %assign/vec4 v0000029e97dbb890_0, 0;
    %load/vec4 v0000029e97dbcc90_0;
    %assign/vec4 v0000029e97dbb7f0_0, 0;
    %load/vec4 v0000029e97dc1ba0_0;
    %assign/vec4 v0000029e97dbba70_0, 0;
    %load/vec4 v0000029e97dc0020_0;
    %assign/vec4 v0000029e97dbc0b0_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000029e97be5c60;
T_16 ;
    %wait E_0000029e97d38330;
    %load/vec4 v0000029e97dbfa80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97db01d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97db0db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97db0a90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029e97db1170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97db0f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97db1350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97db04f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97db0270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97db0ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97db0d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97db1030_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000029e97dbbed0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000029e97dbf350_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97db01d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97db0db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97db0a90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029e97db1170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97db0f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97db1350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97db04f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97db0270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97db0ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97db0d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97db1030_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000029e97dbbed0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0000029e97dbf9e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0000029e97dafc30_0;
    %assign/vec4 v0000029e97db01d0_0, 0;
    %load/vec4 v0000029e97dbc1f0_0;
    %assign/vec4 v0000029e97db0db0_0, 0;
    %load/vec4 v0000029e97db10d0_0;
    %assign/vec4 v0000029e97db0a90_0, 0;
    %load/vec4 v0000029e97dbc3d0_0;
    %assign/vec4 v0000029e97db1170_0, 0;
    %load/vec4 v0000029e97dbe630_0;
    %assign/vec4 v0000029e97db0f90_0, 0;
    %load/vec4 v0000029e97dbbd90_0;
    %assign/vec4 v0000029e97db1350_0, 0;
    %load/vec4 v0000029e97dbcd30_0;
    %assign/vec4 v0000029e97db04f0_0, 0;
    %load/vec4 v0000029e97dbcb50_0;
    %assign/vec4 v0000029e97db0270_0, 0;
    %load/vec4 v0000029e97dbd4b0_0;
    %assign/vec4 v0000029e97db0ef0_0, 0;
    %load/vec4 v0000029e97dbd730_0;
    %assign/vec4 v0000029e97db0d10_0, 0;
    %load/vec4 v0000029e97dbbcf0_0;
    %assign/vec4 v0000029e97db1030_0, 0;
    %load/vec4 v0000029e97dbd870_0;
    %assign/vec4 v0000029e97dbbed0_0, 0;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000029e97be5c60;
T_17 ;
    %wait E_0000029e97d38330;
    %load/vec4 v0000029e97dbfa80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dbcab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dbc5b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029e97dbcf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbde10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbc790_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000029e97dbc290_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000029e97dc12e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0000029e97db0590_0;
    %assign/vec4 v0000029e97dbcab0_0, 0;
    %load/vec4 v0000029e97db01d0_0;
    %assign/vec4 v0000029e97dbc5b0_0, 0;
    %load/vec4 v0000029e97db1170_0;
    %assign/vec4 v0000029e97dbcf10_0, 0;
    %load/vec4 v0000029e97db0d10_0;
    %assign/vec4 v0000029e97dbde10_0, 0;
    %load/vec4 v0000029e97db1030_0;
    %assign/vec4 v0000029e97dbc790_0, 0;
    %load/vec4 v0000029e97dbbed0_0;
    %assign/vec4 v0000029e97dbc290_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000029e97be5ad0;
T_18 ;
    %wait E_0000029e97d32d70;
    %load/vec4 v0000029e97d4a250_0;
    %cmpi/u 2281701376, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.2, 5;
    %load/vec4 v0000029e97d4a250_0;
    %cmpi/u 2281701440, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97d4bb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97d4aa70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97d4b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97d4b010_0, 0;
    %load/vec4 v0000029e97d4bbf0_0;
    %assign/vec4 v0000029e97d4a2f0_0, 0;
    %load/vec4 v0000029e97d4b1f0_0;
    %assign/vec4 v0000029e97d4b6f0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000029e97d4a250_0;
    %cmpi/u 2298478592, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.5, 5;
    %load/vec4 v0000029e97d4a250_0;
    %cmpi/u 2298478596, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.3, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97d4bb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97d4aa70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97d4b010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97d4a2f0_0, 0;
    %load/vec4 v0000029e97d4b330_0;
    %assign/vec4 v0000029e97d4b510_0, 0;
    %load/vec4 v0000029e97d4b5b0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_18.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_18.7, 8;
T_18.6 ; End of true expr.
    %pushi/vec4 16843009, 0, 32;
    %jmp/0 T_18.7, 8;
 ; End of false expr.
    %blend;
T_18.7;
    %assign/vec4 v0000029e97d4b6f0_0, 0;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v0000029e97d4b330_0;
    %assign/vec4 v0000029e97d4bb50_0, 0;
    %load/vec4 v0000029e97d4bbf0_0;
    %assign/vec4 v0000029e97d4aa70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97d4b010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97d4a2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97d4b510_0, 0;
    %load/vec4 v0000029e97d4b1f0_0;
    %assign/vec4 v0000029e97d4b6f0_0, 0;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000029e97c15230;
T_19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029e97dc0f20_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029e97dc1380_0, 0, 5;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000029e97dc07a0_0, 0, 20;
    %end;
    .thread T_19;
    .scope S_0000029e97c15230;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e97dc19c0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0000029e97dc19c0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0000029e97dc19c0_0;
    %store/vec4a v0000029e97dc0fc0, 4, 0;
    %load/vec4 v0000029e97dc19c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029e97dc19c0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e97dc19c0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0000029e97dc19c0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000029e97dc19c0_0;
    %store/vec4a v0000029e97dc1b00, 4, 0;
    %load/vec4 v0000029e97dc19c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029e97dc19c0_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %vpi_call 18 29 "$readmemh", "text.hex", v0000029e97dc0fc0 {0 0 0};
    %vpi_call 18 30 "$readmemh", "data.hex", v0000029e97dc1b00 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0000029e97c15230;
T_21 ;
    %wait E_0000029e97d329f0;
    %load/vec4 v0000029e97dc0d40_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_21.0, 5;
    %ix/getv 4, v0000029e97dc0d40_0;
    %load/vec4a v0000029e97dc0fc0, 4;
    %assign/vec4 v0000029e97dc08e0_0, 0;
T_21.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc1e20_0, 0;
    %load/vec4 v0000029e97dc0f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %jmp T_21.6;
T_21.2 ;
    %load/vec4 v0000029e97dbfe40_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_21.7, 5;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029e97dc1380_0, 0;
    %load/vec4 v0000029e97dbfe40_0;
    %pad/u 20;
    %assign/vec4 v0000029e97dc07a0_0, 0;
    %load/vec4 v0000029e97dc02a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.11, 4;
    %load/vec4 v0000029e97dc0200_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.9, 8;
    %load/vec4 v0000029e97dbfda0_0;
    %assign/vec4 v0000029e97dc0c00_0, 0;
    %jmp T_21.10;
T_21.9 ;
    %load/vec4 v0000029e97dc02a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.14, 4;
    %load/vec4 v0000029e97dc0200_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %load/vec4 v0000029e97dc0e80_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.15, 4;
    %load/vec4 v0000029e97dbfda0_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v0000029e97dbfe40_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc1b00, 4, 5;
T_21.15 ;
    %load/vec4 v0000029e97dc0e80_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.17, 4;
    %load/vec4 v0000029e97dbfda0_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v0000029e97dbfe40_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc1b00, 4, 5;
T_21.17 ;
    %load/vec4 v0000029e97dc0e80_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.19, 4;
    %load/vec4 v0000029e97dbfda0_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v0000029e97dbfe40_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc1b00, 4, 5;
T_21.19 ;
    %load/vec4 v0000029e97dc0e80_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.21, 4;
    %load/vec4 v0000029e97dbfda0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000029e97dbfe40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc1b00, 0, 4;
T_21.21 ;
    %jmp T_21.13;
T_21.12 ;
    %load/vec4 v0000029e97dc0200_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.25, 4;
    %load/vec4 v0000029e97dc02a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc1e20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000029e97dc0f20_0, 0;
    %jmp T_21.24;
T_21.23 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dc0c00_0, 0;
T_21.24 ;
T_21.13 ;
T_21.10 ;
    %jmp T_21.8;
T_21.7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e97dc0c00_0, 0;
T_21.8 ;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v0000029e97dc1380_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000029e97dc1380_0, 0;
    %load/vec4 v0000029e97dc1380_0;
    %cmpi/u 5, 0, 5;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_21.26, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc1e20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029e97dc0f20_0, 0;
    %ix/getv 4, v0000029e97dc07a0_0;
    %load/vec4a v0000029e97dc1b00, 4;
    %assign/vec4 v0000029e97dc0c00_0, 0;
    %jmp T_21.27;
T_21.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc1e20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000029e97dc0f20_0, 0;
T_21.27 ;
    %jmp T_21.6;
T_21.4 ;
    %jmp T_21.6;
T_21.5 ;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0000029e97bc6650;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97d4ad90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97d4be70_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000029e97bc6650;
T_23 ;
    %wait E_0000029e97d329f0;
    %load/vec4 v0000029e97d4bf10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0000029e97d4c050_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97d4af70_0, 0, 1;
    %jmp T_23.7;
T_23.2 ;
    %load/vec4 v0000029e97d4ba10_0;
    %store/vec4 v0000029e97d4af70_0, 0, 1;
    %jmp T_23.7;
T_23.3 ;
    %load/vec4 v0000029e97d4bab0_0;
    %store/vec4 v0000029e97d4af70_0, 0, 1;
    %jmp T_23.7;
T_23.4 ;
    %load/vec4 v0000029e97d4a390_0;
    %store/vec4 v0000029e97d4af70_0, 0, 1;
    %jmp T_23.7;
T_23.5 ;
    %load/vec4 v0000029e97d4ae30_0;
    %store/vec4 v0000029e97d4af70_0, 0, 1;
    %jmp T_23.7;
T_23.7 ;
    %pop/vec4 1;
T_23.0 ;
    %load/vec4 v0000029e97d4ac50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %jmp T_23.10;
T_23.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97d4ad90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97d4be70_0, 0;
    %load/vec4 v0000029e97d4a390_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97d4ad90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000029e97d4ac50_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000029e97d4b290_0, 0;
T_23.11 ;
    %load/vec4 v0000029e97d4ae30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97d4be70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000029e97d4ac50_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000029e97d4b290_0, 0;
T_23.13 ;
    %jmp T_23.10;
T_23.9 ;
    %load/vec4 v0000029e97d4b290_0;
    %addi 1, 0, 22;
    %assign/vec4 v0000029e97d4b290_0, 0;
    %load/vec4 v0000029e97d4b290_0;
    %cmpi/e 255, 0, 22;
    %jmp/0xz  T_23.15, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97d4ad90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97d4be70_0, 0;
T_23.15 ;
    %load/vec4 v0000029e97d4b290_0;
    %cmpi/e 4194303, 0, 22;
    %jmp/0xz  T_23.17, 4;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000029e97d4b290_0, 0;
    %load/vec4 v0000029e97d4a390_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.21, 4;
    %load/vec4 v0000029e97d4ae30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.19, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029e97d4ac50_0, 0;
T_23.19 ;
    %jmp T_23.18;
T_23.17 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000029e97d4ac50_0, 0;
T_23.18 ;
    %jmp T_23.10;
T_23.10 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0000029e97dc4160;
T_24 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000029e97dc55e0_0, 0, 24;
    %end;
    .thread T_24;
    .scope S_0000029e97dc4160;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e97dc4aa0_0, 0, 32;
T_25.0 ;
    %load/vec4 v0000029e97dc4aa0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000029e97dc4aa0_0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %load/vec4 v0000029e97dc4aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029e97dc4aa0_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 87, 0, 8; draw_string_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 115, 0, 8; draw_string_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 114, 0, 8; draw_string_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 67, 0, 8; draw_string_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 108, 0, 8; draw_string_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 99, 0, 8; draw_string_vec4
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 104, 0, 8; draw_string_vec4
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 98, 0, 8; draw_string_vec4
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 117, 0, 8; draw_string_vec4
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e97dc4fa0, 4, 0;
    %end;
    .thread T_25;
    .scope S_0000029e97dc4160;
T_26 ;
    %vpi_call 22 58 "$readmemh", "font.hex", v0000029e97dc6800 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0000029e97dc4160;
T_27 ;
    %wait E_0000029e97d39370;
    %load/vec4 v0000029e97dc6080_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029e97dc5ea0_0, 0;
    %pushi/vec4 76, 0, 8; draw_string_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 114, 0, 8; draw_string_vec4
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 115, 0, 8; draw_string_vec4
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 115, 0, 8; draw_string_vec4
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 104, 0, 8; draw_string_vec4
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 67, 0, 8; draw_string_vec4
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 80, 0, 8; draw_string_vec4
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %pushi/vec4 85, 0, 8; draw_string_vec4
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000029e97dc5a40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.4, 4;
    %load/vec4 v0000029e97dc5180_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0000029e97dc5180_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_27.7, 4;
    %load/vec4 v0000029e97dc5a40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %load/vec4 v0000029e97dc6a80_0;
    %load/vec4 v0000029e97dc5040_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e97dc4fa0, 0, 4;
    %jmp T_27.6;
T_27.5 ;
    %load/vec4 v0000029e97dc5a40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/1 T_27.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029e97dc5180_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_27.10;
    %jmp/0xz  T_27.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc63a0_0, 0;
    %jmp T_27.9;
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc63a0_0, 0;
T_27.9 ;
T_27.6 ;
T_27.3 ;
T_27.1 ;
    %load/vec4 v0000029e97dc6b20_0;
    %pad/u 32;
    %subi 32, 0, 32;
    %ix/load 5, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %load/vec4 v0000029e97dc5cc0_0;
    %pad/u 32;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %add;
    %load/vec4 v0000029e97dc6620_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.11, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_27.12, 8;
T_27.11 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_27.12, 8;
 ; End of false expr.
    %blend;
T_27.12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000029e97dc6800, 4;
    %assign/vec4 v0000029e97dc5ea0_0, 0;
    %load/vec4 v0000029e97dc55e0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0000029e97dc55e0_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0000029e97dc42f0;
T_28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97dc2320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dc3360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97dc2960_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029e97dc17e0_0, 0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000029e97dc3180_0, 0, 7;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000029e97dc3220_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029e97dc1600_0, 0, 3;
    %end;
    .thread T_28;
    .scope S_0000029e97dc42f0;
T_29 ;
    %wait E_0000029e97d39370;
    %load/vec4 v0000029e97dc3220_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %jmp T_29.8;
T_29.0 ;
    %load/vec4 v0000029e97dc2aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc21e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000029e97dc3180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029e97dc1600_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000029e97dc2fa0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000029e97dc3220_0, 0;
T_29.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc2280_0, 0;
    %jmp T_29.8;
T_29.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc3360_0, 0;
    %load/vec4 v0000029e97dc3180_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000029e97dc3180_0, 0;
    %load/vec4 v0000029e97dc3180_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc2960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc2320_0, 0;
    %jmp T_29.12;
T_29.11 ;
    %load/vec4 v0000029e97dc3180_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc2320_0, 0;
    %jmp T_29.14;
T_29.13 ;
    %load/vec4 v0000029e97dc3180_0;
    %parti/s 2, 5, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_29.15, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc2960_0, 0;
    %jmp T_29.16;
T_29.15 ;
    %load/vec4 v0000029e97dc3180_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.17, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000029e97dc3220_0, 0;
T_29.17 ;
T_29.16 ;
T_29.14 ;
T_29.12 ;
    %jmp T_29.8;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc3360_0, 0;
    %load/vec4 v0000029e97dc3180_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000029e97dc3180_0, 0;
    %load/vec4 v0000029e97dc3180_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.19, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc2960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc2320_0, 0;
    %jmp T_29.20;
T_29.19 ;
    %load/vec4 v0000029e97dc3180_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc2960_0, 0;
    %jmp T_29.22;
T_29.21 ;
    %load/vec4 v0000029e97dc3180_0;
    %parti/s 2, 5, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_29.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc2320_0, 0;
    %jmp T_29.24;
T_29.23 ;
    %load/vec4 v0000029e97dc3180_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.25, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000029e97dc3220_0, 0;
T_29.25 ;
T_29.24 ;
T_29.22 ;
T_29.20 ;
    %jmp T_29.8;
T_29.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc3360_0, 0;
    %load/vec4 v0000029e97dc3180_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000029e97dc3180_0, 0;
    %load/vec4 v0000029e97dc3180_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.27, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc2960_0, 0;
    %jmp T_29.28;
T_29.27 ;
    %load/vec4 v0000029e97dc3180_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc2960_0, 0;
    %jmp T_29.30;
T_29.29 ;
    %load/vec4 v0000029e97dc3180_0;
    %cmpi/e 64, 0, 7;
    %jmp/0xz  T_29.31, 4;
    %load/vec4 v0000029e97dc17e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000029e97dc23c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_29.34, 8;
T_29.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_29.34, 8;
 ; End of false expr.
    %blend;
T_29.34;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000029e97dc17e0_0, 0;
    %jmp T_29.32;
T_29.31 ;
    %load/vec4 v0000029e97dc3180_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_29.35, 4;
    %load/vec4 v0000029e97dc1600_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000029e97dc1600_0, 0;
    %load/vec4 v0000029e97dc1600_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_29.37, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000029e97dc3220_0, 0;
T_29.37 ;
    %jmp T_29.36;
T_29.35 ;
    %load/vec4 v0000029e97dc3180_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.39, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc2960_0, 0;
T_29.39 ;
T_29.36 ;
T_29.32 ;
T_29.30 ;
T_29.28 ;
    %jmp T_29.8;
T_29.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc3360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc2320_0, 0;
    %load/vec4 v0000029e97dc3180_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000029e97dc3180_0, 0;
    %load/vec4 v0000029e97dc3180_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc2960_0, 0;
    %jmp T_29.42;
T_29.41 ;
    %load/vec4 v0000029e97dc3180_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_29.43, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000029e97dc3220_0, 0;
    %jmp T_29.44;
T_29.43 ;
    %load/vec4 v0000029e97dc3180_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.45, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc2960_0, 0;
T_29.45 ;
T_29.44 ;
T_29.42 ;
    %jmp T_29.8;
T_29.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc3360_0, 0;
    %load/vec4 v0000029e97dc3180_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000029e97dc3180_0, 0;
    %load/vec4 v0000029e97dc1880_0;
    %pushi/vec4 7, 0, 3;
    %load/vec4 v0000029e97dc1600_0;
    %sub;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_29.47, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_29.48, 8;
T_29.47 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_29.48, 8;
 ; End of false expr.
    %blend;
T_29.48;
    %assign/vec4 v0000029e97dc2320_0, 0;
    %load/vec4 v0000029e97dc3180_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.49, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc2960_0, 0;
    %jmp T_29.50;
T_29.49 ;
    %load/vec4 v0000029e97dc3180_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.51, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc2960_0, 0;
    %jmp T_29.52;
T_29.51 ;
    %load/vec4 v0000029e97dc3180_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_29.53, 4;
    %load/vec4 v0000029e97dc1600_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000029e97dc1600_0, 0;
    %load/vec4 v0000029e97dc1600_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_29.55, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000029e97dc3220_0, 0;
T_29.55 ;
    %jmp T_29.54;
T_29.53 ;
    %load/vec4 v0000029e97dc3180_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.57, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc2960_0, 0;
T_29.57 ;
T_29.54 ;
T_29.52 ;
T_29.50 ;
    %jmp T_29.8;
T_29.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc3360_0, 0;
    %load/vec4 v0000029e97dc3180_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000029e97dc3180_0, 0;
    %load/vec4 v0000029e97dc3180_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.59, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc2960_0, 0;
    %jmp T_29.60;
T_29.59 ;
    %load/vec4 v0000029e97dc3180_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_29.61, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000029e97dc3220_0, 0;
    %jmp T_29.62;
T_29.61 ;
    %load/vec4 v0000029e97dc3180_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.63, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc2960_0, 0;
    %jmp T_29.64;
T_29.63 ;
    %load/vec4 v0000029e97dc3180_0;
    %cmpi/e 64, 0, 7;
    %jmp/0xz  T_29.65, 4;
    %load/vec4 v0000029e97dc23c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.67, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc2280_0, 0;
    %jmp T_29.68;
T_29.67 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc2280_0, 0;
T_29.68 ;
T_29.65 ;
T_29.64 ;
T_29.62 ;
T_29.60 ;
    %jmp T_29.8;
T_29.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc21e0_0, 0;
    %load/vec4 v0000029e97dc2aa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.69, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000029e97dc3220_0, 0;
T_29.69 ;
    %jmp T_29.8;
T_29.8 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0000029e97dc3990;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dc1c40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029e97dc1560_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029e97dc14c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dbfc60_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0000029e97dc3990;
T_31 ;
    %wait E_0000029e97d39370;
    %load/vec4 v0000029e97dc1560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %jmp T_31.8;
T_31.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dbfb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc1a60_0, 0;
    %load/vec4 v0000029e97dc11a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.9, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029e97dc1560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc1c40_0, 0;
T_31.9 ;
    %jmp T_31.8;
T_31.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbfb20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029e97dbfbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc1a60_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029e97dc1560_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029e97dc14c0_0, 0;
    %jmp T_31.8;
T_31.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbfb20_0, 0;
    %load/vec4 v0000029e97dc1ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.11, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029e97dc1560_0, 0;
    %jmp T_31.12;
T_31.11 ;
    %load/vec4 v0000029e97dbfc60_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.15, 9;
    %load/vec4 v0000029e97dc1240_0;
    %inv;
    %and;
T_31.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dbfc60_0, 0;
    %jmp T_31.14;
T_31.13 ;
    %load/vec4 v0000029e97dc1240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.18, 9;
    %load/vec4 v0000029e97dbfc60_0;
    %and;
T_31.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.16, 8;
    %load/vec4 v0000029e97dc14c0_0;
    %assign/vec4 v0000029e97dc1560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbfc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc1a60_0, 0;
T_31.16 ;
T_31.14 ;
T_31.12 ;
    %jmp T_31.8;
T_31.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbfb20_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000029e97dbfbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc1a60_0, 0;
    %load/vec4 v0000029e97dc1100_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc0340_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029e97dc1560_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029e97dc14c0_0, 0;
    %jmp T_31.8;
T_31.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbfb20_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000029e97dbfbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc1a60_0, 0;
    %load/vec4 v0000029e97dc03e0_0;
    %assign/vec4 v0000029e97dc0340_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029e97dc1560_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029e97dc14c0_0, 0;
    %jmp T_31.8;
T_31.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbfb20_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000029e97dbfbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc1a60_0, 0;
    %load/vec4 v0000029e97dc0980_0;
    %assign/vec4 v0000029e97dc0340_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029e97dc1560_0, 0;
    %load/vec4 v0000029e97dc0a20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.19, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000029e97dc14c0_0, 0;
    %jmp T_31.20;
T_31.19 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000029e97dc14c0_0, 0;
T_31.20 ;
    %jmp T_31.8;
T_31.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbfb20_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000029e97dbfbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc1a60_0, 0;
    %load/vec4 v0000029e97dc1060_0;
    %assign/vec4 v0000029e97dc0340_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029e97dc1560_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000029e97dc14c0_0, 0;
    %jmp T_31.8;
T_31.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dbfb20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000029e97dbfbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc1a60_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029e97dc1560_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029e97dc14c0_0, 0;
    %jmp T_31.8;
T_31.8 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0000029e97dc3fd0;
T_32 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000029e97dc2c80_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029e97dc64e0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029e97dc2640_0, 0, 3;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000029e97dc2f00_0, 0, 11;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dc2780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dc28c0_0, 0, 1;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0000029e97dc6760_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dc2000_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0000029e97dc3fd0;
T_33 ;
    %wait E_0000029e97d39370;
    %load/vec4 v0000029e97dc64e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %jmp T_33.8;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc2140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc2780_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000029e97dc2f00_0, 0;
    %load/vec4 v0000029e97dc2000_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_33.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc2000_0, 0;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000029e97dc2c80_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000029e97dc64e0_0, 0;
T_33.9 ;
    %jmp T_33.8;
T_33.1 ;
    %load/vec4 v0000029e97dc2c80_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_33.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_33.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_33.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_33.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_33.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_33.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_33.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_33.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_33.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_33.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_33.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_33.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.27, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029e97dc64e0_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0000029e97dc2c80_0, 0;
    %jmp T_33.28;
T_33.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dc2780_0, 0, 1;
    %pushi/vec4 174, 0, 8;
    %assign/vec4 v0000029e97dc30e0_0, 0;
    %jmp T_33.28;
T_33.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97dc2780_0, 0, 1;
    %pushi/vec4 213, 0, 8;
    %assign/vec4 v0000029e97dc30e0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0000029e97dc34a0_0, 0;
    %jmp T_33.28;
T_33.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97dc2780_0, 0, 1;
    %pushi/vec4 168, 0, 8;
    %assign/vec4 v0000029e97dc30e0_0, 0;
    %pushi/vec4 63, 0, 8;
    %assign/vec4 v0000029e97dc34a0_0, 0;
    %jmp T_33.28;
T_33.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97dc2780_0, 0, 1;
    %pushi/vec4 211, 0, 8;
    %assign/vec4 v0000029e97dc30e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029e97dc34a0_0, 0;
    %jmp T_33.28;
T_33.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dc2780_0, 0, 1;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0000029e97dc30e0_0, 0;
    %jmp T_33.28;
T_33.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97dc2780_0, 0, 1;
    %pushi/vec4 141, 0, 8;
    %assign/vec4 v0000029e97dc30e0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0000029e97dc34a0_0, 0;
    %jmp T_33.28;
T_33.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97dc2780_0, 0, 1;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0000029e97dc30e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029e97dc34a0_0, 0;
    %jmp T_33.28;
T_33.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dc2780_0, 0, 1;
    %pushi/vec4 161, 0, 8;
    %assign/vec4 v0000029e97dc30e0_0, 0;
    %jmp T_33.28;
T_33.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dc2780_0, 0, 1;
    %pushi/vec4 200, 0, 8;
    %assign/vec4 v0000029e97dc30e0_0, 0;
    %jmp T_33.28;
T_33.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97dc2780_0, 0, 1;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0000029e97dc30e0_0, 0;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0000029e97dc34a0_0, 0;
    %jmp T_33.28;
T_33.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97dc2780_0, 0, 1;
    %pushi/vec4 129, 0, 8;
    %assign/vec4 v0000029e97dc30e0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0000029e97dc34a0_0, 0;
    %jmp T_33.28;
T_33.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97dc2780_0, 0, 1;
    %pushi/vec4 219, 0, 8;
    %assign/vec4 v0000029e97dc30e0_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0000029e97dc34a0_0, 0;
    %jmp T_33.28;
T_33.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dc2780_0, 0, 1;
    %pushi/vec4 164, 0, 8;
    %assign/vec4 v0000029e97dc30e0_0, 0;
    %jmp T_33.28;
T_33.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dc2780_0, 0, 1;
    %pushi/vec4 166, 0, 8;
    %assign/vec4 v0000029e97dc30e0_0, 0;
    %jmp T_33.28;
T_33.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dc2780_0, 0, 1;
    %pushi/vec4 175, 0, 8;
    %assign/vec4 v0000029e97dc30e0_0, 0;
    %jmp T_33.28;
T_33.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc2780_0, 0;
    %pushi/vec4 129, 0, 8;
    %assign/vec4 v0000029e97dc30e0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0000029e97dc34a0_0, 0;
    %jmp T_33.28;
T_33.28 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029e97dc2a00_0, 0;
    %load/vec4 v0000029e97dc2c80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000029e97dc2c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc2140_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000029e97dc64e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000029e97dc2640_0, 0;
    %jmp T_33.8;
T_33.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc2140_0, 0;
    %load/vec4 v0000029e97dc3680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.29, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000029e97dc64e0_0, 0;
    %jmp T_33.30;
T_33.29 ;
    %load/vec4 v0000029e97dc28c0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.33, 9;
    %load/vec4 v0000029e97dc3540_0;
    %inv;
    %and;
T_33.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc28c0_0, 0;
    %jmp T_33.32;
T_33.31 ;
    %load/vec4 v0000029e97dc3540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.36, 9;
    %load/vec4 v0000029e97dc28c0_0;
    %and;
T_33.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.34, 8;
    %load/vec4 v0000029e97dc2640_0;
    %assign/vec4 v0000029e97dc64e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc28c0_0, 0;
T_33.34 ;
T_33.32 ;
T_33.30 ;
    %jmp T_33.8;
T_33.3 ;
    %load/vec4 v0000029e97dc2c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.37, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000029e97dc64e0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000029e97dc2f00_0, 0;
    %jmp T_33.38;
T_33.37 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000029e97dc64e0_0, 0;
T_33.38 ;
    %jmp T_33.8;
T_33.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc2140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc2780_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0000029e97dc2a00_0, 0;
    %load/vec4 v0000029e97dc2f00_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000029e97dc2f00_0, 0;
    %load/vec4 v0000029e97dc3040_0;
    %assign/vec4 v0000029e97dc30e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000029e97dc64e0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000029e97dc2640_0, 0;
    %jmp T_33.8;
T_33.5 ;
    %load/vec4 v0000029e97dc2f00_0;
    %cmpi/e 0, 0, 11;
    %jmp/0xz  T_33.39, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000029e97dc64e0_0, 0;
    %jmp T_33.40;
T_33.39 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000029e97dc64e0_0, 0;
T_33.40 ;
    %jmp T_33.8;
T_33.6 ;
    %load/vec4 v0000029e97dc6760_0;
    %cmpi/e 262143, 0, 25;
    %jmp/0xz  T_33.41, 4;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0000029e97dc6760_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029e97dc64e0_0, 0;
    %jmp T_33.42;
T_33.41 ;
    %load/vec4 v0000029e97dc6760_0;
    %addi 1, 0, 25;
    %assign/vec4 v0000029e97dc6760_0, 0;
T_33.42 ;
    %jmp T_33.8;
T_33.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029e97dc64e0_0, 0;
    %jmp T_33.8;
T_33.8 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0000029e97bc64c0;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97dc86a0_0, 0, 1;
    %pushi/vec4 65, 0, 8; draw_string_vec4
    %store/vec4 v0000029e97dc8560_0, 0, 8;
    %pushi/vec4 4244851459, 0, 49;
    %concati/vec4 3737960640, 0, 38;
    %concati/vec4 3204448256, 0, 32;
    %concati/vec4 0, 0, 9;
    %store/vec4 v0000029e97dc8420_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dc8100_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029e97dc7200_0, 0, 3;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000029e97dc8060_0, 0, 23;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029e97dc7480_0, 0, 5;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000029e97dc75c0_0, 0, 24;
    %end;
    .thread T_34;
    .scope S_0000029e97bc64c0;
T_35 ;
    %vpi_call 3 26 "$readmemh", "font2.hex", v0000029e97dc7a20 {0 0 0};
    %end;
    .thread T_35;
    .scope S_0000029e97bc64c0;
T_36 ;
    %wait E_0000029e97d325f0;
    %load/vec4 v0000029e97dc75c0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0000029e97dc75c0_0, 0;
    %load/vec4 v0000029e97dc7200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e97dc7ca0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000029e97dc7200_0, 0;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000029e97dc5860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc7ca0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000029e97dc7200_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0000029e97dc8060_0, 0;
T_36.5 ;
    %jmp T_36.4;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dc86a0_0, 0, 1;
    %load/vec4 v0000029e97dc8060_0;
    %addi 1, 0, 23;
    %assign/vec4 v0000029e97dc8060_0, 0;
    %load/vec4 v0000029e97dc8060_0;
    %cmpi/e 255, 0, 23;
    %jmp/0xz  T_36.7, 4;
T_36.7 ;
    %load/vec4 v0000029e97dc8060_0;
    %cmpi/e 4194303, 0, 23;
    %jmp/0xz  T_36.9, 4;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0000029e97dc8060_0, 0;
    %load/vec4 v0000029e97dc5860_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.13, 4;
    %load/vec4 v0000029e97dc7020_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.11, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000029e97dc7200_0, 0;
T_36.11 ;
    %jmp T_36.10;
T_36.9 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000029e97dc7200_0, 0;
T_36.10 ;
    %jmp T_36.4;
T_36.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc86a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029e97dc7ca0_0, 0;
    %load/vec4 v0000029e97dc5860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000029e97dc7200_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0000029e97dc8060_0, 0;
T_36.14 ;
    %load/vec4 v0000029e97dc7020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.16, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000029e97dc7200_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0000029e97dc8060_0, 0;
T_36.16 ;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0000029e97d54330;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dcb7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97dcc430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97dcced0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dcce30_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0000029e97d54330;
T_38 ;
    %delay 1, 0;
    %load/vec4 v0000029e97dcb7b0_0;
    %inv;
    %store/vec4 v0000029e97dcb7b0_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0000029e97d54330;
T_39 ;
    %vpi_call 2 27 "$display", "Starting TESTBENCH" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e97dcce30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e97dcc430_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 31 "$display", "REG 1 is %d", &A<v0000029e97db2890, 1> {0 0 0};
    %vpi_call 2 32 "$display", "REG 2 is %d", &A<v0000029e97db2890, 2> {0 0 0};
    %vpi_call 2 33 "$display", "REG 3 is %d", &A<v0000029e97db2890, 3> {0 0 0};
    %vpi_call 2 34 "$display", "REG 4 is %d", &A<v0000029e97db2890, 4> {0 0 0};
    %vpi_call 2 35 "$display", "REG 5 is %d", &A<v0000029e97db2890, 5> {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_39;
    .scope S_0000029e97d54330;
T_40 ;
    %vpi_call 2 41 "$dumpfile", "ZSOC.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029e97d54330 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e97dcb670_0, 0, 32;
T_40.0 ;
    %load/vec4 v0000029e97dcb670_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_40.1, 5;
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000029e97db2890, v0000029e97dcb670_0 > {0 0 0};
    %load/vec4 v0000029e97dcb670_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029e97dcb670_0, 0, 32;
    %jmp T_40.0;
T_40.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e97dcb670_0, 0, 32;
T_40.2 ;
    %load/vec4 v0000029e97dcb670_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_40.3, 5;
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000029e97dc4fa0, v0000029e97dcb670_0 > {0 0 0};
    %load/vec4 v0000029e97dcb670_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029e97dcb670_0, 0, 32;
    %jmp T_40.2;
T_40.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e97dcb670_0, 0, 32;
T_40.4 ;
    %load/vec4 v0000029e97dcb670_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_40.5, 5;
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000029e97dc1b00, v0000029e97dcb670_0 > {0 0 0};
    %load/vec4 v0000029e97dcb670_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029e97dcb670_0, 0, 32;
    %jmp T_40.4;
T_40.5 ;
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "soctb.v";
    "soc.v";
    "buttonModule.v";
    "bus.v";
    "./cpu/cpu.v";
    "./cpu/SignExtendSelector.v";
    "./cpu/control_alu.v";
    "./cpu/control_branch.v";
    "./cpu/control_bypass_ex.v";
    "./cpu/control_main.v";
    "./cpu/control_stall_id.v";
    "./cpu/ALUCPU.v";
    "./cpu/RegFile.v";
    "./cpu/mem_read_selector.v";
    "./cpu/mem_write_selector.v";
    "./cpu/signExtend.v";
    "memory.v";
    "screen.v";
    "i2capi.v";
    "i2c.v";
    "textEngine.v";
