#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Feb 26 13:08:00 2022
# Process ID: 3924
# Current directory: C:/Temp/Manager_Demo/Test/Test.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Temp/Manager_Demo/Test/Test.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Temp/Manager_Demo/Test/Test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Temp/Manager_Demo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 726.797 ; gain = 176.434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd:796' bound to instance 'design_1_i' of component 'design_1' [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd:809]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'C:/Temp/Manager_Demo/Test/Test.runs/synth_1/.Xil/Vivado-3924-cb134-x201-ak/realtime/design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd:982]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Temp/Manager_Demo/Test/Test.runs/synth_1/.Xil/Vivado-3924-cb134-x201-ak/realtime/design_1_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_1_0' declared at 'C:/Temp/Manager_Demo/Test/Test.runs/synth_1/.Xil/Vivado-3924-cb134-x201-ak/realtime/design_1_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'design_1_axi_gpio_1_0' [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd:1005]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [C:/Temp/Manager_Demo/Test/Test.runs/synth_1/.Xil/Vivado-3924-cb134-x201-ak/realtime/design_1_axi_gpio_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_axilab_master_0_1' declared at 'C:/Temp/Manager_Demo/Test/Test.runs/synth_1/.Xil/Vivado-3924-cb134-x201-ak/realtime/design_1_axilab_master_0_1_stub.vhdl:5' bound to instance 'axilab_master_0' of component 'design_1_axilab_master_0_1' [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd:1028]
INFO: [Synth 8-638] synthesizing module 'design_1_axilab_master_0_1' [C:/Temp/Manager_Demo/Test/Test.runs/synth_1/.Xil/Vivado-3924-cb134-x201-ak/realtime/design_1_axilab_master_0_1_stub.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'design_1_axilab_master_0_axi_periph_0' [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd:393]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1GYMBTK' [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1GYMBTK' (1#1) [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_MO1BQX' [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_MO1BQX' (2#1) [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_JXVNRU' [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd:263]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_JXVNRU' (3#1) [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd:263]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/Temp/Manager_Demo/Test/Test.runs/synth_1/.Xil/Vivado-3924-cb134-x201-ak/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd:731]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Temp/Manager_Demo/Test/Test.runs/synth_1/.Xil/Vivado-3924-cb134-x201-ak/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_axilab_master_0_axi_periph_0' (4#1) [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd:393]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0' declared at 'C:/Temp/Manager_Demo/Test/Test.runs/synth_1/.Xil/Vivado-3924-cb134-x201-ak/realtime/design_1_clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wiz' of component 'design_1_clk_wiz_0' [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd:1116]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0' [C:/Temp/Manager_Demo/Test/Test.runs/synth_1/.Xil/Vivado-3924-cb134-x201-ak/realtime/design_1_clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_100M_0' declared at 'C:/Temp/Manager_Demo/Test/Test.runs/synth_1/.Xil/Vivado-3924-cb134-x201-ak/realtime/design_1_rst_clk_wiz_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_100M' of component 'design_1_rst_clk_wiz_100M_0' [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd:1123]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_100M_0' [C:/Temp/Manager_Demo/Test/Test.runs/synth_1/.Xil/Vivado-3924-cb134-x201-ak/realtime/design_1_rst_clk_wiz_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (5#1) [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd:809]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (6#1) [C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
WARNING: [Synth 8-3331] design s00_couplers_imp_JXVNRU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_JXVNRU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_JXVNRU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_JXVNRU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_MO1BQX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_MO1BQX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_MO1BQX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_MO1BQX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1GYMBTK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1GYMBTK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1GYMBTK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1GYMBTK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_axilab_master_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axilab_master_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axilab_master_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axilab_master_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axilab_master_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axilab_master_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 794.922 ; gain = 244.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 794.922 ; gain = 244.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 794.922 ; gain = 244.559
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [c:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [c:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axilab_master_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axilab_master_0_axi_periph/xbar'
Parsing XDC File [c:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Finished Parsing XDC File [c:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Parsing XDC File [c:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_100M'
Finished Parsing XDC File [c:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_100M'
Parsing XDC File [c:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_axilab_master_0_1/design_1_axilab_master_0_1/design_1_axilab_master_0_1_in_context.xdc] for cell 'design_1_i/axilab_master_0'
Finished Parsing XDC File [c:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_axilab_master_0_1/design_1_axilab_master_0_1/design_1_axilab_master_0_1_in_context.xdc] for cell 'design_1_i/axilab_master_0'
Parsing XDC File [C:/Temp/Manager_Demo/Test/Test.srcs/constrs_1/imports/Test/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Temp/Manager_Demo/Test/Test.srcs/constrs_1/imports/Test/Cora-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Temp/Manager_Demo/Test/Test.srcs/constrs_1/imports/Test/Cora-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Temp/Manager_Demo/Test/Test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Temp/Manager_Demo/Test/Test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 870.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 870.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 870.801 ; gain = 320.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 870.801 ; gain = 320.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axilab_master_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axilab_master_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axilab_master_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 870.801 ; gain = 320.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 870.801 ; gain = 320.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_axilab_master_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axilab_master_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axilab_master_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axilab_master_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axilab_master_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axilab_master_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 870.801 ; gain = 320.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz/clk_out1' to pin 'design_1_i/clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 872.168 ; gain = 321.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 872.242 ; gain = 321.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 882.031 ; gain = 331.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 897.828 ; gain = 347.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 897.828 ; gain = 347.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 897.828 ; gain = 347.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 897.828 ; gain = 347.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 897.828 ; gain = 347.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 897.828 ; gain = 347.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |design_1_xbar_0             |         1|
|2     |design_1_axi_gpio_0_0       |         1|
|3     |design_1_axi_gpio_1_0       |         1|
|4     |design_1_axilab_master_0_1  |         1|
|5     |design_1_clk_wiz_0          |         1|
|6     |design_1_rst_clk_wiz_100M_0 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_axi_gpio_0_0_bbox_0       |     1|
|2     |design_1_axi_gpio_1_0_bbox_1       |     1|
|3     |design_1_axilab_master_0_1_bbox_2  |     1|
|4     |design_1_clk_wiz_0_bbox_4          |     1|
|5     |design_1_rst_clk_wiz_100M_0_bbox_5 |     1|
|6     |design_1_xbar_0_bbox_3             |     1|
|7     |IBUF                               |     3|
|8     |OBUF                               |     6|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+-------------------------------+--------------------------------------+------+
|      |Instance                       |Module                                |Cells |
+------+-------------------------------+--------------------------------------+------+
|1     |top                            |                                      |   478|
|2     |  design_1_i                   |design_1                              |   469|
|3     |    axilab_master_0_axi_periph |design_1_axilab_master_0_axi_periph_0 |   263|
+------+-------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 897.828 ; gain = 347.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 897.828 ; gain = 271.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 897.828 ; gain = 347.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 915.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 915.809 ; gain = 620.777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 915.809 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Temp/Manager_Demo/Test/Test.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 26 13:09:00 2022...
