#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 16 12:18:03 2022
# Process ID: 9796
# Current directory: G:/01Astar/Asatr32x32/top_astargnps
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8576 G:\01Astar\Asatr32x32\top_astargnps\top_astargnps.xpr
# Log file: G:/01Astar/Asatr32x32/top_astargnps/vivado.log
# Journal file: G:/01Astar/Asatr32x32/top_astargnps\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 763.980 ; gain = 156.355
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon May 16 12:41:16 2022] Launched synth_1...
Run output will be captured here: G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon May 16 12:44:09 2022] Launched synth_1...
Run output will be captured here: G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/synth_1/runme.log
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon May 16 14:45:47 2022] Launched synth_1...
Run output will be captured here: G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/synth_1/runme.log
reset_run synth_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name map_ram -dir g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {map_ram} CONFIG.Write_Width_A {1} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {1} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {1} CONFIG.Read_Width_B {1} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips map_ram]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'map_ram' to 'map_ram' is not allowed and is ignored.
generate_target {instantiation_template} [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/map_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'map_ram'...
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/map_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'map_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'map_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'map_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'map_ram'...
catch { config_ip_cache -export [get_ips -all map_ram] }
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/map_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/map_ram.xci]
launch_runs -jobs 4 map_ram_synth_1
[Mon May 16 19:42:34 2022] Launched map_ram_synth_1...
Run output will be captured here: G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/map_ram_synth_1/runme.log
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/map_ram.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/map_ram_tb.v w ]
add_files -fileset sim_1 G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/map_ram_tb.v
update_compile_order -fileset sim_1
set_property top map_ram_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'map_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj map_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/sim/map_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/map_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map_ram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ab97b628e2034ab193dffdbbc8332aff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot map_ram_tb_behav xil_defaultlib.map_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.map_ram
Compiling module xil_defaultlib.map_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot map_ram_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim/xsim.dir/map_ram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 16 19:51:49 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1255.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "map_ram_tb_behav -key {Behavioral:sim_1:Functional:map_ram_tb} -tclbatch {map_ram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source map_ram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module map_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'map_ram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1285.199 ; gain = 29.375
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/map_ram_tb/your_instance_name/clka}} {{/map_ram_tb/your_instance_name/wea}} {{/map_ram_tb/your_instance_name/addra}} {{/map_ram_tb/your_instance_name/dina}} {{/map_ram_tb/your_instance_name/douta}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Block Memory Generator module map_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Block Memory Generator module map_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 100 ns
save_wave_config {G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg
set_property xsim.view G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'map_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj map_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/sim/map_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/map_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ab97b628e2034ab193dffdbbc8332aff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot map_ram_tb_behav xil_defaultlib.map_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.map_ram
Compiling module xil_defaultlib.map_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot map_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "map_ram_tb_behav -key {Behavioral:sim_1:Functional:map_ram_tb} -tclbatch {map_ram_tb.tcl} -view {G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg
source map_ram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module map_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'map_ram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1409.898 ; gain = 14.398
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Block Memory Generator module map_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'map_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj map_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/sim/map_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/map_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ab97b628e2034ab193dffdbbc8332aff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot map_ram_tb_behav xil_defaultlib.map_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.map_ram
Compiling module xil_defaultlib.map_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot map_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "map_ram_tb_behav -key {Behavioral:sim_1:Functional:map_ram_tb} -tclbatch {map_ram_tb.tcl} -view {G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg
source map_ram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module map_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'map_ram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1409.898 ; gain = 0.000
run 100 ns
save_wave_config {G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'map_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj map_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/sim/map_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/map_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ab97b628e2034ab193dffdbbc8332aff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot map_ram_tb_behav xil_defaultlib.map_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.map_ram
Compiling module xil_defaultlib.map_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot map_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "map_ram_tb_behav -key {Behavioral:sim_1:Functional:map_ram_tb} -tclbatch {map_ram_tb.tcl} -view {G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg
source map_ram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module map_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'map_ram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1409.898 ; gain = 0.000
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Block Memory Generator module map_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 100 ns
save_wave_config {G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg}
save_wave_config {G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'map_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj map_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/sim/map_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/map_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ab97b628e2034ab193dffdbbc8332aff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot map_ram_tb_behav xil_defaultlib.map_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.map_ram
Compiling module xil_defaultlib.map_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot map_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "map_ram_tb_behav -key {Behavioral:sim_1:Functional:map_ram_tb} -tclbatch {map_ram_tb.tcl} -view {G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg
source map_ram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module map_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'map_ram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1409.898 ; gain = 0.000
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Block Memory Generator module map_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 100 ns
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Use_ENA_Pin}] [get_ips map_ram]
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/map_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'map_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'map_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'map_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'map_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'map_ram'...
catch { config_ip_cache -export [get_ips -all map_ram] }
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/map_ram.xci] -no_script -sync -force -quiet
reset_run map_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/map_ram_synth_1

launch_runs -jobs 4 map_ram_synth_1
[Mon May 16 20:15:54 2022] Launched map_ram_synth_1...
Run output will be captured here: G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/map_ram_synth_1/runme.log
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/map_ram.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'map_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj map_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/sim/map_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/map_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ab97b628e2034ab193dffdbbc8332aff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot map_ram_tb_behav xil_defaultlib.map_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.map_ram
Compiling module xil_defaultlib.map_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot map_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "map_ram_tb_behav -key {Behavioral:sim_1:Functional:map_ram_tb} -tclbatch {map_ram_tb.tcl} -view {G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg
source map_ram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module map_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'map_ram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1640.203 ; gain = 0.000
run 100 ns
current_wave_config {map_ram_tb_behav.wcfg}
map_ram_tb_behav.wcfg
add_wave {{/map_ram_tb/your_instance_name/ena}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Block Memory Generator module map_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 100 ns
save_wave_config {G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'map_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj map_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/sim/map_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/map_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ab97b628e2034ab193dffdbbc8332aff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot map_ram_tb_behav xil_defaultlib.map_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.map_ram
Compiling module xil_defaultlib.map_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot map_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "map_ram_tb_behav -key {Behavioral:sim_1:Functional:map_ram_tb} -tclbatch {map_ram_tb.tcl} -view {G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg
source map_ram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module map_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'map_ram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1640.203 ; gain = 0.000
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'map_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj map_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/sim/map_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/map_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ab97b628e2034ab193dffdbbc8332aff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot map_ram_tb_behav xil_defaultlib.map_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.map_ram
Compiling module xil_defaultlib.map_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot map_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "map_ram_tb_behav -key {Behavioral:sim_1:Functional:map_ram_tb} -tclbatch {map_ram_tb.tcl} -view {G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg
source map_ram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module map_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'map_ram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1640.203 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Block Memory Generator module map_ram_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 100 ns
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name closelist -dir g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {closelist} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips closelist]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'closelist' to 'closelist' is not allowed and is ignored.
generate_target {instantiation_template} [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closelist/closelist.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'closelist'...
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closelist/closelist.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'closelist'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'closelist'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'closelist'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'closelist'...
catch { config_ip_cache -export [get_ips -all closelist] }
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closelist/closelist.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closelist/closelist.xci]
launch_runs -jobs 4 closelist_synth_1
[Mon May 16 21:32:09 2022] Launched closelist_synth_1...
Run output will be captured here: G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/closelist_synth_1/runme.log
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closelist/closelist.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 16 22:34:20 2022...
