// Seed: 2825094614
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input wire id_2,
    input uwire id_3,
    output wand id_4,
    input tri1 id_5,
    output supply0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output wor id_9,
    input supply0 id_10,
    output supply0 id_11,
    input supply1 id_12,
    input supply1 id_13
);
  wire id_15;
  logic [7:0] id_16;
  assign id_16[1] = id_12;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output tri id_2,
    output tri1 id_3,
    input wor id_4,
    output tri id_5,
    output supply1 id_6,
    output supply0 id_7
);
  wire id_9;
  assign id_2 = id_1 - id_0;
  generate
    assign id_2 = 1;
  endgenerate
  module_0(
      id_0, id_3, id_1, id_0, id_5, id_1, id_6, id_1, id_0, id_2, id_4, id_5, id_0, id_1
  );
endmodule
