// Seed: 1151510764
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1;
  tri0 id_4 = 1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  int id_7 (
      .min (id_1[1]),
      .id_0(id_6),
      .id_1(1),
      .id_2(1'b0)
  );
  module_0(
      id_5, id_2, id_6
  );
endmodule
