---
layout: content
title: 1G Specs - NetFPGA
---	
<div id="mainContent">
		<h1 id="pagename" class="topOfDiv">NetFPGA Technical Specifications</h1>

		<div class="hr"></div>
		<div class="centeredImage"><img src="images/NetFPGA_upright.jpg" alt="NetFPGA board" /></div>
		<div class="hr"></div>
		
		<p>
			The NetFPGA is the low-cost reconfigurable hardware platform optimized for high-speed networking.
			The NetFPGA includes the all fo the logic resources, memory, and Gigabit Ethernet interfaces 
			necessary to build a complete switch, router, and/or security device.  Because the entire datapath is
			implemented in hardware, the system can support back-to-back packets at full Gigabit line rates
			and has a processing latency measured in only a few clock cycles.
		</p>

		<div class="hr"></div>

		<div class="ulWrapper">
			<ul>
				<li>
					<p class="ulHead">Field Programmable Gate Array (FPGA) Logic </p>

					<ul>
						<li><a href="http://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex_ii_pro_fpgas/resources/index.htm" onclick="link_popup(this, ''); return false;">Xilinx Virtex-II Pro 50</a></li>
						<li>53,136 logic cells</li>
						<li>4,176 Kbit block RAM</li>
						<li>up to 738 Kbit distributed RAM</li>
						<li>2 x PowerPC cores </li>
						<li>Fully programmable by the user</li>
					</ul>
				</li>
			</ul>

			<ul>
				<li>
					<p class="ulHead">Gigabit Ethernet networking ports</p>
				
					<ul>
						<li>Connector block on left of PCB interfaces to 4 external RJ45 plugs</li>
						<li>
							Interfaces with standard Cat5E or Cat6 copper network cables
							using <a href="http://www.broadcom.com/" onclick="link_popup(this, ''); return false;">Broadcom</a> PHY.
						</li>
						<li>
							Wire-speed processing on all ports at all time using FPGA logic.
							<ul>
								<li>1 Gbits * 2 (bi-directional) * 4 (ports) = 8 Gbps throughput</li>
							</ul>
						</li>
					</ul>
				</li>
			</ul>
		
			<ul>
				<li>
					<p class="ulHead">Static Random Access Memory (SRAM)</p>
				
					<ul>
						<li>Suitable for storing forwarding table data</li>
						<li>Zero-bus turnaround (ZBT), synchronous with the logic</li>
						<li>Two parallel banks of 18 MBit (2.25 MByte) ZBT memories</li>
						<li>Total capacity: 4.5 MBytes</li>
						<li>
							<a href="http://www.cypress.com/" onclick="link_popup(this, ''); return false;">Cypress</a>:
							<a href="http://www.chipcatalog.com/Cypress/CY7C1370D-167AXC.htm" onclick="link_popup(this, ''); return false;">CY7C1370D-167AXC</a>
						</li>
					</ul>
				</li>
			</ul>

			<ul>
				<li>
					<p class="ulHead">Double-Date Rate Random Access Memory (DDR2 DRAM)</p>

					<ul>
						<li>400 MHz Asynchronous clock</li>
						<li>Suitable for packet buffering</li>
						<li>25.6 Gbps peak memory throughput</li>
						<li>Total capacity: 64 MBytes</li>
						<li><a href="http://www.micron.com/" onclick="link_popup(this, ''); return false;">Micron</a>: MT47H16M16BG-5E</li>
					</ul>
				</li>
			</ul>

			<ul>
				<li>
					<p class="ulHead">Multi-gigabit I/O</p>

					<ul>
						<li>Two SATA-style connectors to Multi-Gigabit I/O (MGIO) on right-side of PCB</li>
						<li>Allows multiple NetFPGAs within a PC to be chained together</li>
					</ul>
				</li>
			</ul>

			<ul>
				<li>
					<p class="ulHead">Standard PCI Form Factor</p>
				
					<ul>
						<li>Standard PCI card</li>
						<li>Can be used in a PCI-X slot</li>
						<li>Enables fast reconfiguration of the FPGA over PCI bus without using JTAG cable</li>
						<li>Provides CPU access to memory-mapped registers and memory on the NetFPGA hardware</li>
					</ul>
				</li>
			</ul>

			<ul>
				<li>
					<p class="ulHead">Hardware Debugging ports</p>
				
					<ul>
						<li>
							JTAG cable connector can be used to run
							<a href="http://www.xilinx.com/ise/optional_prod/cspro.htm" onclick="link_popup(this, ''); return false;">Xilinx ChipScope Pro</a>
						</li>
					</ul>
				</li>
			</ul>

			<ul>
				<li>
					<p class="ulHead">Flexibile, Open-source code</p>
				
					<ul>
						<li>
							BSD-style open-source reference router available from the NetFPGA.org website.
							Download it, use it, keep it, give back to the community if you choose.
						</li>
					</ul>
				</li>
			</ul>
		</div>

		</div>
	</div>
</div>
