;redcode
;assert 1
	SPL 0, <302
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -30, 9
	ADD -530, 9
	MOV -7, <-20
	JMN 260, 0
	SPL 90, 10
	MOV -7, <-20
	JMN 260, 0
	MOV -1, <-29
	CMP #1, <-1
	ADD 270, 61
	SUB @0, @2
	ADD -30, 9
	JMN 260, 0
	DJN -1, @-20
	CMP #1, <-1
	SUB @0, @2
	SLT #870, 70
	SPL 0, <302
	SPL 90, 10
	SLT 727, 100
	SUB 0, 0
	MOV 260, 0
	JMN 260, 0
	SUB @0, @2
	CMP -279, <-126
	ADD #870, 70
	DJN 600, 0
	SUB @127, 106
	MOV -7, <-20
	ADD @-127, 100
	ADD #870, 70
	SUB @0, @2
	CMP -209, <-120
	JMN 260, 0
	MOV -1, <-29
	JMP -7, @-20
	SPL 0, <302
	ADD 210, 63
	SPL 0, <302
	SLT #870, 70
	SUB 0, 8
	SUB @0, @2
	SPL <121, 106
	SUB 0, 8
	CMP -209, <-120
