22:59
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch06_countdown_timer_syn.prj" -log "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    orinoco
Date:        Sun Dec 17 15:25:30 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch06_countdown_timer_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srr"
Running: ch06_countdown_timer_Implmnt in foreground

Running ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

Running: compile (Compile) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 15:25:30 2017

Running: compile_flow (Compile Process) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 15:25:30 2017

Running: compiler (Compile Input) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 15:25:30 2017
compiler exited with errors
Job failed on: ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synlog/ch06_countdown_timer_compiler.srr"
# Sun Dec 17 15:25:30 2017

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
Complete: Compile on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
Complete: Logic Synthesis on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: orinoco

# Sun Dec 17 15:25:30 2017

#Implementation: ch06_countdown_timer_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :orinoco
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/alarm.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/debouncer.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/display_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v" (library work)
Verilog syntax check successful!
Selecting top level module timer
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/debouncer.v":1:7:1:15|Synthesizing module debouncer in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/alarm.v":1:7:1:11|Synthesizing module alarm in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":1:7:1:19|Synthesizing module decoder_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/display_7_seg.v":1:7:1:19|Synthesizing module display_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Synthesizing module timer in library work.

@E: CS168 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":29:45:29:45|Port hundreds does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 17 15:25:30 2017

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 17 15:25:30 2017

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch06_countdown_timer_syn.prj" -log "ch06_countdown_timer_Implmnt/ch06_countdown_timer.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    orinoco
Date:        Sun Dec 17 15:29:34 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch06_countdown_timer_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srr"
Running: ch06_countdown_timer_Implmnt in foreground

Running ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

Running: compile (Compile) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 15:29:34 2017

Running: compile_flow (Compile Process) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 15:29:34 2017

Running: compiler (Compile Input) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 15:29:34 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srs

compiler completed
# Sun Dec 17 15:29:36 2017

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 15:29:36 2017

multi_srs_gen completed
# Sun Dec 17 15:29:36 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srs
Complete: Compile Process on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

Running: premap (Pre-mapping) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 15:29:36 2017

premap completed with warnings
# Sun Dec 17 15:29:36 2017

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

Running: map (Map) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 15:29:36 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 15:29:36 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srm

fpga_mapper completed with warnings
# Sun Dec 17 15:29:39 2017

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
Complete: Logic Synthesis on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch06_countdown_timer_Implmnt/ch06_countdown_timer.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: orinoco

# Sun Dec 17 15:29:34 2017

#Implementation: ch06_countdown_timer_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :orinoco
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/alarm.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/debouncer.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/display_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v" (library work)
Verilog syntax check successful!
Selecting top level module timer
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/debouncer.v":1:7:1:15|Synthesizing module debouncer in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/alarm.v":1:7:1:11|Synthesizing module alarm in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":1:7:1:19|Synthesizing module decoder_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/display_7_seg.v":1:7:1:19|Synthesizing module display_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Synthesizing module timer in library work.

@W: CS263 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":31:8:31:11|Port-width mismatch for port SEG. The port definition is 7 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":35:8:35:11|Port-width mismatch for port SEG. The port definition is 7 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@N: CL189 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|Register bit ten_secs[3] is always 0.
@W: CL260 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|Pruning register bit 3 of ten_secs[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|Trying to extract state machine for register state.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 17 15:29:35 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Selected library: work cell: timer view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Selected library: work cell: timer view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 17 15:29:35 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 17 15:29:35 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Selected library: work cell: timer view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Selected library: work cell: timer view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 17 15:29:36 2017

###########################################################]
Pre-mapping Report

# Sun Dec 17 15:29:36 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist timer

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start         Requested     Requested     Clock        Clock                     Clock
Clock         Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------
timer|CLK     92.9 MHz      10.770        inferred     Autoconstr_clkgroup_0     225  
======================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/debouncer.v":26:0:26:5|Found inferred clock timer|CLK which controls 225 sequential elements including d1.count[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 17 15:29:36 2017

###########################################################]
Map & Optimize Report

# Sun Dec 17 15:29:36 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_0(verilog)) with 10 words by 7 bits.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_1(verilog)) with 10 words by 7 bits.
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance mins[3:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance secs[3:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance ten_secs[2:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance prescaler[25:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance state[1:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance alarm_on is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.52ns		 348 /       225
   2		0h:00m:00s		    -3.52ns		 345 /       225
   3		0h:00m:00s		    -3.52ns		 345 /       225

   4		0h:00m:01s		    -3.52ns		 386 /       225
   5		0h:00m:01s		    -3.52ns		 389 /       225


   6		0h:00m:01s		    -3.52ns		 389 /       225
@A: BN291 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/display_7_seg.v":14:0:14:5|Boundary register display2.DIGIT (in view: work.timer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/display_7_seg.v":14:0:14:5|Boundary register display1.DIGIT (in view: work.timer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":2:10:2:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net un1_state_3.
@N: FX1017 :|SB_GB inserted on the net d4.idle_i.
@N: FX1017 :|SB_GB inserted on the net d3.idle_i.
@N: FX1017 :|SB_GB inserted on the net d2.idle_i.
@N: FX1017 :|SB_GB inserted on the net d1.idle_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 150MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 150MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 225 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               225        mins[1]        
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 122MB peak: 151MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 151MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 151MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 151MB)

@W: MT420 |Found inferred clock timer|CLK with period 12.28ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 17 15:29:39 2017
#


Top view:               timer
Requested Frequency:    81.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.167

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
timer|CLK          81.4 MHz      69.2 MHz      12.279        14.446        -2.167     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting   Ending     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
timer|CLK  timer|CLK  |  12.279      -2.167  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: timer|CLK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                         Arrival           
Instance         Reference     Type         Pin     Net           Time        Slack 
                 Clock                                                              
------------------------------------------------------------------------------------
d3.count[11]     timer|CLK     SB_DFFSR     Q       count[11]     0.540       -2.167
d3.count[0]      timer|CLK     SB_DFFSR     Q       count[0]      0.540       -2.125
d3.count[4]      timer|CLK     SB_DFFSR     Q       count[4]      0.540       -2.118
d3.count[12]     timer|CLK     SB_DFFSR     Q       count[12]     0.540       -2.118
d3.count[7]      timer|CLK     SB_DFFSR     Q       count[7]      0.540       -2.104
d3.count[13]     timer|CLK     SB_DFFSR     Q       count[13]     0.540       -2.097
d3.count[5]      timer|CLK     SB_DFFSR     Q       count[5]      0.540       -2.090
d2.count[0]      timer|CLK     SB_DFFSR     Q       count[0]      0.540       -2.076
d3.count[8]      timer|CLK     SB_DFFSR     Q       count[8]      0.540       -2.055
d2.count[11]     timer|CLK     SB_DFFSR     Q       count[11]     0.540       -2.048
====================================================================================


Ending Points with Worst Slack
******************************

                Starting                                           Required           
Instance        Reference     Type         Pin     Net             Time         Slack 
                Clock                                                                 
--------------------------------------------------------------------------------------
mins[1]         timer|CLK     SB_DFFSR     D       mins_16[1]      12.174       -2.167
mins[3]         timer|CLK     SB_DFFSS     D       mins_16[3]      12.174       -1.969
mins[2]         timer|CLK     SB_DFFSR     D       mins_16[2]      12.174       -0.831
mins[0]         timer|CLK     SB_DFF       D       mins            12.174       -0.782
ten_secs[1]     timer|CLK     SB_DFF       D       ten_secs_0      12.174       -0.747
secs[1]         timer|CLK     SB_DFF       D       secs_RNO[1]     12.174       -0.726
secs[2]         timer|CLK     SB_DFF       D       secs_RNO[2]     12.174       -0.726
secs[3]         timer|CLK     SB_DFF       D       secs_RNO[3]     12.174       -0.564
secs[0]         timer|CLK     SB_DFF       D       secs_RNO[0]     12.174       1.066 
alarm_on        timer|CLK     SB_DFF       D       alarm_on_0      12.174       1.073 
======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.279
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.174

    - Propagation time:                      14.341
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.167

    Number of logic level(s):                7
    Starting point:                          d3.count[11] / Q
    Ending point:                            mins[1] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
d3.count[11]                 SB_DFFSR     Q        Out     0.540     0.540       -         
count[11]                    Net          -        -       1.599     -           3         
d3.count_RNI6BS51[11]        SB_LUT4      I0       In      -         2.139       -         
d3.count_RNI6BS51[11]        SB_LUT4      O        Out     0.449     2.588       -         
trans_up_1_15_7              Net          -        -       1.371     -           6         
d3.count_RNIQ2TP4[15]        SB_LUT4      I2       In      -         3.959       -         
d3.count_RNIQ2TP4[15]        SB_LUT4      O        Out     0.379     4.338       -         
trans_up_1_15                Net          -        -       1.371     -           2         
d3.state_RNI7N9P6            SB_LUT4      I3       In      -         5.708       -         
d3.state_RNI7N9P6            SB_LUT4      O        Out     0.316     6.024       -         
s_cancel                     Net          -        -       1.371     -           7         
d1.un1_mins_1_sqmuxa         SB_LUT4      I2       In      -         7.395       -         
d1.un1_mins_1_sqmuxa         SB_LUT4      O        Out     0.379     7.774       -         
un1_mins_1_sqmuxa_0          Net          -        -       1.371     -           3         
d1.sync_1_RNITBTCL           SB_LUT4      I3       In      -         9.145       -         
d1.sync_1_RNITBTCL           SB_LUT4      O        Out     0.316     9.460       -         
un1_mins_3_sqmuxa_0_0[0]     Net          -        -       1.371     -           1         
d1.sync_1_RNIFVDI31          SB_LUT4      I3       In      -         10.831      -         
d1.sync_1_RNIFVDI31          SB_LUT4      O        Out     0.316     11.147      -         
sync_1_RNIFVDI31             Net          -        -       1.371     -           1         
d1.sync_1_RNIMIJMI1          SB_LUT4      I3       In      -         12.518      -         
d1.sync_1_RNIMIJMI1          SB_LUT4      O        Out     0.316     12.834      -         
mins_16[1]                   Net          -        -       1.507     -           1         
mins[1]                      SB_DFFSR     D        In      -         14.341      -         
===========================================================================================
Total path delay (propagation time + setup) of 14.446 is 3.114(21.6%) logic and 11.332(78.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.279
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.174

    - Propagation time:                      14.299
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.125

    Number of logic level(s):                7
    Starting point:                          d3.count[0] / Q
    Ending point:                            mins[1] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
d3.count[0]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                     Net          -        -       1.599     -           7         
d3.count_RNI7UEN1[4]         SB_LUT4      I0       In      -         2.139       -         
d3.count_RNI7UEN1[4]         SB_LUT4      O        Out     0.386     2.525       -         
trans_up_1_15_1              Net          -        -       1.371     -           3         
d3.count_RNIQ2TP4[15]        SB_LUT4      I1       In      -         3.896       -         
d3.count_RNIQ2TP4[15]        SB_LUT4      O        Out     0.400     4.295       -         
trans_up_1_15                Net          -        -       1.371     -           2         
d3.state_RNI7N9P6            SB_LUT4      I3       In      -         5.666       -         
d3.state_RNI7N9P6            SB_LUT4      O        Out     0.316     5.982       -         
s_cancel                     Net          -        -       1.371     -           7         
d1.un1_mins_1_sqmuxa         SB_LUT4      I2       In      -         7.353       -         
d1.un1_mins_1_sqmuxa         SB_LUT4      O        Out     0.379     7.732       -         
un1_mins_1_sqmuxa_0          Net          -        -       1.371     -           3         
d1.sync_1_RNITBTCL           SB_LUT4      I3       In      -         9.103       -         
d1.sync_1_RNITBTCL           SB_LUT4      O        Out     0.316     9.418       -         
un1_mins_3_sqmuxa_0_0[0]     Net          -        -       1.371     -           1         
d1.sync_1_RNIFVDI31          SB_LUT4      I3       In      -         10.789      -         
d1.sync_1_RNIFVDI31          SB_LUT4      O        Out     0.316     11.105      -         
sync_1_RNIFVDI31             Net          -        -       1.371     -           1         
d1.sync_1_RNIMIJMI1          SB_LUT4      I3       In      -         12.476      -         
d1.sync_1_RNIMIJMI1          SB_LUT4      O        Out     0.316     12.792      -         
mins_16[1]                   Net          -        -       1.507     -           1         
mins[1]                      SB_DFFSR     D        In      -         14.299      -         
===========================================================================================
Total path delay (propagation time + setup) of 14.404 is 3.072(21.3%) logic and 11.332(78.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.279
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.174

    - Propagation time:                      14.292
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.118

    Number of logic level(s):                7
    Starting point:                          d3.count[4] / Q
    Ending point:                            mins[1] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
d3.count[4]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[4]                     Net          -        -       1.599     -           6         
d3.count_RNI7UEN1[4]         SB_LUT4      I1       In      -         2.139       -         
d3.count_RNI7UEN1[4]         SB_LUT4      O        Out     0.379     2.518       -         
trans_up_1_15_1              Net          -        -       1.371     -           3         
d3.count_RNIQ2TP4[15]        SB_LUT4      I1       In      -         3.889       -         
d3.count_RNIQ2TP4[15]        SB_LUT4      O        Out     0.400     4.288       -         
trans_up_1_15                Net          -        -       1.371     -           2         
d3.state_RNI7N9P6            SB_LUT4      I3       In      -         5.659       -         
d3.state_RNI7N9P6            SB_LUT4      O        Out     0.316     5.975       -         
s_cancel                     Net          -        -       1.371     -           7         
d1.un1_mins_1_sqmuxa         SB_LUT4      I2       In      -         7.346       -         
d1.un1_mins_1_sqmuxa         SB_LUT4      O        Out     0.379     7.725       -         
un1_mins_1_sqmuxa_0          Net          -        -       1.371     -           3         
d1.sync_1_RNITBTCL           SB_LUT4      I3       In      -         9.096       -         
d1.sync_1_RNITBTCL           SB_LUT4      O        Out     0.316     9.411       -         
un1_mins_3_sqmuxa_0_0[0]     Net          -        -       1.371     -           1         
d1.sync_1_RNIFVDI31          SB_LUT4      I3       In      -         10.782      -         
d1.sync_1_RNIFVDI31          SB_LUT4      O        Out     0.316     11.098      -         
sync_1_RNIFVDI31             Net          -        -       1.371     -           1         
d1.sync_1_RNIMIJMI1          SB_LUT4      I3       In      -         12.469      -         
d1.sync_1_RNIMIJMI1          SB_LUT4      O        Out     0.316     12.785      -         
mins_16[1]                   Net          -        -       1.507     -           1         
mins[1]                      SB_DFFSR     D        In      -         14.292      -         
===========================================================================================
Total path delay (propagation time + setup) of 14.397 is 3.065(21.3%) logic and 11.332(78.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.279
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.174

    - Propagation time:                      14.292
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.118

    Number of logic level(s):                7
    Starting point:                          d3.count[12] / Q
    Ending point:                            mins[1] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
d3.count[12]                 SB_DFFSR     Q        Out     0.540     0.540       -         
count[12]                    Net          -        -       1.599     -           3         
d3.count_RNI6BS51[11]        SB_LUT4      I1       In      -         2.139       -         
d3.count_RNI6BS51[11]        SB_LUT4      O        Out     0.400     2.539       -         
trans_up_1_15_7              Net          -        -       1.371     -           6         
d3.count_RNIQ2TP4[15]        SB_LUT4      I2       In      -         3.910       -         
d3.count_RNIQ2TP4[15]        SB_LUT4      O        Out     0.379     4.288       -         
trans_up_1_15                Net          -        -       1.371     -           2         
d3.state_RNI7N9P6            SB_LUT4      I3       In      -         5.659       -         
d3.state_RNI7N9P6            SB_LUT4      O        Out     0.316     5.975       -         
s_cancel                     Net          -        -       1.371     -           7         
d1.un1_mins_1_sqmuxa         SB_LUT4      I2       In      -         7.346       -         
d1.un1_mins_1_sqmuxa         SB_LUT4      O        Out     0.379     7.725       -         
un1_mins_1_sqmuxa_0          Net          -        -       1.371     -           3         
d1.sync_1_RNITBTCL           SB_LUT4      I3       In      -         9.096       -         
d1.sync_1_RNITBTCL           SB_LUT4      O        Out     0.316     9.411       -         
un1_mins_3_sqmuxa_0_0[0]     Net          -        -       1.371     -           1         
d1.sync_1_RNIFVDI31          SB_LUT4      I3       In      -         10.782      -         
d1.sync_1_RNIFVDI31          SB_LUT4      O        Out     0.316     11.098      -         
sync_1_RNIFVDI31             Net          -        -       1.371     -           1         
d1.sync_1_RNIMIJMI1          SB_LUT4      I3       In      -         12.469      -         
d1.sync_1_RNIMIJMI1          SB_LUT4      O        Out     0.316     12.785      -         
mins_16[1]                   Net          -        -       1.507     -           1         
mins[1]                      SB_DFFSR     D        In      -         14.292      -         
===========================================================================================
Total path delay (propagation time + setup) of 14.397 is 3.065(21.3%) logic and 11.332(78.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.279
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.174

    - Propagation time:                      14.277
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.104

    Number of logic level(s):                7
    Starting point:                          d3.count[7] / Q
    Ending point:                            mins[1] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
d3.count[7]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[7]                     Net          -        -       1.599     -           3         
d3.count_RNI1K2J1[10]        SB_LUT4      I0       In      -         2.139       -         
d3.count_RNI1K2J1[10]        SB_LUT4      O        Out     0.449     2.588       -         
trans_up_1_15_8              Net          -        -       1.371     -           6         
d3.count_RNIQ2TP4[15]        SB_LUT4      I3       In      -         3.959       -         
d3.count_RNIQ2TP4[15]        SB_LUT4      O        Out     0.316     4.274       -         
trans_up_1_15                Net          -        -       1.371     -           2         
d3.state_RNI7N9P6            SB_LUT4      I3       In      -         5.645       -         
d3.state_RNI7N9P6            SB_LUT4      O        Out     0.316     5.961       -         
s_cancel                     Net          -        -       1.371     -           7         
d1.un1_mins_1_sqmuxa         SB_LUT4      I2       In      -         7.332       -         
d1.un1_mins_1_sqmuxa         SB_LUT4      O        Out     0.379     7.711       -         
un1_mins_1_sqmuxa_0          Net          -        -       1.371     -           3         
d1.sync_1_RNITBTCL           SB_LUT4      I3       In      -         9.082       -         
d1.sync_1_RNITBTCL           SB_LUT4      O        Out     0.316     9.397       -         
un1_mins_3_sqmuxa_0_0[0]     Net          -        -       1.371     -           1         
d1.sync_1_RNIFVDI31          SB_LUT4      I3       In      -         10.768      -         
d1.sync_1_RNIFVDI31          SB_LUT4      O        Out     0.316     11.084      -         
sync_1_RNIFVDI31             Net          -        -       1.371     -           1         
d1.sync_1_RNIMIJMI1          SB_LUT4      I3       In      -         12.455      -         
d1.sync_1_RNIMIJMI1          SB_LUT4      O        Out     0.316     12.771      -         
mins_16[1]                   Net          -        -       1.507     -           1         
mins[1]                      SB_DFFSR     D        In      -         14.277      -         
===========================================================================================
Total path delay (propagation time + setup) of 14.383 is 3.051(21.2%) logic and 11.332(78.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 151MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 151MB)

---------------------------------------
Resource Usage Report for timer 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             9 uses
SB_CARRY        159 uses
SB_DFF          118 uses
SB_DFFE         35 uses
SB_DFFSR        70 uses
SB_DFFSS        2 uses
SB_GB           5 uses
VCC             9 uses
SB_LUT4         372 uses

I/O ports: 24
I/O primitives: 24
SB_GB_IO       1 use
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   225 (6%)
Total load per clock:
   timer|CLK: 1

@S |Mapping Summary:
Total  LUTs: 372 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 372 = 372 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 151MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sun Dec 17 15:29:39 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch06_countdown_timer_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.edf " "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist" "-pTQ144" -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.edf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: timer

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer --outdir /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	372
    Number of DFFs      	:	225
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	159
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	394
    Number of DFFs      	:	225
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	159

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	106
        LUT, DFF and CARRY	:	119
    Combinational LogicCells
        Only LUT         	:	144
        CARRY Only       	:	15
        LUT with CARRY   	:	25
    LogicCells                  :	409/3520
    PLBs                        :	59/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	24/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 33.8 (sec)

Final Design Statistics
    Number of LUTs      	:	394
    Number of DFFs      	:	225
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	159
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	409/3520
    PLBs                        :	85/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	24/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: timer|CLK | Frequency: 101.94 MHz | Target: 81.43 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 35.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 994
used logic cells: 409
running packerDesign Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 994
used logic cells: 409
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design timer
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 576 
I1212: Iteration  1 :    67 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design timer
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           327356K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/netlister/timer_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/netlister/timer_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/timer/timer_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/netlister/timer_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/timer/timer_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name timer


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 994
used logic cells: 409
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch06_countdown_timer_syn.prj" -log "ch06_countdown_timer_Implmnt/ch06_countdown_timer.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    orinoco
Date:        Sun Dec 17 20:05:33 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch06_countdown_timer_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srr"
Running: ch06_countdown_timer_Implmnt in foreground

Running ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

Running: compile (Compile) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 20:05:33 2017

Running: compile_flow (Compile Process) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 20:05:33 2017

Running: compiler (Compile Input) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 20:05:33 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srs

compiler completed
# Sun Dec 17 20:05:34 2017

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 20:05:34 2017

multi_srs_gen completed
# Sun Dec 17 20:05:34 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srs
Complete: Compile Process on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

Running: premap (Pre-mapping) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 20:05:34 2017

premap completed with warnings
# Sun Dec 17 20:05:35 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

Running: map (Map) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 20:05:35 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 20:05:35 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srm

fpga_mapper completed with warnings
# Sun Dec 17 20:05:37 2017

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
Complete: Logic Synthesis on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch06_countdown_timer_Implmnt/ch06_countdown_timer.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: orinoco

# Sun Dec 17 20:05:33 2017

#Implementation: ch06_countdown_timer_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :orinoco
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/alarm.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/debouncer.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/display_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module timer
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/debouncer.v":1:7:1:15|Synthesizing module debouncer in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/alarm.v":1:7:1:11|Synthesizing module alarm in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":1:7:1:19|Synthesizing module decoder_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/display_7_seg.v":1:7:1:19|Synthesizing module display_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Synthesizing module timer in library work.

@W: CS263 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":31:8:31:11|Port-width mismatch for port SEG. The port definition is 7 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":35:8:35:11|Port-width mismatch for port SEG. The port definition is 7 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@N: CL189 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|Register bit ten_secs[3] is always 0.
@W: CL260 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|Pruning register bit 3 of ten_secs[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|Trying to extract state machine for register state.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 17 20:05:33 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Selected library: work cell: timer view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Selected library: work cell: timer view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 17 20:05:33 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 17 20:05:33 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Selected library: work cell: timer view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Selected library: work cell: timer view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 17 20:05:34 2017

###########################################################]
Pre-mapping Report

# Sun Dec 17 20:05:34 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist timer

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start         Requested     Requested     Clock        Clock                     Clock
Clock         Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------
timer|CLK     92.9 MHz      10.770        inferred     Autoconstr_clkgroup_0     225  
======================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/debouncer.v":26:0:26:5|Found inferred clock timer|CLK which controls 225 sequential elements including d1.count[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 17 20:05:34 2017

###########################################################]
Map & Optimize Report

# Sun Dec 17 20:05:35 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_0(verilog)) with 10 words by 7 bits.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_1(verilog)) with 10 words by 7 bits.
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance mins[3:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance secs[3:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance ten_secs[2:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance prescaler[25:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance state[1:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance alarm_on is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.52ns		 348 /       225
   2		0h:00m:00s		    -3.52ns		 345 /       225
   3		0h:00m:00s		    -3.52ns		 345 /       225

   4		0h:00m:01s		    -3.52ns		 386 /       225
   5		0h:00m:01s		    -3.52ns		 389 /       225


   6		0h:00m:01s		    -3.52ns		 389 /       225
@A: BN291 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/display_7_seg.v":14:0:14:5|Boundary register display2.DIGIT (in view: work.timer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/display_7_seg.v":14:0:14:5|Boundary register display1.DIGIT (in view: work.timer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":2:10:2:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net un1_state_3.
@N: FX1017 :|SB_GB inserted on the net d4.idle_i.
@N: FX1017 :|SB_GB inserted on the net d3.idle_i.
@N: FX1017 :|SB_GB inserted on the net d2.idle_i.
@N: FX1017 :|SB_GB inserted on the net d1.idle_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 150MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 150MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 225 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               225        mins[1]        
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 151MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 151MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 151MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 151MB)

@W: MT420 |Found inferred clock timer|CLK with period 12.28ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 17 20:05:37 2017
#


Top view:               timer
Requested Frequency:    81.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.167

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
timer|CLK          81.4 MHz      69.2 MHz      12.279        14.446        -2.167     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting   Ending     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
timer|CLK  timer|CLK  |  12.279      -2.167  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: timer|CLK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                         Arrival           
Instance         Reference     Type         Pin     Net           Time        Slack 
                 Clock                                                              
------------------------------------------------------------------------------------
d3.count[11]     timer|CLK     SB_DFFSR     Q       count[11]     0.540       -2.167
d3.count[0]      timer|CLK     SB_DFFSR     Q       count[0]      0.540       -2.125
d3.count[4]      timer|CLK     SB_DFFSR     Q       count[4]      0.540       -2.118
d3.count[12]     timer|CLK     SB_DFFSR     Q       count[12]     0.540       -2.118
d3.count[7]      timer|CLK     SB_DFFSR     Q       count[7]      0.540       -2.104
d3.count[13]     timer|CLK     SB_DFFSR     Q       count[13]     0.540       -2.097
d3.count[5]      timer|CLK     SB_DFFSR     Q       count[5]      0.540       -2.090
d2.count[0]      timer|CLK     SB_DFFSR     Q       count[0]      0.540       -2.076
d3.count[8]      timer|CLK     SB_DFFSR     Q       count[8]      0.540       -2.055
d2.count[11]     timer|CLK     SB_DFFSR     Q       count[11]     0.540       -2.048
====================================================================================


Ending Points with Worst Slack
******************************

                Starting                                           Required           
Instance        Reference     Type         Pin     Net             Time         Slack 
                Clock                                                                 
--------------------------------------------------------------------------------------
mins[1]         timer|CLK     SB_DFFSR     D       mins_16[1]      12.174       -2.167
mins[3]         timer|CLK     SB_DFFSS     D       mins_16[3]      12.174       -1.969
mins[2]         timer|CLK     SB_DFFSR     D       mins_16[2]      12.174       -0.831
mins[0]         timer|CLK     SB_DFF       D       mins            12.174       -0.782
ten_secs[1]     timer|CLK     SB_DFF       D       ten_secs_0      12.174       -0.747
secs[1]         timer|CLK     SB_DFF       D       secs_RNO[1]     12.174       -0.726
secs[2]         timer|CLK     SB_DFF       D       secs_RNO[2]     12.174       -0.726
secs[3]         timer|CLK     SB_DFF       D       secs_RNO[3]     12.174       -0.564
secs[0]         timer|CLK     SB_DFF       D       secs_RNO[0]     12.174       1.066 
alarm_on        timer|CLK     SB_DFF       D       alarm_on_0      12.174       1.073 
======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.279
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.174

    - Propagation time:                      14.341
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.167

    Number of logic level(s):                7
    Starting point:                          d3.count[11] / Q
    Ending point:                            mins[1] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
d3.count[11]                 SB_DFFSR     Q        Out     0.540     0.540       -         
count[11]                    Net          -        -       1.599     -           3         
d3.count_RNI6BS51[11]        SB_LUT4      I0       In      -         2.139       -         
d3.count_RNI6BS51[11]        SB_LUT4      O        Out     0.449     2.588       -         
trans_up_1_15_7              Net          -        -       1.371     -           6         
d3.count_RNIQ2TP4[15]        SB_LUT4      I2       In      -         3.959       -         
d3.count_RNIQ2TP4[15]        SB_LUT4      O        Out     0.379     4.338       -         
trans_up_1_15                Net          -        -       1.371     -           2         
d3.state_RNI7N9P6            SB_LUT4      I3       In      -         5.708       -         
d3.state_RNI7N9P6            SB_LUT4      O        Out     0.316     6.024       -         
s_cancel                     Net          -        -       1.371     -           7         
d1.un1_mins_1_sqmuxa         SB_LUT4      I2       In      -         7.395       -         
d1.un1_mins_1_sqmuxa         SB_LUT4      O        Out     0.379     7.774       -         
un1_mins_1_sqmuxa_0          Net          -        -       1.371     -           3         
d1.sync_1_RNITBTCL           SB_LUT4      I3       In      -         9.145       -         
d1.sync_1_RNITBTCL           SB_LUT4      O        Out     0.316     9.460       -         
un1_mins_3_sqmuxa_0_0[0]     Net          -        -       1.371     -           1         
d1.sync_1_RNIFVDI31          SB_LUT4      I3       In      -         10.831      -         
d1.sync_1_RNIFVDI31          SB_LUT4      O        Out     0.316     11.147      -         
sync_1_RNIFVDI31             Net          -        -       1.371     -           1         
d1.sync_1_RNIMIJMI1          SB_LUT4      I3       In      -         12.518      -         
d1.sync_1_RNIMIJMI1          SB_LUT4      O        Out     0.316     12.834      -         
mins_16[1]                   Net          -        -       1.507     -           1         
mins[1]                      SB_DFFSR     D        In      -         14.341      -         
===========================================================================================
Total path delay (propagation time + setup) of 14.446 is 3.114(21.6%) logic and 11.332(78.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.279
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.174

    - Propagation time:                      14.299
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.125

    Number of logic level(s):                7
    Starting point:                          d3.count[0] / Q
    Ending point:                            mins[1] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
d3.count[0]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                     Net          -        -       1.599     -           7         
d3.count_RNI7UEN1[4]         SB_LUT4      I0       In      -         2.139       -         
d3.count_RNI7UEN1[4]         SB_LUT4      O        Out     0.386     2.525       -         
trans_up_1_15_1              Net          -        -       1.371     -           3         
d3.count_RNIQ2TP4[15]        SB_LUT4      I1       In      -         3.896       -         
d3.count_RNIQ2TP4[15]        SB_LUT4      O        Out     0.400     4.295       -         
trans_up_1_15                Net          -        -       1.371     -           2         
d3.state_RNI7N9P6            SB_LUT4      I3       In      -         5.666       -         
d3.state_RNI7N9P6            SB_LUT4      O        Out     0.316     5.982       -         
s_cancel                     Net          -        -       1.371     -           7         
d1.un1_mins_1_sqmuxa         SB_LUT4      I2       In      -         7.353       -         
d1.un1_mins_1_sqmuxa         SB_LUT4      O        Out     0.379     7.732       -         
un1_mins_1_sqmuxa_0          Net          -        -       1.371     -           3         
d1.sync_1_RNITBTCL           SB_LUT4      I3       In      -         9.103       -         
d1.sync_1_RNITBTCL           SB_LUT4      O        Out     0.316     9.418       -         
un1_mins_3_sqmuxa_0_0[0]     Net          -        -       1.371     -           1         
d1.sync_1_RNIFVDI31          SB_LUT4      I3       In      -         10.789      -         
d1.sync_1_RNIFVDI31          SB_LUT4      O        Out     0.316     11.105      -         
sync_1_RNIFVDI31             Net          -        -       1.371     -           1         
d1.sync_1_RNIMIJMI1          SB_LUT4      I3       In      -         12.476      -         
d1.sync_1_RNIMIJMI1          SB_LUT4      O        Out     0.316     12.792      -         
mins_16[1]                   Net          -        -       1.507     -           1         
mins[1]                      SB_DFFSR     D        In      -         14.299      -         
===========================================================================================
Total path delay (propagation time + setup) of 14.404 is 3.072(21.3%) logic and 11.332(78.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.279
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.174

    - Propagation time:                      14.292
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.118

    Number of logic level(s):                7
    Starting point:                          d3.count[4] / Q
    Ending point:                            mins[1] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
d3.count[4]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[4]                     Net          -        -       1.599     -           6         
d3.count_RNI7UEN1[4]         SB_LUT4      I1       In      -         2.139       -         
d3.count_RNI7UEN1[4]         SB_LUT4      O        Out     0.379     2.518       -         
trans_up_1_15_1              Net          -        -       1.371     -           3         
d3.count_RNIQ2TP4[15]        SB_LUT4      I1       In      -         3.889       -         
d3.count_RNIQ2TP4[15]        SB_LUT4      O        Out     0.400     4.288       -         
trans_up_1_15                Net          -        -       1.371     -           2         
d3.state_RNI7N9P6            SB_LUT4      I3       In      -         5.659       -         
d3.state_RNI7N9P6            SB_LUT4      O        Out     0.316     5.975       -         
s_cancel                     Net          -        -       1.371     -           7         
d1.un1_mins_1_sqmuxa         SB_LUT4      I2       In      -         7.346       -         
d1.un1_mins_1_sqmuxa         SB_LUT4      O        Out     0.379     7.725       -         
un1_mins_1_sqmuxa_0          Net          -        -       1.371     -           3         
d1.sync_1_RNITBTCL           SB_LUT4      I3       In      -         9.096       -         
d1.sync_1_RNITBTCL           SB_LUT4      O        Out     0.316     9.411       -         
un1_mins_3_sqmuxa_0_0[0]     Net          -        -       1.371     -           1         
d1.sync_1_RNIFVDI31          SB_LUT4      I3       In      -         10.782      -         
d1.sync_1_RNIFVDI31          SB_LUT4      O        Out     0.316     11.098      -         
sync_1_RNIFVDI31             Net          -        -       1.371     -           1         
d1.sync_1_RNIMIJMI1          SB_LUT4      I3       In      -         12.469      -         
d1.sync_1_RNIMIJMI1          SB_LUT4      O        Out     0.316     12.785      -         
mins_16[1]                   Net          -        -       1.507     -           1         
mins[1]                      SB_DFFSR     D        In      -         14.292      -         
===========================================================================================
Total path delay (propagation time + setup) of 14.397 is 3.065(21.3%) logic and 11.332(78.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.279
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.174

    - Propagation time:                      14.292
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.118

    Number of logic level(s):                7
    Starting point:                          d3.count[12] / Q
    Ending point:                            mins[1] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
d3.count[12]                 SB_DFFSR     Q        Out     0.540     0.540       -         
count[12]                    Net          -        -       1.599     -           3         
d3.count_RNI6BS51[11]        SB_LUT4      I1       In      -         2.139       -         
d3.count_RNI6BS51[11]        SB_LUT4      O        Out     0.400     2.539       -         
trans_up_1_15_7              Net          -        -       1.371     -           6         
d3.count_RNIQ2TP4[15]        SB_LUT4      I2       In      -         3.910       -         
d3.count_RNIQ2TP4[15]        SB_LUT4      O        Out     0.379     4.288       -         
trans_up_1_15                Net          -        -       1.371     -           2         
d3.state_RNI7N9P6            SB_LUT4      I3       In      -         5.659       -         
d3.state_RNI7N9P6            SB_LUT4      O        Out     0.316     5.975       -         
s_cancel                     Net          -        -       1.371     -           7         
d1.un1_mins_1_sqmuxa         SB_LUT4      I2       In      -         7.346       -         
d1.un1_mins_1_sqmuxa         SB_LUT4      O        Out     0.379     7.725       -         
un1_mins_1_sqmuxa_0          Net          -        -       1.371     -           3         
d1.sync_1_RNITBTCL           SB_LUT4      I3       In      -         9.096       -         
d1.sync_1_RNITBTCL           SB_LUT4      O        Out     0.316     9.411       -         
un1_mins_3_sqmuxa_0_0[0]     Net          -        -       1.371     -           1         
d1.sync_1_RNIFVDI31          SB_LUT4      I3       In      -         10.782      -         
d1.sync_1_RNIFVDI31          SB_LUT4      O        Out     0.316     11.098      -         
sync_1_RNIFVDI31             Net          -        -       1.371     -           1         
d1.sync_1_RNIMIJMI1          SB_LUT4      I3       In      -         12.469      -         
d1.sync_1_RNIMIJMI1          SB_LUT4      O        Out     0.316     12.785      -         
mins_16[1]                   Net          -        -       1.507     -           1         
mins[1]                      SB_DFFSR     D        In      -         14.292      -         
===========================================================================================
Total path delay (propagation time + setup) of 14.397 is 3.065(21.3%) logic and 11.332(78.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.279
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.174

    - Propagation time:                      14.277
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.104

    Number of logic level(s):                7
    Starting point:                          d3.count[7] / Q
    Ending point:                            mins[1] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
d3.count[7]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[7]                     Net          -        -       1.599     -           3         
d3.count_RNI1K2J1[10]        SB_LUT4      I0       In      -         2.139       -         
d3.count_RNI1K2J1[10]        SB_LUT4      O        Out     0.449     2.588       -         
trans_up_1_15_8              Net          -        -       1.371     -           6         
d3.count_RNIQ2TP4[15]        SB_LUT4      I3       In      -         3.959       -         
d3.count_RNIQ2TP4[15]        SB_LUT4      O        Out     0.316     4.274       -         
trans_up_1_15                Net          -        -       1.371     -           2         
d3.state_RNI7N9P6            SB_LUT4      I3       In      -         5.645       -         
d3.state_RNI7N9P6            SB_LUT4      O        Out     0.316     5.961       -         
s_cancel                     Net          -        -       1.371     -           7         
d1.un1_mins_1_sqmuxa         SB_LUT4      I2       In      -         7.332       -         
d1.un1_mins_1_sqmuxa         SB_LUT4      O        Out     0.379     7.711       -         
un1_mins_1_sqmuxa_0          Net          -        -       1.371     -           3         
d1.sync_1_RNITBTCL           SB_LUT4      I3       In      -         9.082       -         
d1.sync_1_RNITBTCL           SB_LUT4      O        Out     0.316     9.397       -         
un1_mins_3_sqmuxa_0_0[0]     Net          -        -       1.371     -           1         
d1.sync_1_RNIFVDI31          SB_LUT4      I3       In      -         10.768      -         
d1.sync_1_RNIFVDI31          SB_LUT4      O        Out     0.316     11.084      -         
sync_1_RNIFVDI31             Net          -        -       1.371     -           1         
d1.sync_1_RNIMIJMI1          SB_LUT4      I3       In      -         12.455      -         
d1.sync_1_RNIMIJMI1          SB_LUT4      O        Out     0.316     12.771      -         
mins_16[1]                   Net          -        -       1.507     -           1         
mins[1]                      SB_DFFSR     D        In      -         14.277      -         
===========================================================================================
Total path delay (propagation time + setup) of 14.383 is 3.051(21.2%) logic and 11.332(78.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 151MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 151MB)

---------------------------------------
Resource Usage Report for timer 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             9 uses
SB_CARRY        159 uses
SB_DFF          118 uses
SB_DFFE         35 uses
SB_DFFSR        70 uses
SB_DFFSS        2 uses
SB_GB           5 uses
VCC             9 uses
SB_LUT4         372 uses

I/O ports: 24
I/O primitives: 24
SB_GB_IO       1 use
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   225 (6%)
Total load per clock:
   timer|CLK: 1

@S |Mapping Summary:
Total  LUTs: 372 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 372 = 372 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 151MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sun Dec 17 20:05:37 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch06_countdown_timer_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.edf " "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/constraint/timer_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/constraint/timer_pcf_sbt.pcf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: timer

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer --outdir /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	372
    Number of DFFs      	:	225
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	159
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	394
    Number of DFFs      	:	225
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	159

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	106
        LUT, DFF and CARRY	:	119
    Combinational LogicCells
        Only LUT         	:	144
        CARRY Only       	:	15
        LUT with CARRY   	:	25
    LogicCells                  :	409/3520
    PLBs                        :	59/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	24/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.6 (sec)

Final Design Statistics
    Number of LUTs      	:	394
    Number of DFFs      	:	225
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	159
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	409/3520
    PLBs                        :	88/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	24/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: timer|CLK | Frequency: 100.17 MHz | Target: 81.43 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1012
used logic cells: 409
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1012
used logic cells: 409
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design timer
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 574 
I1212: Iteration  1 :    76 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design timer
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           327324K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/netlister/timer_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/netlister/timer_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/timer/timer_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/netlister/timer_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/timer/timer_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch06_countdown_timer_syn.prj" -log "ch06_countdown_timer_Implmnt/ch06_countdown_timer.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    orinoco
Date:        Sun Dec 17 21:01:21 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch06_countdown_timer_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srr"
Running: ch06_countdown_timer_Implmnt in foreground

Running ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

Running: compile (Compile) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 21:01:21 2017

Running: compile_flow (Compile Process) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 21:01:21 2017

Running: compiler (Compile Input) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 21:01:21 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srs

compiler completed
# Sun Dec 17 21:01:22 2017

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 21:01:22 2017

multi_srs_gen completed
# Sun Dec 17 21:01:22 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srs
Complete: Compile Process on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

Running: premap (Pre-mapping) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 21:01:22 2017

premap completed with warnings
# Sun Dec 17 21:01:23 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

Running: map (Map) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 21:01:23 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 21:01:23 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srm

fpga_mapper completed with warnings
# Sun Dec 17 21:01:25 2017

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
Complete: Logic Synthesis on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch06_countdown_timer_Implmnt/ch06_countdown_timer.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: orinoco

# Sun Dec 17 21:01:21 2017

#Implementation: ch06_countdown_timer_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :orinoco
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/alarm.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/debouncer.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/display_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v" (library work)
Verilog syntax check successful!
File /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v changed - recompiling
Selecting top level module timer
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/debouncer.v":1:7:1:15|Synthesizing module debouncer in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/alarm.v":1:7:1:11|Synthesizing module alarm in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":1:7:1:19|Synthesizing module decoder_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/display_7_seg.v":1:7:1:19|Synthesizing module display_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Synthesizing module timer in library work.

@W: CS263 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":31:8:31:11|Port-width mismatch for port SEG. The port definition is 7 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":35:8:35:11|Port-width mismatch for port SEG. The port definition is 7 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@N: CL189 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|Register bit ten_secs[3] is always 0.
@W: CL260 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|Pruning register bit 3 of ten_secs[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|Trying to extract state machine for register state.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 17 21:01:21 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Selected library: work cell: timer view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Selected library: work cell: timer view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 17 21:01:21 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 17 21:01:21 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Selected library: work cell: timer view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Selected library: work cell: timer view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 17 21:01:22 2017

###########################################################]
Pre-mapping Report

# Sun Dec 17 21:01:22 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist timer

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start         Requested     Requested     Clock        Clock                     Clock
Clock         Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------
timer|CLK     92.9 MHz      10.770        inferred     Autoconstr_clkgroup_0     225  
======================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/debouncer.v":26:0:26:5|Found inferred clock timer|CLK which controls 225 sequential elements including d1.count[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 17 21:01:22 2017

###########################################################]
Map & Optimize Report

# Sun Dec 17 21:01:23 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_0(verilog)) with 10 words by 7 bits.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_1(verilog)) with 10 words by 7 bits.
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance mins[3:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance secs[3:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance ten_secs[2:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance prescaler[25:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance state[1:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance alarm_on is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -4.46ns		 346 /       225
   2		0h:00m:00s		    -4.46ns		 344 /       225
   3		0h:00m:00s		    -3.06ns		 344 /       225
   4		0h:00m:00s		    -3.06ns		 344 /       225

   5		0h:00m:01s		    -1.66ns		 414 /       225
   6		0h:00m:01s		    -1.66ns		 422 /       225


   7		0h:00m:01s		    -1.66ns		 420 /       225
   8		0h:00m:01s		    -1.66ns		 420 /       225
@A: BN291 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/display_7_seg.v":14:0:14:5|Boundary register display2.DIGIT (in view: work.timer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/display_7_seg.v":14:0:14:5|Boundary register display1.DIGIT (in view: work.timer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":2:10:2:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net un1_state_3.
@N: FX1017 :|SB_GB inserted on the net d4.idle_i.
@N: FX1017 :|SB_GB inserted on the net d3.idle_i.
@N: FX1017 :|SB_GB inserted on the net d2.idle_i.
@N: FX1017 :|SB_GB inserted on the net d1.idle_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 225 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               225        state_e[1]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 118MB peak: 147MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 147MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 147MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 147MB)

@W: MT420 |Found inferred clock timer|CLK with period 12.58ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 17 21:01:25 2017
#


Top view:               timer
Requested Frequency:    79.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.219

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
timer|CLK          79.5 MHz      67.6 MHz      12.577        14.796        -2.219     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting   Ending     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
timer|CLK  timer|CLK  |  12.577      -2.219  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: timer|CLK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                         Arrival           
Instance         Reference     Type         Pin     Net           Time        Slack 
                 Clock                                                              
------------------------------------------------------------------------------------
d2.count[11]     timer|CLK     SB_DFFSR     Q       count[11]     0.540       -2.219
d2.count[0]      timer|CLK     SB_DFFSR     Q       count[0]      0.540       -2.191
d2.count[4]      timer|CLK     SB_DFFSR     Q       count[4]      0.540       -2.170
d2.count[12]     timer|CLK     SB_DFFSR     Q       count[12]     0.540       -2.170
d2.count[7]      timer|CLK     SB_DFFSR     Q       count[7]      0.540       -2.156
d2.count[13]     timer|CLK     SB_DFFSR     Q       count[13]     0.540       -2.149
d2.count[5]      timer|CLK     SB_DFFSR     Q       count[5]      0.540       -2.142
d2.count[8]      timer|CLK     SB_DFFSR     Q       count[8]      0.540       -2.107
d2.count[9]      timer|CLK     SB_DFFSR     Q       count[9]      0.540       -2.086
d2.count[14]     timer|CLK     SB_DFFSR     Q       count[14]     0.540       -2.086
====================================================================================


Ending Points with Worst Slack
******************************

               Starting                                                        Required           
Instance       Reference     Type         Pin     Net                          Time         Slack 
               Clock                                                                              
--------------------------------------------------------------------------------------------------
mins[2]        timer|CLK     SB_DFFSR     D       mins_16[2]                   12.472       -2.219
mins[3]        timer|CLK     SB_DFFSS     D       mins_16[3]                   12.472       -1.953
mins[0]        timer|CLK     SB_DFF       D       mins                         12.472       -0.533
secs[1]        timer|CLK     SB_DFF       D       secs_0[1]                    12.472       -0.428
mins[1]        timer|CLK     SB_DFFSR     D       mins_16[1]                   12.472       -0.407
state[0]       timer|CLK     SB_DFFSS     D       state                        12.472       -0.393
state_e[1]     timer|CLK     SB_DFFE      E       un1_state_0_sqmuxa_1_0_0     12.577       -0.357
secs[2]        timer|CLK     SB_DFF       D       secs_0[2]                    12.472       -0.337
secs[3]        timer|CLK     SB_DFF       D       secs_0[3]                    12.472       -0.266
alarm_on       timer|CLK     SB_DFF       D       alarm_on_0                   12.472       1.329 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.577
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.472

    - Propagation time:                      14.691
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.219

    Number of logic level(s):                7
    Starting point:                          d2.count[11] / Q
    Ending point:                            mins[2] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
d2.count[11]              SB_DFFSR     Q        Out     0.540     0.540       -         
count[11]                 Net          -        -       1.599     -           3         
d2.count_RNI237[11]       SB_LUT4      I0       In      -         2.139       -         
d2.count_RNI237[11]       SB_LUT4      O        Out     0.449     2.588       -         
trans_up_1_15_7           Net          -        -       1.371     -           1         
d2.count_RNID7FT1[15]     SB_LUT4      I2       In      -         3.959       -         
d2.count_RNID7FT1[15]     SB_LUT4      O        Out     0.379     4.338       -         
trans_up_1_15             Net          -        -       1.371     -           2         
d2.sync_1_RNIK9TB3        SB_LUT4      I3       In      -         5.708       -         
d2.sync_1_RNIK9TB3        SB_LUT4      O        Out     0.316     6.024       -         
s_dn                      Net          -        -       1.371     -           15        
d1.g1                     SB_LUT4      I1       In      -         7.395       -         
d1.g1                     SB_LUT4      O        Out     0.379     7.774       -         
g1_0                      Net          -        -       1.371     -           1         
d1.state_RNID20IK_0       SB_LUT4      I1       In      -         9.145       -         
d1.state_RNID20IK_0       SB_LUT4      O        Out     0.400     9.545       -         
g1_0_0                    Net          -        -       1.371     -           1         
mins_RNI7SNV11[1]         SB_LUT4      I0       In      -         10.915      -         
mins_RNI7SNV11[1]         SB_LUT4      O        Out     0.449     11.364      -         
g1                        Net          -        -       1.371     -           1         
d1.g0                     SB_LUT4      I0       In      -         12.735      -         
d1.g0                     SB_LUT4      O        Out     0.449     13.184      -         
mins_16[2]                Net          -        -       1.507     -           1         
mins[2]                   SB_DFFSR     D        In      -         14.691      -         
========================================================================================
Total path delay (propagation time + setup) of 14.796 is 3.464(23.4%) logic and 11.332(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.577
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.472

    - Propagation time:                      14.663
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.191

    Number of logic level(s):                7
    Starting point:                          d2.count[0] / Q
    Ending point:                            mins[2] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
d2.count[0]               SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                  Net          -        -       1.599     -           4         
d2.count_RNI3QT21[4]      SB_LUT4      I0       In      -         2.139       -         
d2.count_RNI3QT21[4]      SB_LUT4      O        Out     0.449     2.588       -         
trans_up_1_15_1           Net          -        -       1.371     -           1         
d2.count_RNID7FT1[15]     SB_LUT4      I1       In      -         3.959       -         
d2.count_RNID7FT1[15]     SB_LUT4      O        Out     0.379     4.338       -         
trans_up_1_15             Net          -        -       1.371     -           2         
d2.sync_1_RNIK9TB3        SB_LUT4      I3       In      -         5.708       -         
d2.sync_1_RNIK9TB3        SB_LUT4      O        Out     0.288     5.996       -         
s_dn                      Net          -        -       1.371     -           15        
d1.g1                     SB_LUT4      I1       In      -         7.367       -         
d1.g1                     SB_LUT4      O        Out     0.400     7.767       -         
g1_0                      Net          -        -       1.371     -           1         
d1.state_RNID20IK_0       SB_LUT4      I1       In      -         9.138       -         
d1.state_RNID20IK_0       SB_LUT4      O        Out     0.379     9.516       -         
g1_0_0                    Net          -        -       1.371     -           1         
mins_RNI7SNV11[1]         SB_LUT4      I0       In      -         10.887      -         
mins_RNI7SNV11[1]         SB_LUT4      O        Out     0.449     11.336      -         
g1                        Net          -        -       1.371     -           1         
d1.g0                     SB_LUT4      I0       In      -         12.707      -         
d1.g0                     SB_LUT4      O        Out     0.449     13.156      -         
mins_16[2]                Net          -        -       1.507     -           1         
mins[2]                   SB_DFFSR     D        In      -         14.663      -         
========================================================================================
Total path delay (propagation time + setup) of 14.768 is 3.436(23.3%) logic and 11.332(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.577
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.472

    - Propagation time:                      14.663
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.191

    Number of logic level(s):                7
    Starting point:                          d2.count[0] / Q
    Ending point:                            mins[2] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
d2.count[0]               SB_DFFSR     Q        Out     0.540     0.540       -         
count[0]                  Net          -        -       1.599     -           4         
d2.count_RNI3QT21[4]      SB_LUT4      I0       In      -         2.139       -         
d2.count_RNI3QT21[4]      SB_LUT4      O        Out     0.449     2.588       -         
trans_up_1_15_1           Net          -        -       1.371     -           1         
d2.count_RNID7FT1[15]     SB_LUT4      I1       In      -         3.959       -         
d2.count_RNID7FT1[15]     SB_LUT4      O        Out     0.379     4.338       -         
trans_up_1_15             Net          -        -       1.371     -           2         
d2.sync_1_RNIK9TB3        SB_LUT4      I3       In      -         5.708       -         
d2.sync_1_RNIK9TB3        SB_LUT4      O        Out     0.288     5.996       -         
s_dn                      Net          -        -       1.371     -           15        
d1.mins_3_sqmuxa_0        SB_LUT4      I1       In      -         7.367       -         
d1.mins_3_sqmuxa_0        SB_LUT4      O        Out     0.400     7.767       -         
mins_3_sqmuxa_0           Net          -        -       1.371     -           1         
d1.state_RNID20IK_0       SB_LUT4      I2       In      -         9.138       -         
d1.state_RNID20IK_0       SB_LUT4      O        Out     0.379     9.516       -         
g1_0_0                    Net          -        -       1.371     -           1         
mins_RNI7SNV11[1]         SB_LUT4      I0       In      -         10.887      -         
mins_RNI7SNV11[1]         SB_LUT4      O        Out     0.449     11.336      -         
g1                        Net          -        -       1.371     -           1         
d1.g0                     SB_LUT4      I0       In      -         12.707      -         
d1.g0                     SB_LUT4      O        Out     0.449     13.156      -         
mins_16[2]                Net          -        -       1.507     -           1         
mins[2]                   SB_DFFSR     D        In      -         14.663      -         
========================================================================================
Total path delay (propagation time + setup) of 14.768 is 3.436(23.3%) logic and 11.332(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.577
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.472

    - Propagation time:                      14.642
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.170

    Number of logic level(s):                7
    Starting point:                          d2.count[4] / Q
    Ending point:                            mins[2] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
d2.count[4]               SB_DFFSR     Q        Out     0.540     0.540       -         
count[4]                  Net          -        -       1.599     -           3         
d2.count_RNI3QT21[4]      SB_LUT4      I1       In      -         2.139       -         
d2.count_RNI3QT21[4]      SB_LUT4      O        Out     0.379     2.518       -         
trans_up_1_15_1           Net          -        -       1.371     -           1         
d2.count_RNID7FT1[15]     SB_LUT4      I1       In      -         3.889       -         
d2.count_RNID7FT1[15]     SB_LUT4      O        Out     0.400     4.288       -         
trans_up_1_15             Net          -        -       1.371     -           2         
d2.sync_1_RNIK9TB3        SB_LUT4      I3       In      -         5.659       -         
d2.sync_1_RNIK9TB3        SB_LUT4      O        Out     0.316     5.975       -         
s_dn                      Net          -        -       1.371     -           15        
d1.g1                     SB_LUT4      I1       In      -         7.346       -         
d1.g1                     SB_LUT4      O        Out     0.379     7.725       -         
g1_0                      Net          -        -       1.371     -           1         
d1.state_RNID20IK_0       SB_LUT4      I1       In      -         9.096       -         
d1.state_RNID20IK_0       SB_LUT4      O        Out     0.400     9.495       -         
g1_0_0                    Net          -        -       1.371     -           1         
mins_RNI7SNV11[1]         SB_LUT4      I0       In      -         10.866      -         
mins_RNI7SNV11[1]         SB_LUT4      O        Out     0.449     11.315      -         
g1                        Net          -        -       1.371     -           1         
d1.g0                     SB_LUT4      I0       In      -         12.686      -         
d1.g0                     SB_LUT4      O        Out     0.449     13.135      -         
mins_16[2]                Net          -        -       1.507     -           1         
mins[2]                   SB_DFFSR     D        In      -         14.642      -         
========================================================================================
Total path delay (propagation time + setup) of 14.747 is 3.415(23.2%) logic and 11.332(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.577
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.472

    - Propagation time:                      14.642
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.170

    Number of logic level(s):                7
    Starting point:                          d2.count[12] / Q
    Ending point:                            mins[2] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
d2.count[12]              SB_DFFSR     Q        Out     0.540     0.540       -         
count[12]                 Net          -        -       1.599     -           3         
d2.count_RNI237[11]       SB_LUT4      I1       In      -         2.139       -         
d2.count_RNI237[11]       SB_LUT4      O        Out     0.400     2.539       -         
trans_up_1_15_7           Net          -        -       1.371     -           1         
d2.count_RNID7FT1[15]     SB_LUT4      I2       In      -         3.910       -         
d2.count_RNID7FT1[15]     SB_LUT4      O        Out     0.379     4.288       -         
trans_up_1_15             Net          -        -       1.371     -           2         
d2.sync_1_RNIK9TB3        SB_LUT4      I3       In      -         5.659       -         
d2.sync_1_RNIK9TB3        SB_LUT4      O        Out     0.316     5.975       -         
s_dn                      Net          -        -       1.371     -           15        
d1.g1                     SB_LUT4      I1       In      -         7.346       -         
d1.g1                     SB_LUT4      O        Out     0.379     7.725       -         
g1_0                      Net          -        -       1.371     -           1         
d1.state_RNID20IK_0       SB_LUT4      I1       In      -         9.096       -         
d1.state_RNID20IK_0       SB_LUT4      O        Out     0.400     9.495       -         
g1_0_0                    Net          -        -       1.371     -           1         
mins_RNI7SNV11[1]         SB_LUT4      I0       In      -         10.866      -         
mins_RNI7SNV11[1]         SB_LUT4      O        Out     0.449     11.315      -         
g1                        Net          -        -       1.371     -           1         
d1.g0                     SB_LUT4      I0       In      -         12.686      -         
d1.g0                     SB_LUT4      O        Out     0.449     13.135      -         
mins_16[2]                Net          -        -       1.507     -           1         
mins[2]                   SB_DFFSR     D        In      -         14.642      -         
========================================================================================
Total path delay (propagation time + setup) of 14.747 is 3.415(23.2%) logic and 11.332(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 147MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 147MB)

---------------------------------------
Resource Usage Report for timer 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             9 uses
SB_CARRY        159 uses
SB_DFF          117 uses
SB_DFFE         36 uses
SB_DFFSR        70 uses
SB_DFFSS        2 uses
SB_GB           5 uses
VCC             9 uses
SB_LUT4         400 uses

I/O ports: 24
I/O primitives: 24
SB_GB_IO       1 use
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   225 (6%)
Total load per clock:
   timer|CLK: 1

@S |Mapping Summary:
Total  LUTs: 400 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 400 = 400 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 147MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sun Dec 17 21:01:25 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch06_countdown_timer_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.edf " "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/constraint/timer_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/constraint/timer_pcf_sbt.pcf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: timer

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer --outdir /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	400
    Number of DFFs      	:	225
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	159
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	12
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	27
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	427
    Number of DFFs      	:	225
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	159

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	110
        LUT, DFF and CARRY	:	115
    Combinational LogicCells
        Only LUT         	:	173
        CARRY Only       	:	15
        LUT with CARRY   	:	29
    LogicCells                  :	442/3520
    PLBs                        :	64/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	24/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 38.7 (sec)

Final Design Statistics
    Number of LUTs      	:	427
    Number of DFFs      	:	225
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	159
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	442/3520
    PLBs                        :	96/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	24/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: timer|CLK | Frequency: 94.05 MHz | Target: 79.49 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 40.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1184
used logic cells: 442
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1184
used logic cells: 442
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design timer
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 608 
I1212: Iteration  1 :    60 unrouted : 1 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design timer
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           327656K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/netlister/timer_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/netlister/timer_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/timer/timer_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/netlister/timer_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/timer/timer_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch06_countdown_timer_syn.prj" -log "ch06_countdown_timer_Implmnt/ch06_countdown_timer.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    orinoco
Date:        Sun Dec 17 21:34:28 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch06_countdown_timer_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srr"
Running: ch06_countdown_timer_Implmnt in foreground

Running ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

Running: compile (Compile) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 21:34:28 2017

Running: compile_flow (Compile Process) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 21:34:28 2017

Running: compiler (Compile Input) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 21:34:28 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srs

compiler completed
# Sun Dec 17 21:34:29 2017

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 21:34:29 2017

multi_srs_gen completed
# Sun Dec 17 21:34:30 2017

Return Code: 0
Run Time:00h:00m:01s
Copied /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srs
Complete: Compile Process on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

Running: premap (Pre-mapping) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 21:34:30 2017

premap completed with warnings
# Sun Dec 17 21:34:30 2017

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

Running: map (Map) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 21:34:30 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
# Sun Dec 17 21:34:30 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.srm

fpga_mapper completed with warnings
# Sun Dec 17 21:34:33 2017

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt
Complete: Logic Synthesis on ch06_countdown_timer_syn|ch06_countdown_timer_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch06_countdown_timer_Implmnt/ch06_countdown_timer.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: orinoco

# Sun Dec 17 21:34:28 2017

#Implementation: ch06_countdown_timer_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :orinoco
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/alarm.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/debouncer.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/display_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v" (library work)
Verilog syntax check successful!
File /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v changed - recompiling
Selecting top level module timer
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/debouncer.v":1:7:1:15|Synthesizing module debouncer in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/alarm.v":1:7:1:11|Synthesizing module alarm in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":1:7:1:19|Synthesizing module decoder_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/display_7_seg.v":1:7:1:19|Synthesizing module display_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Synthesizing module timer in library work.

@W: CS263 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":31:8:31:11|Port-width mismatch for port SEG. The port definition is 7 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":35:8:35:11|Port-width mismatch for port SEG. The port definition is 7 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@N: CL189 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|Register bit ten_secs[3] is always 0.
@W: CL260 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|Pruning register bit 3 of ten_secs[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|Trying to extract state machine for register state.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 17 21:34:28 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Selected library: work cell: timer view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Selected library: work cell: timer view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 17 21:34:28 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 17 21:34:28 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Selected library: work cell: timer view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":1:7:1:11|Selected library: work cell: timer view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 17 21:34:29 2017

###########################################################]
Pre-mapping Report

# Sun Dec 17 21:34:30 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist timer

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start         Requested     Requested     Clock        Clock                     Clock
Clock         Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------
timer|CLK     92.9 MHz      10.770        inferred     Autoconstr_clkgroup_0     227  
======================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/debouncer.v":26:0:26:5|Found inferred clock timer|CLK which controls 227 sequential elements including d1.count[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 17 21:34:30 2017

###########################################################]
Map & Optimize Report

# Sun Dec 17 21:34:30 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_0(verilog)) with 10 words by 7 bits.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_1(verilog)) with 10 words by 7 bits.
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance mins[3:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance secs[3:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance ten_secs[2:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance prescaler[27:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance state[1:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":41:0:41:5|User-specified initial value defined for instance alarm_on is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -4.46ns		 348 /       227
   2		0h:00m:00s		    -4.46ns		 346 /       227
   3		0h:00m:00s		    -3.06ns		 346 /       227
   4		0h:00m:00s		    -3.06ns		 346 /       227

   5		0h:00m:01s		    -1.66ns		 394 /       227
   6		0h:00m:01s		    -1.66ns		 396 /       227
   7		0h:00m:01s		    -1.66ns		 397 /       227


   8		0h:00m:01s		    -0.26ns		 405 /       227
   9		0h:00m:01s		    -0.26ns		 405 /       227
  10		0h:00m:02s		    -0.26ns		 407 /       227
@A: BN291 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/display_7_seg.v":14:0:14:5|Boundary register display2.DIGIT (in view: work.timer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/display_7_seg.v":14:0:14:5|Boundary register display1.DIGIT (in view: work.timer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/src/timer.v":2:10:2:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net un1_state_3.
@N: FX1017 :|SB_GB inserted on the net d4.idle_i.
@N: FX1017 :|SB_GB inserted on the net d3.idle_i.
@N: FX1017 :|SB_GB inserted on the net d2.idle_i.
@N: FX1017 :|SB_GB inserted on the net d1.idle_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 149MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 149MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 227 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               227        mins[1]        
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 115MB peak: 149MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/synwork/ch06_countdown_timer_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 149MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 149MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 149MB)

@W: MT420 |Found inferred clock timer|CLK with period 11.83ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 17 21:34:33 2017
#


Top view:               timer
Requested Frequency:    84.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.088

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
timer|CLK          84.5 MHz      71.8 MHz      11.830        13.918        -2.088     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting   Ending     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
timer|CLK  timer|CLK  |  11.830      -2.088  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: timer|CLK
====================================



Starting Points with Worst Slack
********************************

                  Starting                                            Arrival           
Instance          Reference     Type        Pin     Net               Time        Slack 
                  Clock                                                                 
----------------------------------------------------------------------------------------
prescaler[0]      timer|CLK     SB_DFFE     Q       prescaler[0]      0.540       -2.088
prescaler[1]      timer|CLK     SB_DFFE     Q       prescaler[1]      0.540       -2.039
prescaler[2]      timer|CLK     SB_DFFE     Q       prescaler[2]      0.540       -2.018
prescaler[3]      timer|CLK     SB_DFFE     Q       prescaler[3]      0.540       -1.955
prescaler[4]      timer|CLK     SB_DFFE     Q       prescaler[4]      0.540       -1.948
prescaler[5]      timer|CLK     SB_DFFE     Q       prescaler[5]      0.540       -1.899
prescaler[6]      timer|CLK     SB_DFFE     Q       prescaler[6]      0.540       -1.878
prescaler[7]      timer|CLK     SB_DFFE     Q       prescaler[7]      0.540       -1.814
prescaler[13]     timer|CLK     SB_DFFE     Q       prescaler[13]     0.540       -1.807
prescaler[14]     timer|CLK     SB_DFFE     Q       prescaler[14]     0.540       -1.758
========================================================================================


Ending Points with Worst Slack
******************************

                Starting                                           Required           
Instance        Reference     Type         Pin     Net             Time         Slack 
                Clock                                                                 
--------------------------------------------------------------------------------------
mins[2]         timer|CLK     SB_DFFSR     D       mins_16[2]      11.725       -2.088
mins[3]         timer|CLK     SB_DFFSS     D       mins_16[3]      11.725       -2.039
mins[1]         timer|CLK     SB_DFFSR     D       mins_16[1]      11.725       -1.927
mins[0]         timer|CLK     SB_DFF       D       mins            11.725       -1.265
ten_secs[1]     timer|CLK     SB_DFF       D       ten_secs_0      11.725       -1.083
secs[1]         timer|CLK     SB_DFF       D       secs_RNO[1]     11.725       0.477 
alarm_on        timer|CLK     SB_DFF       D       alarm_on_0      11.725       0.583 
state[0]        timer|CLK     SB_DFFSS     D       state           11.725       0.583 
state[1]        timer|CLK     SB_DFF       D       state_1         11.725       0.583 
ten_secs[0]     timer|CLK     SB_DFF       D       ten_secs        11.725       0.625 
======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.830
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.725

    - Propagation time:                      13.813
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.088

    Number of logic level(s):                13
    Starting point:                          prescaler[0] / Q
    Ending point:                            mins[2] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
prescaler[0]                              SB_DFFE      Q        Out     0.540     0.540       -         
prescaler[0]                              Net          -        -       1.599     -           4         
decrement_time_0\.prescaler10_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
decrement_time_0\.prescaler10_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
decrement_time_0\.prescaler10_0_and       Net          -        -       0.905     -           1         
decrement_time_0\.prescaler10_0_c         SB_CARRY     I0       In      -         3.493       -         
decrement_time_0\.prescaler10_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
decrement_time_0\.prescaler10_0           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_1_c         SB_CARRY     CI       In      -         3.764       -         
decrement_time_0\.prescaler10_1_c         SB_CARRY     CO       Out     0.126     3.891       -         
decrement_time_0\.prescaler10_1           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_2_c         SB_CARRY     CI       In      -         3.905       -         
decrement_time_0\.prescaler10_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
decrement_time_0\.prescaler10_2           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_3_c         SB_CARRY     CI       In      -         4.045       -         
decrement_time_0\.prescaler10_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
decrement_time_0\.prescaler10_3           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_4_c         SB_CARRY     CI       In      -         4.185       -         
decrement_time_0\.prescaler10_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
decrement_time_0\.prescaler10_4           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_5_c         SB_CARRY     CI       In      -         4.325       -         
decrement_time_0\.prescaler10_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
decrement_time_0\.prescaler10_5           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_6_c         SB_CARRY     CI       In      -         4.465       -         
decrement_time_0\.prescaler10_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
decrement_time_0\.prescaler10             Net          -        -       0.386     -           14        
d1.secs_0_sqmuxa_ns                       SB_LUT4      I3       In      -         4.978       -         
d1.secs_0_sqmuxa_ns                       SB_LUT4      O        Out     0.316     5.293       -         
secs_0_sqmuxa                             Net          -        -       1.371     -           12        
d1.g0_3                                   SB_LUT4      I3       In      -         6.664       -         
d1.g0_3                                   SB_LUT4      O        Out     0.316     6.980       -         
ten_secs_1_sqmuxa_0_0                     Net          -        -       1.371     -           1         
d1.state_RNI19LLL                         SB_LUT4      I3       In      -         8.351       -         
d1.state_RNI19LLL                         SB_LUT4      O        Out     0.316     8.666       -         
g1_0_0                                    Net          -        -       1.371     -           1         
d1.state_RNIJS5R31                        SB_LUT4      I0       In      -         10.037      -         
d1.state_RNIJS5R31                        SB_LUT4      O        Out     0.449     10.486      -         
g1                                        Net          -        -       1.371     -           1         
d1.state_RNIVC6LB1                        SB_LUT4      I0       In      -         11.857      -         
d1.state_RNIVC6LB1                        SB_LUT4      O        Out     0.449     12.306      -         
mins_16[2]                                Net          -        -       1.507     -           1         
mins[2]                                   SB_DFFSR     D        In      -         13.813      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.918 is 3.953(28.4%) logic and 9.965(71.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.830
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.725

    - Propagation time:                      13.764
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.039

    Number of logic level(s):                13
    Starting point:                          prescaler[1] / Q
    Ending point:                            mins[2] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
prescaler[1]                              SB_DFFE      Q        Out     0.540     0.540       -         
prescaler[1]                              Net          -        -       1.599     -           3         
decrement_time_0\.prescaler10_0_c_RNO     SB_LUT4      I1       In      -         2.139       -         
decrement_time_0\.prescaler10_0_c_RNO     SB_LUT4      O        Out     0.400     2.539       -         
decrement_time_0\.prescaler10_0_and       Net          -        -       0.905     -           1         
decrement_time_0\.prescaler10_0_c         SB_CARRY     I0       In      -         3.444       -         
decrement_time_0\.prescaler10_0_c         SB_CARRY     CO       Out     0.258     3.701       -         
decrement_time_0\.prescaler10_0           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_1_c         SB_CARRY     CI       In      -         3.715       -         
decrement_time_0\.prescaler10_1_c         SB_CARRY     CO       Out     0.126     3.841       -         
decrement_time_0\.prescaler10_1           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_2_c         SB_CARRY     CI       In      -         3.855       -         
decrement_time_0\.prescaler10_2_c         SB_CARRY     CO       Out     0.126     3.982       -         
decrement_time_0\.prescaler10_2           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_3_c         SB_CARRY     CI       In      -         3.996       -         
decrement_time_0\.prescaler10_3_c         SB_CARRY     CO       Out     0.126     4.122       -         
decrement_time_0\.prescaler10_3           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_4_c         SB_CARRY     CI       In      -         4.136       -         
decrement_time_0\.prescaler10_4_c         SB_CARRY     CO       Out     0.126     4.262       -         
decrement_time_0\.prescaler10_4           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_5_c         SB_CARRY     CI       In      -         4.276       -         
decrement_time_0\.prescaler10_5_c         SB_CARRY     CO       Out     0.126     4.402       -         
decrement_time_0\.prescaler10_5           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_6_c         SB_CARRY     CI       In      -         4.416       -         
decrement_time_0\.prescaler10_6_c         SB_CARRY     CO       Out     0.126     4.542       -         
decrement_time_0\.prescaler10             Net          -        -       0.386     -           14        
d1.secs_0_sqmuxa_ns                       SB_LUT4      I3       In      -         4.928       -         
d1.secs_0_sqmuxa_ns                       SB_LUT4      O        Out     0.316     5.244       -         
secs_0_sqmuxa                             Net          -        -       1.371     -           12        
d1.g0_3                                   SB_LUT4      I3       In      -         6.615       -         
d1.g0_3                                   SB_LUT4      O        Out     0.316     6.931       -         
ten_secs_1_sqmuxa_0_0                     Net          -        -       1.371     -           1         
d1.state_RNI19LLL                         SB_LUT4      I3       In      -         8.302       -         
d1.state_RNI19LLL                         SB_LUT4      O        Out     0.316     8.617       -         
g1_0_0                                    Net          -        -       1.371     -           1         
d1.state_RNIJS5R31                        SB_LUT4      I0       In      -         9.988       -         
d1.state_RNIJS5R31                        SB_LUT4      O        Out     0.449     10.437      -         
g1                                        Net          -        -       1.371     -           1         
d1.state_RNIVC6LB1                        SB_LUT4      I0       In      -         11.808      -         
d1.state_RNIVC6LB1                        SB_LUT4      O        Out     0.449     12.257      -         
mins_16[2]                                Net          -        -       1.507     -           1         
mins[2]                                   SB_DFFSR     D        In      -         13.764      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.869 is 3.904(28.1%) logic and 9.965(71.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.830
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.725

    - Propagation time:                      13.764
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.039

    Number of logic level(s):                13
    Starting point:                          prescaler[0] / Q
    Ending point:                            mins[3] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
prescaler[0]                              SB_DFFE      Q        Out     0.540     0.540       -         
prescaler[0]                              Net          -        -       1.599     -           4         
decrement_time_0\.prescaler10_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
decrement_time_0\.prescaler10_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
decrement_time_0\.prescaler10_0_and       Net          -        -       0.905     -           1         
decrement_time_0\.prescaler10_0_c         SB_CARRY     I0       In      -         3.493       -         
decrement_time_0\.prescaler10_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
decrement_time_0\.prescaler10_0           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_1_c         SB_CARRY     CI       In      -         3.764       -         
decrement_time_0\.prescaler10_1_c         SB_CARRY     CO       Out     0.126     3.891       -         
decrement_time_0\.prescaler10_1           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_2_c         SB_CARRY     CI       In      -         3.905       -         
decrement_time_0\.prescaler10_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
decrement_time_0\.prescaler10_2           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_3_c         SB_CARRY     CI       In      -         4.045       -         
decrement_time_0\.prescaler10_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
decrement_time_0\.prescaler10_3           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_4_c         SB_CARRY     CI       In      -         4.185       -         
decrement_time_0\.prescaler10_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
decrement_time_0\.prescaler10_4           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_5_c         SB_CARRY     CI       In      -         4.325       -         
decrement_time_0\.prescaler10_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
decrement_time_0\.prescaler10_5           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_6_c         SB_CARRY     CI       In      -         4.465       -         
decrement_time_0\.prescaler10_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
decrement_time_0\.prescaler10             Net          -        -       0.386     -           14        
d1.secs_0_sqmuxa_ns                       SB_LUT4      I3       In      -         4.978       -         
d1.secs_0_sqmuxa_ns                       SB_LUT4      O        Out     0.316     5.293       -         
secs_0_sqmuxa                             Net          -        -       1.371     -           12        
d1.g0_0_0_a5_2_2                          SB_LUT4      I3       In      -         6.664       -         
d1.g0_0_0_a5_2_2                          SB_LUT4      O        Out     0.316     6.980       -         
g0_0_0_a5_2_1                             Net          -        -       1.371     -           1         
d1.g0_0_0_0                               SB_LUT4      I0       In      -         8.351       -         
d1.g0_0_0_0                               SB_LUT4      O        Out     0.449     8.800       -         
g0_0_0_0                                  Net          -        -       1.371     -           1         
d1.state_RNILBAC91                        SB_LUT4      I1       In      -         10.171      -         
d1.state_RNILBAC91                        SB_LUT4      O        Out     0.400     10.570      -         
un1_mins_4_c3                             Net          -        -       1.371     -           1         
d1.state_RNIUTJFE2                        SB_LUT4      I3       In      -         11.941      -         
d1.state_RNIUTJFE2                        SB_LUT4      O        Out     0.316     12.257      -         
mins_16[3]                                Net          -        -       1.507     -           1         
mins[3]                                   SB_DFFSS     D        In      -         13.764      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.869 is 3.904(28.1%) logic and 9.965(71.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.830
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.725

    - Propagation time:                      13.743
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.018

    Number of logic level(s):                13
    Starting point:                          prescaler[2] / Q
    Ending point:                            mins[2] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
prescaler[2]                              SB_DFFE      Q        Out     0.540     0.540       -         
prescaler[2]                              Net          -        -       1.599     -           3         
decrement_time_0\.prescaler10_0_c_RNO     SB_LUT4      I2       In      -         2.139       -         
decrement_time_0\.prescaler10_0_c_RNO     SB_LUT4      O        Out     0.379     2.518       -         
decrement_time_0\.prescaler10_0_and       Net          -        -       0.905     -           1         
decrement_time_0\.prescaler10_0_c         SB_CARRY     I0       In      -         3.423       -         
decrement_time_0\.prescaler10_0_c         SB_CARRY     CO       Out     0.258     3.680       -         
decrement_time_0\.prescaler10_0           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_1_c         SB_CARRY     CI       In      -         3.694       -         
decrement_time_0\.prescaler10_1_c         SB_CARRY     CO       Out     0.126     3.820       -         
decrement_time_0\.prescaler10_1           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_2_c         SB_CARRY     CI       In      -         3.834       -         
decrement_time_0\.prescaler10_2_c         SB_CARRY     CO       Out     0.126     3.961       -         
decrement_time_0\.prescaler10_2           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_3_c         SB_CARRY     CI       In      -         3.975       -         
decrement_time_0\.prescaler10_3_c         SB_CARRY     CO       Out     0.126     4.101       -         
decrement_time_0\.prescaler10_3           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_4_c         SB_CARRY     CI       In      -         4.115       -         
decrement_time_0\.prescaler10_4_c         SB_CARRY     CO       Out     0.126     4.241       -         
decrement_time_0\.prescaler10_4           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_5_c         SB_CARRY     CI       In      -         4.255       -         
decrement_time_0\.prescaler10_5_c         SB_CARRY     CO       Out     0.126     4.381       -         
decrement_time_0\.prescaler10_5           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_6_c         SB_CARRY     CI       In      -         4.395       -         
decrement_time_0\.prescaler10_6_c         SB_CARRY     CO       Out     0.126     4.521       -         
decrement_time_0\.prescaler10             Net          -        -       0.386     -           14        
d1.secs_0_sqmuxa_ns                       SB_LUT4      I3       In      -         4.907       -         
d1.secs_0_sqmuxa_ns                       SB_LUT4      O        Out     0.316     5.223       -         
secs_0_sqmuxa                             Net          -        -       1.371     -           12        
d1.g0_3                                   SB_LUT4      I3       In      -         6.594       -         
d1.g0_3                                   SB_LUT4      O        Out     0.316     6.910       -         
ten_secs_1_sqmuxa_0_0                     Net          -        -       1.371     -           1         
d1.state_RNI19LLL                         SB_LUT4      I3       In      -         8.281       -         
d1.state_RNI19LLL                         SB_LUT4      O        Out     0.316     8.596       -         
g1_0_0                                    Net          -        -       1.371     -           1         
d1.state_RNIJS5R31                        SB_LUT4      I0       In      -         9.967       -         
d1.state_RNIJS5R31                        SB_LUT4      O        Out     0.449     10.416      -         
g1                                        Net          -        -       1.371     -           1         
d1.state_RNIVC6LB1                        SB_LUT4      I0       In      -         11.787      -         
d1.state_RNIVC6LB1                        SB_LUT4      O        Out     0.449     12.236      -         
mins_16[2]                                Net          -        -       1.507     -           1         
mins[2]                                   SB_DFFSR     D        In      -         13.743      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.848 is 3.883(28.0%) logic and 9.965(72.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.830
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.725

    - Propagation time:                      13.743
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.018

    Number of logic level(s):                13
    Starting point:                          prescaler[0] / Q
    Ending point:                            mins[3] / D
    The start point is clocked by            timer|CLK [rising] on pin C
    The end   point is clocked by            timer|CLK [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
prescaler[0]                              SB_DFFE      Q        Out     0.540     0.540       -         
prescaler[0]                              Net          -        -       1.599     -           4         
decrement_time_0\.prescaler10_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
decrement_time_0\.prescaler10_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
decrement_time_0\.prescaler10_0_and       Net          -        -       0.905     -           1         
decrement_time_0\.prescaler10_0_c         SB_CARRY     I0       In      -         3.493       -         
decrement_time_0\.prescaler10_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
decrement_time_0\.prescaler10_0           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_1_c         SB_CARRY     CI       In      -         3.764       -         
decrement_time_0\.prescaler10_1_c         SB_CARRY     CO       Out     0.126     3.891       -         
decrement_time_0\.prescaler10_1           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_2_c         SB_CARRY     CI       In      -         3.905       -         
decrement_time_0\.prescaler10_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
decrement_time_0\.prescaler10_2           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_3_c         SB_CARRY     CI       In      -         4.045       -         
decrement_time_0\.prescaler10_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
decrement_time_0\.prescaler10_3           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_4_c         SB_CARRY     CI       In      -         4.185       -         
decrement_time_0\.prescaler10_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
decrement_time_0\.prescaler10_4           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_5_c         SB_CARRY     CI       In      -         4.325       -         
decrement_time_0\.prescaler10_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
decrement_time_0\.prescaler10_5           Net          -        -       0.014     -           1         
decrement_time_0\.prescaler10_6_c         SB_CARRY     CI       In      -         4.465       -         
decrement_time_0\.prescaler10_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
decrement_time_0\.prescaler10             Net          -        -       0.386     -           14        
d1.secs_0_sqmuxa_ns                       SB_LUT4      I3       In      -         4.978       -         
d1.secs_0_sqmuxa_ns                       SB_LUT4      O        Out     0.316     5.293       -         
secs_0_sqmuxa                             Net          -        -       1.371     -           12        
d1.g0_7                                   SB_LUT4      I3       In      -         6.664       -         
d1.g0_7                                   SB_LUT4      O        Out     0.316     6.980       -         
ten_secs_1_sqmuxa_1                       Net          -        -       1.371     -           1         
d1.state_RNIOT4AH                         SB_LUT4      I2       In      -         8.351       -         
d1.state_RNIOT4AH                         SB_LUT4      O        Out     0.379     8.729       -         
N_5                                       Net          -        -       1.371     -           1         
d1.state_RNILBAC91                        SB_LUT4      I0       In      -         10.100      -         
d1.state_RNILBAC91                        SB_LUT4      O        Out     0.449     10.549      -         
un1_mins_4_c3                             Net          -        -       1.371     -           1         
d1.state_RNIUTJFE2                        SB_LUT4      I3       In      -         11.920      -         
d1.state_RNIUTJFE2                        SB_LUT4      O        Out     0.316     12.236      -         
mins_16[3]                                Net          -        -       1.507     -           1         
mins[3]                                   SB_DFFSS     D        In      -         13.743      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.848 is 3.883(28.0%) logic and 9.965(72.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 149MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 149MB)

---------------------------------------
Resource Usage Report for timer 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             9 uses
SB_CARRY        161 uses
SB_DFF          122 uses
SB_DFFE         33 uses
SB_DFFSR        70 uses
SB_DFFSS        2 uses
SB_GB           5 uses
VCC             9 uses
SB_LUT4         392 uses

I/O ports: 24
I/O primitives: 24
SB_GB_IO       1 use
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   227 (6%)
Total load per clock:
   timer|CLK: 1

@S |Mapping Summary:
Total  LUTs: 392 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 392 = 392 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 149MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sun Dec 17 21:34:33 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch06_countdown_timer_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.edf " "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/constraint/timer_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/constraint/timer_pcf_sbt.pcf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/ch06_countdown_timer.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: timer

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer --outdir /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	392
    Number of DFFs      	:	227
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	161
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	10
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	12
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	414
    Number of DFFs      	:	227
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	161

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	110
        LUT, DFF and CARRY	:	117
    Combinational LogicCells
        Only LUT         	:	158
        CARRY Only       	:	15
        LUT with CARRY   	:	29
    LogicCells                  :	429/3520
    PLBs                        :	61/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	24/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.2 (sec)

Final Design Statistics
    Number of LUTs      	:	414
    Number of DFFs      	:	227
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	161
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	429/3520
    PLBs                        :	91/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	24/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: timer|CLK | Frequency: 112.42 MHz | Target: 84.53 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1137
used logic cells: 429
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1137
used logic cells: 429
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design timer
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 599 
I1212: Iteration  1 :    83 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design timer
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           327536K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/netlister/timer_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/netlister/timer_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/timer/timer_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/netlister/timer_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/simulation_netlist/timer_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/timer/timer_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
