
*** Running vivado
    with args -log Cortex_A9_led_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Cortex_A9_led_ip_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Cortex_A9_led_ip_0_0.tcl -notrace
Command: synth_design -top Cortex_A9_led_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 337.094 ; gain = 126.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Cortex_A9_led_ip_0_0' [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab4_HW_SW_ACCELERATION/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_led_ip_0_0/synth/Cortex_A9_led_ip_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'led_ip_v1_0' [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab4_HW_SW_ACCELERATION/HWacceleration.srcs/sources_1/bd/Cortex_A9/ipshared/e096/hdl/led_ip_v1_0.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'led_ip_v1_0_S_AXI' [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab4_HW_SW_ACCELERATION/HWacceleration.srcs/sources_1/bd/Cortex_A9/ipshared/e096/hdl/led_ip_v1_0_S_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab4_HW_SW_ACCELERATION/HWacceleration.srcs/sources_1/bd/Cortex_A9/ipshared/e096/hdl/led_ip_v1_0_S_AXI.v:175]
INFO: [Synth 8-226] default block is never used [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab4_HW_SW_ACCELERATION/HWacceleration.srcs/sources_1/bd/Cortex_A9/ipshared/e096/hdl/led_ip_v1_0_S_AXI.v:316]
INFO: [Synth 8-638] synthesizing module 'multiplicator' [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab4_HW_SW_ACCELERATION/HWacceleration.srcs/sources_1/bd/Cortex_A9/ipshared/e096/hdl/led_ip_v1_0_S_AXI.v:359]
	Parameter idle bound to: 3'b000 
	Parameter set_vector_size bound to: 3'b001 
	Parameter receive_vector bound to: 3'b010 
	Parameter waiting_signal bound to: 3'b011 
	Parameter computation bound to: 3'b100 
	Parameter sent_vector bound to: 3'b101 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab4_HW_SW_ACCELERATION/HWacceleration.srcs/sources_1/bd/Cortex_A9/ipshared/e096/hdl/led_ip_v1_0_S_AXI.v:379]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab4_HW_SW_ACCELERATION/HWacceleration.srcs/sources_1/bd/Cortex_A9/ipshared/e096/hdl/led_ip_v1_0_S_AXI.v:380]
INFO: [Synth 8-256] done synthesizing module 'multiplicator' (1#1) [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab4_HW_SW_ACCELERATION/HWacceleration.srcs/sources_1/bd/Cortex_A9/ipshared/e096/hdl/led_ip_v1_0_S_AXI.v:359]
WARNING: [Synth 8-689] width (32) of port connection 'X' does not match port width (16) of module 'multiplicator' [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab4_HW_SW_ACCELERATION/HWacceleration.srcs/sources_1/bd/Cortex_A9/ipshared/e096/hdl/led_ip_v1_0_S_AXI.v:349]
WARNING: [Synth 8-689] width (32) of port connection 'signal_computation_ready' does not match port width (1) of module 'multiplicator' [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab4_HW_SW_ACCELERATION/HWacceleration.srcs/sources_1/bd/Cortex_A9/ipshared/e096/hdl/led_ip_v1_0_S_AXI.v:350]
INFO: [Synth 8-256] done synthesizing module 'led_ip_v1_0_S_AXI' (2#1) [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab4_HW_SW_ACCELERATION/HWacceleration.srcs/sources_1/bd/Cortex_A9/ipshared/e096/hdl/led_ip_v1_0_S_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'led_ip_v1_0' (3#1) [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab4_HW_SW_ACCELERATION/HWacceleration.srcs/sources_1/bd/Cortex_A9/ipshared/e096/hdl/led_ip_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'Cortex_A9_led_ip_0_0' (4#1) [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab4_HW_SW_ACCELERATION/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_led_ip_0_0/synth/Cortex_A9_led_ip_0_0.v:57]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 374.402 ; gain = 164.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 374.402 ; gain = 164.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.546 . Memory (MB): peak = 684.273 ; gain = 0.109
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:01:19 . Memory (MB): peak = 684.273 ; gain = 474.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:01:19 . Memory (MB): peak = 684.273 ; gain = 474.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:20 . Memory (MB): peak = 684.273 ; gain = 474.039
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'multiplicator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
         set_vector_size |                              001 |                              001
          receive_vector |                              010 |                              010
          waiting_signal |                              011 |                              011
             computation |                              100 |                              100
             sent_vector |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'multiplicator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:01:21 . Memory (MB): peak = 684.273 ; gain = 474.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	              32K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multiplicator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	              32K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 7     
Module led_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab4_HW_SW_ACCELERATION/HWacceleration.srcs/sources_1/bd/Cortex_A9/ipshared/e096/hdl/led_ip_v1_0_S_AXI.v:429]
DSP Report: Generating DSP inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in, operation Mode is: A*B.
DSP Report: operator inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in is absorbed into DSP inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in.
DSP Report: operator inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in is absorbed into DSP inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in.
DSP Report: Generating DSP inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in is absorbed into DSP inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in.
DSP Report: operator inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in is absorbed into DSP inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in.
DSP Report: Generating DSP inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in, operation Mode is: A*B.
DSP Report: operator inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in is absorbed into DSP inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in.
DSP Report: operator inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in is absorbed into DSP inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in.
DSP Report: Generating DSP inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in is absorbed into DSP inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in.
DSP Report: operator inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in is absorbed into DSP inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in.
INFO: [Synth 8-3917] design Cortex_A9_led_ip_0_0 has port LED[7] driven by constant 0
INFO: [Synth 8-3917] design Cortex_A9_led_ip_0_0 has port LED[6] driven by constant 0
INFO: [Synth 8-3917] design Cortex_A9_led_ip_0_0 has port LED[5] driven by constant 0
INFO: [Synth 8-3917] design Cortex_A9_led_ip_0_0 has port LED[4] driven by constant 0
INFO: [Synth 8-3917] design Cortex_A9_led_ip_0_0 has port LED[3] driven by constant 0
INFO: [Synth 8-3917] design Cortex_A9_led_ip_0_0 has port LED[2] driven by constant 0
INFO: [Synth 8-3917] design Cortex_A9_led_ip_0_0 has port LED[1] driven by constant 1
INFO: [Synth 8-3917] design Cortex_A9_led_ip_0_0 has port LED[0] driven by constant 1
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_arprot[0]
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg,trying to implement using LUTRAM
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module Cortex_A9_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module Cortex_A9_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module Cortex_A9_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module Cortex_A9_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module Cortex_A9_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module Cortex_A9_led_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:26 . Memory (MB): peak = 684.273 ; gain = 474.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|multiplicator | memInputY_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------+------------------------------------------------+-----------+----------------------+-------------------+
|Module Name          | RTL Object                                     | Inference | Size (Depth x Width) | Primitives        | 
+---------------------+------------------------------------------------+-----------+----------------------+-------------------+
|Cortex_A9_led_ip_0_0 | inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg | Implied   | 1 K x 16             | RAM256X1S x 128   | 
+---------------------+------------------------------------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Cortex_A9_led_ip_0_0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cortex_A9_led_ip_0_0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cortex_A9_led_ip_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cortex_A9_led_ip_0_0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:50 . Memory (MB): peak = 694.707 ; gain = 484.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:51 . Memory (MB): peak = 694.707 ; gain = 484.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:02:51 . Memory (MB): peak = 715.828 ; gain = 505.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:02 ; elapsed = 00:02:53 . Memory (MB): peak = 715.828 ; gain = 505.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:02 ; elapsed = 00:02:53 . Memory (MB): peak = 715.828 ; gain = 505.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:02 ; elapsed = 00:02:53 . Memory (MB): peak = 715.828 ; gain = 505.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:02 ; elapsed = 00:02:53 . Memory (MB): peak = 715.828 ; gain = 505.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:02 ; elapsed = 00:02:53 . Memory (MB): peak = 715.828 ; gain = 505.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:02 ; elapsed = 00:02:53 . Memory (MB): peak = 715.828 ; gain = 505.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    18|
|2     |DSP48E1   |     3|
|3     |LUT1      |    33|
|4     |LUT2      |    18|
|5     |LUT3      |    12|
|6     |LUT4      |    15|
|7     |LUT5      |    36|
|8     |LUT6      |    85|
|9     |RAM256X1S |    68|
|10    |RAMB36E1  |     1|
|11    |FDCE      |     3|
|12    |FDRE      |   172|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------+------------------+------+
|      |Instance                   |Module            |Cells |
+------+---------------------------+------------------+------+
|1     |top                        |                  |   464|
|2     |  inst                     |led_ip_v1_0       |   464|
|3     |    led_ip_v1_0_S_AXI_inst |led_ip_v1_0_S_AXI |   464|
|4     |      kmd1                 |multiplicator     |   309|
+------+---------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:02 ; elapsed = 00:02:53 . Memory (MB): peak = 715.828 ; gain = 505.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:23 ; elapsed = 00:02:04 . Memory (MB): peak = 715.828 ; gain = 144.219
Synthesis Optimization Complete : Time (s): cpu = 00:02:03 ; elapsed = 00:02:54 . Memory (MB): peak = 715.828 ; gain = 505.594
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 68 instances

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:55 ; elapsed = 00:02:34 . Memory (MB): peak = 715.828 ; gain = 454.090
INFO: [Common 17-1381] The checkpoint 'C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab4_HW_SW_ACCELERATION/HWacceleration.runs/Cortex_A9_led_ip_0_0_synth_1/Cortex_A9_led_ip_0_0.dcp' has been generated.
