// Seed: 1417172175
module module_0 (
    input wire id_0,
    input uwire id_1,
    output uwire id_2,
    input supply1 id_3
);
  logic id_5;
  ;
  assign id_5 = id_3;
endmodule
module module_1 #(
    parameter id_4 = 32'd61
) (
    output tri1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wor _id_4
);
  assign id_0 = 1;
  wire [id_4 : id_4] id_6 = id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.id_2 = 0;
  logic id_7 = id_1;
  assign id_7 = !id_7 === id_4;
endmodule
