Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Dec  4 17:37:46 2025
| Host         : LAPTOP-54NUE9F1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                51          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  192         
TIMING-16  Warning           Large setup violation                                      824         
TIMING-18  Warning           Missing input or output delay                              26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (51)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (105)
5. checking no_input_delay (3)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (51)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: kb/debounce/O0_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kb/flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (105)
--------------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.760    -1767.305                    824                 7230        0.185        0.000                      0                 7230        3.750        0.000                       0                   902  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort            -2.760    -1767.305                    824                 7230        0.185        0.000                      0                 7230        3.750        0.000                       0                   902  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ClkPort                     
(none)                      ClkPort       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :          824  Failing Endpoints,  Worst Slack       -2.760ns,  Total Violation    -1767.305ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.760ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r4_2432_2559_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        12.024ns  (logic 2.710ns (22.539%)  route 9.314ns (77.461%))
  Logic Levels:           14  (LUT5=2 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  vbc/p1_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.703 r  vbc/p1_x_reg[1]/Q
                         net (fo=23, routed)          1.029     6.731    vbc/p1_x_reg[9]_0[0]
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.124     6.855 r  vbc/p1_x[9]_i_5/O
                         net (fo=7, routed)           0.484     7.340    vbc/p1_x[9]_i_5_n_0
    SLICE_X15Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.464 r  vbc/p1_x[7]_i_2/O
                         net (fo=1, routed)           0.547     8.011    vbc/p1_x[7]_i_2_n_0
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.135 r  vbc/p1_x[7]_i_1/O
                         net (fo=6, routed)           0.898     9.033    vbc/p1_x[7]_i_1_n_0
    SLICE_X15Y95         LUT5 (Prop_lut5_I2_O)        0.124     9.157 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_26/O
                         net (fo=1, routed)           0.578     9.736    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_26_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.860 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_19/O
                         net (fo=98, routed)          0.247    10.106    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_13_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.230 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_20/O
                         net (fo=97, routed)          0.540    10.770    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_14_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.894 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.562    12.455    vbc/p2_trail_grid_reg_r3_768_895_0_0/DPRA0
    SLICE_X12Y109        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.579 f  vbc/p2_trail_grid_reg_r3_768_895_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.579    vbc/p2_trail_grid_reg_r3_768_895_0_0/DPO1
    SLICE_X12Y109        MUXF7 (Prop_muxf7_I1_O)      0.214    12.793 f  vbc/p2_trail_grid_reg_r3_768_895_0_0/F7.DP/O
                         net (fo=1, routed)           1.082    13.875    vbc/p2_trail_grid_reg_r3_768_895_0_0_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I3_O)        0.297    14.172 f  vbc/p2_y[9]_i_46/O
                         net (fo=1, routed)           0.000    14.172    vbc/p2_y[9]_i_46_n_0
    SLICE_X11Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    14.389 f  vbc/p2_y_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    14.389    vbc/p2_y_reg[9]_i_28_n_0
    SLICE_X11Y101        MUXF8 (Prop_muxf8_I1_O)      0.094    14.483 f  vbc/p2_y_reg[9]_i_13/O
                         net (fo=4, routed)           0.662    15.145    vbc/p2_y_reg[9]_i_13_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.316    15.461 f  vbc/p2_y[9]_i_7/O
                         net (fo=8, routed)           0.471    15.932    vbc/p2_y[9]_i_7_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I4_O)        0.124    16.056 r  vbc/p2_trail_grid_reg_r4_0_127_0_0_i_1/O
                         net (fo=96, routed)          1.214    17.270    vbc/p2_trail_grid_reg_r4_2432_2559_0_0/D
    SLICE_X6Y77          RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_2432_2559_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.589    15.012    vbc/p2_trail_grid_reg_r4_2432_2559_0_0/WCLK
    SLICE_X6Y77          RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_2432_2559_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X6Y77          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.510    vbc/p2_trail_grid_reg_r4_2432_2559_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                         -17.270    
  -------------------------------------------------------------------
                         slack                                 -2.760    

Slack (VIOLATED) :        -2.743ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r4_128_255_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        12.012ns  (logic 2.710ns (22.561%)  route 9.302ns (77.439%))
  Logic Levels:           14  (LUT5=2 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  vbc/p1_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.703 r  vbc/p1_x_reg[1]/Q
                         net (fo=23, routed)          1.029     6.731    vbc/p1_x_reg[9]_0[0]
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.124     6.855 r  vbc/p1_x[9]_i_5/O
                         net (fo=7, routed)           0.484     7.340    vbc/p1_x[9]_i_5_n_0
    SLICE_X15Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.464 r  vbc/p1_x[7]_i_2/O
                         net (fo=1, routed)           0.547     8.011    vbc/p1_x[7]_i_2_n_0
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.135 r  vbc/p1_x[7]_i_1/O
                         net (fo=6, routed)           0.898     9.033    vbc/p1_x[7]_i_1_n_0
    SLICE_X15Y95         LUT5 (Prop_lut5_I2_O)        0.124     9.157 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_26/O
                         net (fo=1, routed)           0.578     9.736    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_26_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.860 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_19/O
                         net (fo=98, routed)          0.247    10.106    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_13_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.230 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_20/O
                         net (fo=97, routed)          0.540    10.770    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_14_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.894 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.562    12.455    vbc/p2_trail_grid_reg_r3_768_895_0_0/DPRA0
    SLICE_X12Y109        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.579 f  vbc/p2_trail_grid_reg_r3_768_895_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.579    vbc/p2_trail_grid_reg_r3_768_895_0_0/DPO1
    SLICE_X12Y109        MUXF7 (Prop_muxf7_I1_O)      0.214    12.793 f  vbc/p2_trail_grid_reg_r3_768_895_0_0/F7.DP/O
                         net (fo=1, routed)           1.082    13.875    vbc/p2_trail_grid_reg_r3_768_895_0_0_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I3_O)        0.297    14.172 f  vbc/p2_y[9]_i_46/O
                         net (fo=1, routed)           0.000    14.172    vbc/p2_y[9]_i_46_n_0
    SLICE_X11Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    14.389 f  vbc/p2_y_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    14.389    vbc/p2_y_reg[9]_i_28_n_0
    SLICE_X11Y101        MUXF8 (Prop_muxf8_I1_O)      0.094    14.483 f  vbc/p2_y_reg[9]_i_13/O
                         net (fo=4, routed)           0.662    15.145    vbc/p2_y_reg[9]_i_13_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.316    15.461 f  vbc/p2_y[9]_i_7/O
                         net (fo=8, routed)           0.471    15.932    vbc/p2_y[9]_i_7_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I4_O)        0.124    16.056 r  vbc/p2_trail_grid_reg_r4_0_127_0_0_i_1/O
                         net (fo=96, routed)          1.202    17.258    vbc/p2_trail_grid_reg_r4_128_255_0_0/D
    SLICE_X2Y79          RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_128_255_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.594    15.017    vbc/p2_trail_grid_reg_r4_128_255_0_0/WCLK
    SLICE_X2Y79          RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_128_255_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y79          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.515    vbc/p2_trail_grid_reg_r4_128_255_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -17.258    
  -------------------------------------------------------------------
                         slack                                 -2.743    

Slack (VIOLATED) :        -2.699ns  (required time - arrival time)
  Source:                 vbc/p2_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r3_1280_1407_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.808ns  (logic 2.718ns (23.018%)  route 9.090ns (76.982%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=9 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.638     5.241    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  vbc/p2_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vbc/p2_x_reg[2]/Q
                         net (fo=20, routed)          1.052     6.748    vbc/p2_x_reg[9]_0[1]
    SLICE_X11Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.872 r  vbc/p2_x[9]_i_2/O
                         net (fo=6, routed)           0.184     7.056    vbc/p2_x[9]_i_2_n_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I3_O)        0.124     7.180 f  vbc/p2_x[6]_i_4/O
                         net (fo=6, routed)           0.323     7.503    vbc/p2_x[6]_i_4_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.627 r  vbc/p2_x[5]_i_2/O
                         net (fo=1, routed)           0.471     8.098    vbc/p2_x[5]_i_2_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.222 r  vbc/p2_x[5]_i_1/O
                         net (fo=8, routed)           0.688     8.910    vbc/p2_x[5]_i_1_n_0
    SLICE_X13Y78         LUT5 (Prop_lut5_I4_O)        0.124     9.034 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_11/O
                         net (fo=98, routed)          0.702     9.735    vbc/p1_trail_grid_reg_r2_0_127_0_0_i_11_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.859 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=98, routed)          0.416    10.275    vbc/p1_trail_grid_reg_r2_0_127_0_0_i_13_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I1_O)        0.124    10.399 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_14/O
                         net (fo=97, routed)          0.309    10.708    vbc/p1_trail_grid_reg_r2_0_127_0_0_i_14_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.832 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.519    12.350    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPRA0
    SLICE_X12Y87         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.474 f  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.474    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPO1
    SLICE_X12Y87         MUXF7 (Prop_muxf7_I1_O)      0.214    12.688 f  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/F7.DP/O
                         net (fo=1, routed)           0.794    13.482    vbc/p2_trail_grid_reg_r2_2048_2175_0_0_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.297    13.779 f  vbc/p2_y[9]_i_35/O
                         net (fo=1, routed)           0.000    13.779    vbc/p2_y[9]_i_35_n_0
    SLICE_X11Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    13.991 f  vbc/p2_y_reg[9]_i_19/O
                         net (fo=1, routed)           0.833    14.824    vbc/p2_y_reg[9]_i_19_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I0_O)        0.299    15.123 f  vbc/p2_y[9]_i_8/O
                         net (fo=11, routed)          0.757    15.880    vbc/p2_y[9]_i_8_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.124    16.004 r  vbc/p2_trail_grid_reg_r3_0_127_0_0_i_1_comp/O
                         net (fo=96, routed)          1.045    17.049    vbc/p2_trail_grid_reg_r3_1280_1407_0_0/D
    SLICE_X12Y104        RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_1280_1407_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.508    14.930    vbc/p2_trail_grid_reg_r3_1280_1407_0_0/WCLK
    SLICE_X12Y104        RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_1280_1407_0_0/DP.HIGH/CLK
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X12Y104        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.350    vbc/p2_trail_grid_reg_r3_1280_1407_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                         -17.049    
  -------------------------------------------------------------------
                         slack                                 -2.699    

Slack (VIOLATED) :        -2.697ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r4_2688_2815_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.959ns  (logic 2.710ns (22.660%)  route 9.249ns (77.340%))
  Logic Levels:           14  (LUT5=2 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  vbc/p1_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.703 r  vbc/p1_x_reg[1]/Q
                         net (fo=23, routed)          1.029     6.731    vbc/p1_x_reg[9]_0[0]
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.124     6.855 r  vbc/p1_x[9]_i_5/O
                         net (fo=7, routed)           0.484     7.340    vbc/p1_x[9]_i_5_n_0
    SLICE_X15Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.464 r  vbc/p1_x[7]_i_2/O
                         net (fo=1, routed)           0.547     8.011    vbc/p1_x[7]_i_2_n_0
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.135 r  vbc/p1_x[7]_i_1/O
                         net (fo=6, routed)           0.898     9.033    vbc/p1_x[7]_i_1_n_0
    SLICE_X15Y95         LUT5 (Prop_lut5_I2_O)        0.124     9.157 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_26/O
                         net (fo=1, routed)           0.578     9.736    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_26_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.860 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_19/O
                         net (fo=98, routed)          0.247    10.106    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_13_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.230 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_20/O
                         net (fo=97, routed)          0.540    10.770    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_14_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.894 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.562    12.455    vbc/p2_trail_grid_reg_r3_768_895_0_0/DPRA0
    SLICE_X12Y109        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.579 f  vbc/p2_trail_grid_reg_r3_768_895_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.579    vbc/p2_trail_grid_reg_r3_768_895_0_0/DPO1
    SLICE_X12Y109        MUXF7 (Prop_muxf7_I1_O)      0.214    12.793 f  vbc/p2_trail_grid_reg_r3_768_895_0_0/F7.DP/O
                         net (fo=1, routed)           1.082    13.875    vbc/p2_trail_grid_reg_r3_768_895_0_0_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I3_O)        0.297    14.172 f  vbc/p2_y[9]_i_46/O
                         net (fo=1, routed)           0.000    14.172    vbc/p2_y[9]_i_46_n_0
    SLICE_X11Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    14.389 f  vbc/p2_y_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    14.389    vbc/p2_y_reg[9]_i_28_n_0
    SLICE_X11Y101        MUXF8 (Prop_muxf8_I1_O)      0.094    14.483 f  vbc/p2_y_reg[9]_i_13/O
                         net (fo=4, routed)           0.662    15.145    vbc/p2_y_reg[9]_i_13_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.316    15.461 f  vbc/p2_y[9]_i_7/O
                         net (fo=8, routed)           0.471    15.932    vbc/p2_y[9]_i_7_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I4_O)        0.124    16.056 r  vbc/p2_trail_grid_reg_r4_0_127_0_0_i_1/O
                         net (fo=96, routed)          1.150    17.206    vbc/p2_trail_grid_reg_r4_2688_2815_0_0/D
    SLICE_X6Y76          RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_2688_2815_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.588    15.011    vbc/p2_trail_grid_reg_r4_2688_2815_0_0/WCLK
    SLICE_X6Y76          RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_2688_2815_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y76          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.509    vbc/p2_trail_grid_reg_r4_2688_2815_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -17.206    
  -------------------------------------------------------------------
                         slack                                 -2.697    

Slack (VIOLATED) :        -2.694ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r4_2176_2303_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.959ns  (logic 2.710ns (22.660%)  route 9.249ns (77.340%))
  Logic Levels:           14  (LUT5=2 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  vbc/p1_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.703 r  vbc/p1_x_reg[1]/Q
                         net (fo=23, routed)          1.029     6.731    vbc/p1_x_reg[9]_0[0]
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.124     6.855 r  vbc/p1_x[9]_i_5/O
                         net (fo=7, routed)           0.484     7.340    vbc/p1_x[9]_i_5_n_0
    SLICE_X15Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.464 r  vbc/p1_x[7]_i_2/O
                         net (fo=1, routed)           0.547     8.011    vbc/p1_x[7]_i_2_n_0
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.135 r  vbc/p1_x[7]_i_1/O
                         net (fo=6, routed)           0.898     9.033    vbc/p1_x[7]_i_1_n_0
    SLICE_X15Y95         LUT5 (Prop_lut5_I2_O)        0.124     9.157 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_26/O
                         net (fo=1, routed)           0.578     9.736    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_26_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.860 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_19/O
                         net (fo=98, routed)          0.247    10.106    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_13_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.230 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_20/O
                         net (fo=97, routed)          0.540    10.770    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_14_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.894 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.562    12.455    vbc/p2_trail_grid_reg_r3_768_895_0_0/DPRA0
    SLICE_X12Y109        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.579 f  vbc/p2_trail_grid_reg_r3_768_895_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.579    vbc/p2_trail_grid_reg_r3_768_895_0_0/DPO1
    SLICE_X12Y109        MUXF7 (Prop_muxf7_I1_O)      0.214    12.793 f  vbc/p2_trail_grid_reg_r3_768_895_0_0/F7.DP/O
                         net (fo=1, routed)           1.082    13.875    vbc/p2_trail_grid_reg_r3_768_895_0_0_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I3_O)        0.297    14.172 f  vbc/p2_y[9]_i_46/O
                         net (fo=1, routed)           0.000    14.172    vbc/p2_y[9]_i_46_n_0
    SLICE_X11Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    14.389 f  vbc/p2_y_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    14.389    vbc/p2_y_reg[9]_i_28_n_0
    SLICE_X11Y101        MUXF8 (Prop_muxf8_I1_O)      0.094    14.483 f  vbc/p2_y_reg[9]_i_13/O
                         net (fo=4, routed)           0.662    15.145    vbc/p2_y_reg[9]_i_13_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.316    15.461 f  vbc/p2_y[9]_i_7/O
                         net (fo=8, routed)           0.471    15.932    vbc/p2_y[9]_i_7_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I4_O)        0.124    16.056 r  vbc/p2_trail_grid_reg_r4_0_127_0_0_i_1/O
                         net (fo=96, routed)          1.150    17.206    vbc/p2_trail_grid_reg_r4_2176_2303_0_0/D
    SLICE_X6Y78          RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_2176_2303_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.591    15.014    vbc/p2_trail_grid_reg_r4_2176_2303_0_0/WCLK
    SLICE_X6Y78          RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_2176_2303_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X6Y78          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.512    vbc/p2_trail_grid_reg_r4_2176_2303_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -17.206    
  -------------------------------------------------------------------
                         slack                                 -2.694    

Slack (VIOLATED) :        -2.663ns  (required time - arrival time)
  Source:                 vbc/p2_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r1_1280_1407_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.849ns  (logic 2.718ns (22.939%)  route 9.131ns (77.061%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=9 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.638     5.241    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  vbc/p2_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vbc/p2_x_reg[2]/Q
                         net (fo=20, routed)          1.052     6.748    vbc/p2_x_reg[9]_0[1]
    SLICE_X11Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.872 r  vbc/p2_x[9]_i_2/O
                         net (fo=6, routed)           0.184     7.056    vbc/p2_x[9]_i_2_n_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I3_O)        0.124     7.180 f  vbc/p2_x[6]_i_4/O
                         net (fo=6, routed)           0.323     7.503    vbc/p2_x[6]_i_4_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.627 r  vbc/p2_x[5]_i_2/O
                         net (fo=1, routed)           0.471     8.098    vbc/p2_x[5]_i_2_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.222 r  vbc/p2_x[5]_i_1/O
                         net (fo=8, routed)           0.688     8.910    vbc/p2_x[5]_i_1_n_0
    SLICE_X13Y78         LUT5 (Prop_lut5_I4_O)        0.124     9.034 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_11/O
                         net (fo=98, routed)          0.702     9.735    vbc/p1_trail_grid_reg_r2_0_127_0_0_i_11_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.859 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=98, routed)          0.416    10.275    vbc/p1_trail_grid_reg_r2_0_127_0_0_i_13_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I1_O)        0.124    10.399 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_14/O
                         net (fo=97, routed)          0.309    10.708    vbc/p1_trail_grid_reg_r2_0_127_0_0_i_14_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.832 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.519    12.350    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPRA0
    SLICE_X12Y87         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.474 f  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.474    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPO1
    SLICE_X12Y87         MUXF7 (Prop_muxf7_I1_O)      0.214    12.688 f  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/F7.DP/O
                         net (fo=1, routed)           0.794    13.482    vbc/p2_trail_grid_reg_r2_2048_2175_0_0_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.297    13.779 f  vbc/p2_y[9]_i_35/O
                         net (fo=1, routed)           0.000    13.779    vbc/p2_y[9]_i_35_n_0
    SLICE_X11Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    13.991 f  vbc/p2_y_reg[9]_i_19/O
                         net (fo=1, routed)           0.833    14.824    vbc/p2_y_reg[9]_i_19_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I0_O)        0.299    15.123 f  vbc/p2_y[9]_i_8/O
                         net (fo=11, routed)          0.931    16.054    vbc/p2_y[9]_i_8_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.124    16.178 r  vbc/p2_trail_grid_reg_r1_0_127_0_0_i_1_comp/O
                         net (fo=96, routed)          0.912    17.090    vbc/p2_trail_grid_reg_r1_1280_1407_0_0/D
    SLICE_X6Y109         RAMD64E                                      r  vbc/p2_trail_grid_reg_r1_1280_1407_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.585    15.007    vbc/p2_trail_grid_reg_r1_1280_1407_0_0/WCLK
    SLICE_X6Y109         RAMD64E                                      r  vbc/p2_trail_grid_reg_r1_1280_1407_0_0/DP.HIGH/CLK
                         clock pessimism              0.180    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X6Y109         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.427    vbc/p2_trail_grid_reg_r1_1280_1407_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -17.090    
  -------------------------------------------------------------------
                         slack                                 -2.663    

Slack (VIOLATED) :        -2.663ns  (required time - arrival time)
  Source:                 vbc/p2_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r3_640_767_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.770ns  (logic 2.718ns (23.092%)  route 9.052ns (76.908%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=9 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.638     5.241    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  vbc/p2_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vbc/p2_x_reg[2]/Q
                         net (fo=20, routed)          1.052     6.748    vbc/p2_x_reg[9]_0[1]
    SLICE_X11Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.872 r  vbc/p2_x[9]_i_2/O
                         net (fo=6, routed)           0.184     7.056    vbc/p2_x[9]_i_2_n_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I3_O)        0.124     7.180 f  vbc/p2_x[6]_i_4/O
                         net (fo=6, routed)           0.323     7.503    vbc/p2_x[6]_i_4_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.627 r  vbc/p2_x[5]_i_2/O
                         net (fo=1, routed)           0.471     8.098    vbc/p2_x[5]_i_2_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.222 r  vbc/p2_x[5]_i_1/O
                         net (fo=8, routed)           0.688     8.910    vbc/p2_x[5]_i_1_n_0
    SLICE_X13Y78         LUT5 (Prop_lut5_I4_O)        0.124     9.034 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_11/O
                         net (fo=98, routed)          0.702     9.735    vbc/p1_trail_grid_reg_r2_0_127_0_0_i_11_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.859 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=98, routed)          0.416    10.275    vbc/p1_trail_grid_reg_r2_0_127_0_0_i_13_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I1_O)        0.124    10.399 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_14/O
                         net (fo=97, routed)          0.309    10.708    vbc/p1_trail_grid_reg_r2_0_127_0_0_i_14_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.832 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.519    12.350    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPRA0
    SLICE_X12Y87         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.474 f  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.474    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPO1
    SLICE_X12Y87         MUXF7 (Prop_muxf7_I1_O)      0.214    12.688 f  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/F7.DP/O
                         net (fo=1, routed)           0.794    13.482    vbc/p2_trail_grid_reg_r2_2048_2175_0_0_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.297    13.779 f  vbc/p2_y[9]_i_35/O
                         net (fo=1, routed)           0.000    13.779    vbc/p2_y[9]_i_35_n_0
    SLICE_X11Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    13.991 f  vbc/p2_y_reg[9]_i_19/O
                         net (fo=1, routed)           0.833    14.824    vbc/p2_y_reg[9]_i_19_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I0_O)        0.299    15.123 f  vbc/p2_y[9]_i_8/O
                         net (fo=11, routed)          0.757    15.880    vbc/p2_y[9]_i_8_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.124    16.004 r  vbc/p2_trail_grid_reg_r3_0_127_0_0_i_1_comp/O
                         net (fo=96, routed)          1.007    17.011    vbc/p2_trail_grid_reg_r3_640_767_0_0/D
    SLICE_X14Y108        RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_640_767_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.507    14.929    vbc/p2_trail_grid_reg_r3_640_767_0_0/WCLK
    SLICE_X14Y108        RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_640_767_0_0/DP.HIGH/CLK
                         clock pessimism              0.180    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X14Y108        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.349    vbc/p2_trail_grid_reg_r3_640_767_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -17.011    
  -------------------------------------------------------------------
                         slack                                 -2.663    

Slack (VIOLATED) :        -2.656ns  (required time - arrival time)
  Source:                 vbc/p2_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r1_768_895_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.767ns  (logic 2.718ns (23.098%)  route 9.049ns (76.902%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=9 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.638     5.241    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  vbc/p2_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vbc/p2_x_reg[2]/Q
                         net (fo=20, routed)          1.052     6.748    vbc/p2_x_reg[9]_0[1]
    SLICE_X11Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.872 r  vbc/p2_x[9]_i_2/O
                         net (fo=6, routed)           0.184     7.056    vbc/p2_x[9]_i_2_n_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I3_O)        0.124     7.180 f  vbc/p2_x[6]_i_4/O
                         net (fo=6, routed)           0.323     7.503    vbc/p2_x[6]_i_4_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.627 r  vbc/p2_x[5]_i_2/O
                         net (fo=1, routed)           0.471     8.098    vbc/p2_x[5]_i_2_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.222 r  vbc/p2_x[5]_i_1/O
                         net (fo=8, routed)           0.688     8.910    vbc/p2_x[5]_i_1_n_0
    SLICE_X13Y78         LUT5 (Prop_lut5_I4_O)        0.124     9.034 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_11/O
                         net (fo=98, routed)          0.702     9.735    vbc/p1_trail_grid_reg_r2_0_127_0_0_i_11_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.859 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=98, routed)          0.416    10.275    vbc/p1_trail_grid_reg_r2_0_127_0_0_i_13_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I1_O)        0.124    10.399 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_14/O
                         net (fo=97, routed)          0.309    10.708    vbc/p1_trail_grid_reg_r2_0_127_0_0_i_14_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.832 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.519    12.350    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPRA0
    SLICE_X12Y87         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.474 f  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.474    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPO1
    SLICE_X12Y87         MUXF7 (Prop_muxf7_I1_O)      0.214    12.688 f  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/F7.DP/O
                         net (fo=1, routed)           0.794    13.482    vbc/p2_trail_grid_reg_r2_2048_2175_0_0_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.297    13.779 f  vbc/p2_y[9]_i_35/O
                         net (fo=1, routed)           0.000    13.779    vbc/p2_y[9]_i_35_n_0
    SLICE_X11Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    13.991 f  vbc/p2_y_reg[9]_i_19/O
                         net (fo=1, routed)           0.833    14.824    vbc/p2_y_reg[9]_i_19_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I0_O)        0.299    15.123 f  vbc/p2_y[9]_i_8/O
                         net (fo=11, routed)          0.931    16.054    vbc/p2_y[9]_i_8_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.124    16.178 r  vbc/p2_trail_grid_reg_r1_0_127_0_0_i_1_comp/O
                         net (fo=96, routed)          0.830    17.008    vbc/p2_trail_grid_reg_r1_768_895_0_0/D
    SLICE_X10Y108        RAMD64E                                      r  vbc/p2_trail_grid_reg_r1_768_895_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.510    14.932    vbc/p2_trail_grid_reg_r1_768_895_0_0/WCLK
    SLICE_X10Y108        RAMD64E                                      r  vbc/p2_trail_grid_reg_r1_768_895_0_0/DP.HIGH/CLK
                         clock pessimism              0.180    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X10Y108        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.352    vbc/p2_trail_grid_reg_r1_768_895_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -17.008    
  -------------------------------------------------------------------
                         slack                                 -2.656    

Slack (VIOLATED) :        -2.647ns  (required time - arrival time)
  Source:                 vbc/p2_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r3_768_895_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 2.718ns (23.123%)  route 9.036ns (76.877%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=9 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.638     5.241    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  vbc/p2_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vbc/p2_x_reg[2]/Q
                         net (fo=20, routed)          1.052     6.748    vbc/p2_x_reg[9]_0[1]
    SLICE_X11Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.872 r  vbc/p2_x[9]_i_2/O
                         net (fo=6, routed)           0.184     7.056    vbc/p2_x[9]_i_2_n_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I3_O)        0.124     7.180 f  vbc/p2_x[6]_i_4/O
                         net (fo=6, routed)           0.323     7.503    vbc/p2_x[6]_i_4_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.627 r  vbc/p2_x[5]_i_2/O
                         net (fo=1, routed)           0.471     8.098    vbc/p2_x[5]_i_2_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.222 r  vbc/p2_x[5]_i_1/O
                         net (fo=8, routed)           0.688     8.910    vbc/p2_x[5]_i_1_n_0
    SLICE_X13Y78         LUT5 (Prop_lut5_I4_O)        0.124     9.034 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_11/O
                         net (fo=98, routed)          0.702     9.735    vbc/p1_trail_grid_reg_r2_0_127_0_0_i_11_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.859 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=98, routed)          0.416    10.275    vbc/p1_trail_grid_reg_r2_0_127_0_0_i_13_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I1_O)        0.124    10.399 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_14/O
                         net (fo=97, routed)          0.309    10.708    vbc/p1_trail_grid_reg_r2_0_127_0_0_i_14_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.832 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.519    12.350    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPRA0
    SLICE_X12Y87         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.474 f  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.474    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPO1
    SLICE_X12Y87         MUXF7 (Prop_muxf7_I1_O)      0.214    12.688 f  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/F7.DP/O
                         net (fo=1, routed)           0.794    13.482    vbc/p2_trail_grid_reg_r2_2048_2175_0_0_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.297    13.779 f  vbc/p2_y[9]_i_35/O
                         net (fo=1, routed)           0.000    13.779    vbc/p2_y[9]_i_35_n_0
    SLICE_X11Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    13.991 f  vbc/p2_y_reg[9]_i_19/O
                         net (fo=1, routed)           0.833    14.824    vbc/p2_y_reg[9]_i_19_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I0_O)        0.299    15.123 f  vbc/p2_y[9]_i_8/O
                         net (fo=11, routed)          0.757    15.880    vbc/p2_y[9]_i_8_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.124    16.004 r  vbc/p2_trail_grid_reg_r3_0_127_0_0_i_1_comp/O
                         net (fo=96, routed)          0.991    16.995    vbc/p2_trail_grid_reg_r3_768_895_0_0/D
    SLICE_X12Y109        RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_768_895_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.506    14.928    vbc/p2_trail_grid_reg_r3_768_895_0_0/WCLK
    SLICE_X12Y109        RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_768_895_0_0/DP.HIGH/CLK
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X12Y109        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.348    vbc/p2_trail_grid_reg_r3_768_895_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                         -16.995    
  -------------------------------------------------------------------
                         slack                                 -2.647    

Slack (VIOLATED) :        -2.647ns  (required time - arrival time)
  Source:                 vbc/p2_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r1_384_511_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 2.718ns (23.125%)  route 9.036ns (76.875%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=9 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.638     5.241    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  vbc/p2_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  vbc/p2_x_reg[2]/Q
                         net (fo=20, routed)          1.052     6.748    vbc/p2_x_reg[9]_0[1]
    SLICE_X11Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.872 r  vbc/p2_x[9]_i_2/O
                         net (fo=6, routed)           0.184     7.056    vbc/p2_x[9]_i_2_n_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I3_O)        0.124     7.180 f  vbc/p2_x[6]_i_4/O
                         net (fo=6, routed)           0.323     7.503    vbc/p2_x[6]_i_4_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.627 r  vbc/p2_x[5]_i_2/O
                         net (fo=1, routed)           0.471     8.098    vbc/p2_x[5]_i_2_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.222 r  vbc/p2_x[5]_i_1/O
                         net (fo=8, routed)           0.688     8.910    vbc/p2_x[5]_i_1_n_0
    SLICE_X13Y78         LUT5 (Prop_lut5_I4_O)        0.124     9.034 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_11/O
                         net (fo=98, routed)          0.702     9.735    vbc/p1_trail_grid_reg_r2_0_127_0_0_i_11_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.859 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=98, routed)          0.416    10.275    vbc/p1_trail_grid_reg_r2_0_127_0_0_i_13_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I1_O)        0.124    10.399 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_14/O
                         net (fo=97, routed)          0.309    10.708    vbc/p1_trail_grid_reg_r2_0_127_0_0_i_14_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.832 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.519    12.350    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPRA0
    SLICE_X12Y87         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.474 f  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.474    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPO1
    SLICE_X12Y87         MUXF7 (Prop_muxf7_I1_O)      0.214    12.688 f  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/F7.DP/O
                         net (fo=1, routed)           0.794    13.482    vbc/p2_trail_grid_reg_r2_2048_2175_0_0_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.297    13.779 f  vbc/p2_y[9]_i_35/O
                         net (fo=1, routed)           0.000    13.779    vbc/p2_y[9]_i_35_n_0
    SLICE_X11Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    13.991 f  vbc/p2_y_reg[9]_i_19/O
                         net (fo=1, routed)           0.833    14.824    vbc/p2_y_reg[9]_i_19_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I0_O)        0.299    15.123 f  vbc/p2_y[9]_i_8/O
                         net (fo=11, routed)          0.931    16.054    vbc/p2_y[9]_i_8_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.124    16.178 r  vbc/p2_trail_grid_reg_r1_0_127_0_0_i_1_comp/O
                         net (fo=96, routed)          0.816    16.994    vbc/p2_trail_grid_reg_r1_384_511_0_0/D
    SLICE_X8Y109         RAMD64E                                      r  vbc/p2_trail_grid_reg_r1_384_511_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.506    14.928    vbc/p2_trail_grid_reg_r1_384_511_0_0/WCLK
    SLICE_X8Y109         RAMD64E                                      r  vbc/p2_trail_grid_reg_r1_384_511_0_0/DP.HIGH/CLK
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X8Y109         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.348    vbc/p2_trail_grid_reg_r1_384_511_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                         -16.994    
  -------------------------------------------------------------------
                         slack                                 -2.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 kb/debounce/Iv0_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/debounce/cnt0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.561     1.480    kb/debounce/ClkPort_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  kb/debounce/Iv0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  kb/debounce/Iv0_reg/Q
                         net (fo=4, routed)           0.093     1.738    kb/debounce/Iv0
    SLICE_X9Y119         LUT4 (Prop_lut4_I3_O)        0.048     1.786 r  kb/debounce/cnt0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.786    kb/debounce/cnt0[1]_i_1_n_0
    SLICE_X9Y119         FDRE                                         r  kb/debounce/cnt0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.830     1.995    kb/debounce/ClkPort_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  kb/debounce/cnt0_reg[1]/C
                         clock pessimism             -0.501     1.493    
    SLICE_X9Y119         FDRE (Hold_fdre_C_D)         0.107     1.600    kb/debounce/cnt0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vbc/resetting_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r4_2176_2303_0_0/DP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.728%)  route 0.537ns (74.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.599     1.518    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  vbc/resetting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  vbc/resetting_reg/Q
                         net (fo=90, routed)          0.283     1.942    vbc/resetting_reg_n_0
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.045     1.987 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_6/O
                         net (fo=144, routed)         0.254     2.241    vbc/p1_trail_grid_reg_r4_2176_2303_0_0/A2
    SLICE_X6Y94          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2176_2303_0_0/DP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.874     2.039    vbc/p1_trail_grid_reg_r4_2176_2303_0_0/WCLK
    SLICE_X6Y94          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2176_2303_0_0/DP.HIGH/CLK
                         clock pessimism             -0.245     1.793    
    SLICE_X6Y94          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.047    vbc/p1_trail_grid_reg_r4_2176_2303_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vbc/resetting_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r4_2176_2303_0_0/DP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.728%)  route 0.537ns (74.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.599     1.518    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  vbc/resetting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  vbc/resetting_reg/Q
                         net (fo=90, routed)          0.283     1.942    vbc/resetting_reg_n_0
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.045     1.987 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_6/O
                         net (fo=144, routed)         0.254     2.241    vbc/p1_trail_grid_reg_r4_2176_2303_0_0/A2
    SLICE_X6Y94          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2176_2303_0_0/DP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.874     2.039    vbc/p1_trail_grid_reg_r4_2176_2303_0_0/WCLK
    SLICE_X6Y94          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2176_2303_0_0/DP.LOW/CLK
                         clock pessimism             -0.245     1.793    
    SLICE_X6Y94          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.047    vbc/p1_trail_grid_reg_r4_2176_2303_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vbc/resetting_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r4_2176_2303_0_0/SP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.728%)  route 0.537ns (74.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.599     1.518    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  vbc/resetting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  vbc/resetting_reg/Q
                         net (fo=90, routed)          0.283     1.942    vbc/resetting_reg_n_0
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.045     1.987 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_6/O
                         net (fo=144, routed)         0.254     2.241    vbc/p1_trail_grid_reg_r4_2176_2303_0_0/A2
    SLICE_X6Y94          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2176_2303_0_0/SP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.874     2.039    vbc/p1_trail_grid_reg_r4_2176_2303_0_0/WCLK
    SLICE_X6Y94          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2176_2303_0_0/SP.HIGH/CLK
                         clock pessimism             -0.245     1.793    
    SLICE_X6Y94          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.047    vbc/p1_trail_grid_reg_r4_2176_2303_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vbc/resetting_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r4_2176_2303_0_0/SP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.728%)  route 0.537ns (74.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.599     1.518    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  vbc/resetting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  vbc/resetting_reg/Q
                         net (fo=90, routed)          0.283     1.942    vbc/resetting_reg_n_0
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.045     1.987 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_6/O
                         net (fo=144, routed)         0.254     2.241    vbc/p1_trail_grid_reg_r4_2176_2303_0_0/A2
    SLICE_X6Y94          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2176_2303_0_0/SP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.874     2.039    vbc/p1_trail_grid_reg_r4_2176_2303_0_0/WCLK
    SLICE_X6Y94          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2176_2303_0_0/SP.LOW/CLK
                         clock pessimism             -0.245     1.793    
    SLICE_X6Y94          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.047    vbc/p1_trail_grid_reg_r4_2176_2303_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 kb/debounce/Iv0_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/debounce/cnt0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.561     1.480    kb/debounce/ClkPort_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  kb/debounce/Iv0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  kb/debounce/Iv0_reg/Q
                         net (fo=4, routed)           0.093     1.738    kb/debounce/Iv0
    SLICE_X9Y119         LUT4 (Prop_lut4_I3_O)        0.045     1.783 r  kb/debounce/cnt0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    kb/debounce/cnt0[0]_i_1_n_0
    SLICE_X9Y119         FDRE                                         r  kb/debounce/cnt0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.830     1.995    kb/debounce/ClkPort_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  kb/debounce/cnt0_reg[0]/C
                         clock pessimism             -0.501     1.493    
    SLICE_X9Y119         FDRE (Hold_fdre_C_D)         0.091     1.584    kb/debounce/cnt0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 kb/debounce/cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/debounce/cnt1_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.559     1.478    kb/debounce/ClkPort_IBUF_BUFG
    SLICE_X8Y121         FDRE                                         r  kb/debounce/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  kb/debounce/cnt1_reg[0]/Q
                         net (fo=7, routed)           0.115     1.758    kb/debounce/cnt1_reg[0]
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.048     1.806 r  kb/debounce/cnt1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.806    kb/debounce/cnt1[4]_i_1_n_0
    SLICE_X9Y121         FDSE                                         r  kb/debounce/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.828     1.993    kb/debounce/ClkPort_IBUF_BUFG
    SLICE_X9Y121         FDSE                                         r  kb/debounce/cnt1_reg[4]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X9Y121         FDSE (Hold_fdse_C_D)         0.105     1.596    kb/debounce/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vbc/resetting_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r4_384_511_0_0/DP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.340%)  route 0.578ns (75.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.599     1.518    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  vbc/resetting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  vbc/resetting_reg/Q
                         net (fo=90, routed)          0.283     1.942    vbc/resetting_reg_n_0
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.045     1.987 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_6/O
                         net (fo=144, routed)         0.296     2.283    vbc/p1_trail_grid_reg_r4_384_511_0_0/A2
    SLICE_X2Y93          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_384_511_0_0/DP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.877     2.042    vbc/p1_trail_grid_reg_r4_384_511_0_0/WCLK
    SLICE_X2Y93          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_384_511_0_0/DP.HIGH/CLK
                         clock pessimism             -0.245     1.796    
    SLICE_X2Y93          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.050    vbc/p1_trail_grid_reg_r4_384_511_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vbc/resetting_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r4_384_511_0_0/DP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.340%)  route 0.578ns (75.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.599     1.518    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  vbc/resetting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  vbc/resetting_reg/Q
                         net (fo=90, routed)          0.283     1.942    vbc/resetting_reg_n_0
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.045     1.987 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_6/O
                         net (fo=144, routed)         0.296     2.283    vbc/p1_trail_grid_reg_r4_384_511_0_0/A2
    SLICE_X2Y93          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_384_511_0_0/DP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.877     2.042    vbc/p1_trail_grid_reg_r4_384_511_0_0/WCLK
    SLICE_X2Y93          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_384_511_0_0/DP.LOW/CLK
                         clock pessimism             -0.245     1.796    
    SLICE_X2Y93          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.050    vbc/p1_trail_grid_reg_r4_384_511_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vbc/resetting_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r4_384_511_0_0/SP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.340%)  route 0.578ns (75.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.599     1.518    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  vbc/resetting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  vbc/resetting_reg/Q
                         net (fo=90, routed)          0.283     1.942    vbc/resetting_reg_n_0
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.045     1.987 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_6/O
                         net (fo=144, routed)         0.296     2.283    vbc/p1_trail_grid_reg_r4_384_511_0_0/A2
    SLICE_X2Y93          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_384_511_0_0/SP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.877     2.042    vbc/p1_trail_grid_reg_r4_384_511_0_0/WCLK
    SLICE_X2Y93          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_384_511_0_0/SP.HIGH/CLK
                         clock pessimism             -0.245     1.796    
    SLICE_X2Y93          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.050    vbc/p1_trail_grid_reg_r4_384_511_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y106    cnt/refresh_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y108    cnt/refresh_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y108    cnt/refresh_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y109    cnt/refresh_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y109    cnt/refresh_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y109    cnt/refresh_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y109    cnt/refresh_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y110    cnt/refresh_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y110    cnt/refresh_reg[17]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y96     vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y96     vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y96     vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y96     vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y96     vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y96     vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y96     vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y96     vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y97     vbc/p1_trail_grid_reg_r1_1024_1151_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y97     vbc/p1_trail_grid_reg_r1_1024_1151_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y96     vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y96     vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y96     vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y96     vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y96     vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y96     vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y96     vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y96     vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y97     vbc/p1_trail_grid_reg_r1_1024_1151_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y97     vbc/p1_trail_grid_reg_r1_1024_1151_0_0/DP.HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           117 Endpoints
Min Delay           117 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.031ns  (logic 6.194ns (22.097%)  route 21.837ns (77.903%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=28, routed)          1.574     2.092    dc/hc[5]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124     2.216 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_12/O
                         net (fo=100, routed)         1.762     3.979    dc/DPRA[3]
    SLICE_X7Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.103 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_21/O
                         net (fo=99, routed)          0.584     4.687    dc/DPRA[2]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124     4.811 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_14/O
                         net (fo=97, routed)          4.860     9.670    dc/DPRA[1]
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     9.794 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_15/O
                         net (fo=96, routed)          4.085    13.880    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPRA0
    SLICE_X8Y94          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.004 f  vbc/p1_trail_grid_reg_r4_768_895_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.004    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPO1
    SLICE_X8Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    14.218 f  vbc/p1_trail_grid_reg_r4_768_895_0_0/F7.DP/O
                         net (fo=1, routed)           1.099    15.316    vbc/p1_trail_grid_reg_r4_768_895_0_0_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.297    15.613 f  vbc/vgaR_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    15.613    vbc/vgaR_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y91          MUXF7 (Prop_muxf7_I0_O)      0.238    15.851 f  vbc/vgaR_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000    15.851    vbc/vgaR_OBUF[3]_inst_i_16_n_0
    SLICE_X7Y91          MUXF8 (Prop_muxf8_I0_O)      0.104    15.955 f  vbc/vgaR_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.976    16.931    vbc/vgaR_OBUF[3]_inst_i_7_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.316    17.247 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    17.691    vbc/vCount_reg[9]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.150    17.841 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           6.453    24.294    vgaG_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.737    28.031 r  vgaR_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.031    vgaR[2]
    C5                                                                r  vgaR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.901ns  (logic 6.205ns (22.240%)  route 21.696ns (77.760%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=28, routed)          1.574     2.092    dc/hc[5]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124     2.216 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_12/O
                         net (fo=100, routed)         1.762     3.979    dc/DPRA[3]
    SLICE_X7Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.103 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_21/O
                         net (fo=99, routed)          0.584     4.687    dc/DPRA[2]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124     4.811 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_14/O
                         net (fo=97, routed)          4.860     9.670    dc/DPRA[1]
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     9.794 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_15/O
                         net (fo=96, routed)          4.085    13.880    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPRA0
    SLICE_X8Y94          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.004 f  vbc/p1_trail_grid_reg_r4_768_895_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.004    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPO1
    SLICE_X8Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    14.218 f  vbc/p1_trail_grid_reg_r4_768_895_0_0/F7.DP/O
                         net (fo=1, routed)           1.099    15.316    vbc/p1_trail_grid_reg_r4_768_895_0_0_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.297    15.613 f  vbc/vgaR_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    15.613    vbc/vgaR_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y91          MUXF7 (Prop_muxf7_I0_O)      0.238    15.851 f  vbc/vgaR_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000    15.851    vbc/vgaR_OBUF[3]_inst_i_16_n_0
    SLICE_X7Y91          MUXF8 (Prop_muxf8_I0_O)      0.104    15.955 f  vbc/vgaR_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.976    16.931    vbc/vgaR_OBUF[3]_inst_i_7_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.316    17.247 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    17.691    vbc/vCount_reg[9]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.150    17.841 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           6.312    24.153    vgaG_OBUF[1]
    B6                   OBUF (Prop_obuf_I_O)         3.748    27.901 r  vgaG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.901    vgaG[2]
    B6                                                                r  vgaG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.776ns  (logic 5.978ns (21.522%)  route 21.798ns (78.478%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=28, routed)          1.574     2.092    dc/hc[5]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124     2.216 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_12/O
                         net (fo=100, routed)         1.762     3.979    dc/DPRA[3]
    SLICE_X7Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.103 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_21/O
                         net (fo=99, routed)          0.584     4.687    dc/DPRA[2]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124     4.811 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_14/O
                         net (fo=97, routed)          4.860     9.670    dc/DPRA[1]
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     9.794 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_15/O
                         net (fo=96, routed)          4.085    13.880    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPRA0
    SLICE_X8Y94          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.004 r  vbc/p1_trail_grid_reg_r4_768_895_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.004    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPO1
    SLICE_X8Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    14.218 r  vbc/p1_trail_grid_reg_r4_768_895_0_0/F7.DP/O
                         net (fo=1, routed)           1.099    15.316    vbc/p1_trail_grid_reg_r4_768_895_0_0_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.297    15.613 r  vbc/vgaR_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    15.613    vbc/vgaR_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y91          MUXF7 (Prop_muxf7_I0_O)      0.238    15.851 r  vbc/vgaR_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000    15.851    vbc/vgaR_OBUF[3]_inst_i_16_n_0
    SLICE_X7Y91          MUXF8 (Prop_muxf8_I0_O)      0.104    15.955 r  vbc/vgaR_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.976    16.931    vbc/vgaR_OBUF[3]_inst_i_7_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.316    17.247 f  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    17.691    dc/vgaB[0]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124    17.815 r  dc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.414    24.229    vgaB_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    27.776 r  vgaB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.776    vgaB[0]
    B7                                                                r  vgaB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.748ns  (logic 6.204ns (22.357%)  route 21.545ns (77.643%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=28, routed)          1.574     2.092    dc/hc[5]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124     2.216 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_12/O
                         net (fo=100, routed)         1.762     3.979    dc/DPRA[3]
    SLICE_X7Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.103 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_21/O
                         net (fo=99, routed)          0.584     4.687    dc/DPRA[2]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124     4.811 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_14/O
                         net (fo=97, routed)          4.860     9.670    dc/DPRA[1]
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     9.794 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_15/O
                         net (fo=96, routed)          4.085    13.880    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPRA0
    SLICE_X8Y94          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.004 f  vbc/p1_trail_grid_reg_r4_768_895_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.004    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPO1
    SLICE_X8Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    14.218 f  vbc/p1_trail_grid_reg_r4_768_895_0_0/F7.DP/O
                         net (fo=1, routed)           1.099    15.316    vbc/p1_trail_grid_reg_r4_768_895_0_0_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.297    15.613 f  vbc/vgaR_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    15.613    vbc/vgaR_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y91          MUXF7 (Prop_muxf7_I0_O)      0.238    15.851 f  vbc/vgaR_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000    15.851    vbc/vgaR_OBUF[3]_inst_i_16_n_0
    SLICE_X7Y91          MUXF8 (Prop_muxf8_I0_O)      0.104    15.955 f  vbc/vgaR_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.976    16.931    vbc/vgaR_OBUF[3]_inst_i_7_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.316    17.247 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    17.691    vbc/vCount_reg[9]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.150    17.841 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           6.160    24.002    vgaG_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.747    27.748 r  vgaG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.748    vgaG[1]
    A5                                                                r  vgaG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.497ns  (logic 5.983ns (21.757%)  route 21.515ns (78.243%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=28, routed)          1.574     2.092    dc/hc[5]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124     2.216 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_12/O
                         net (fo=100, routed)         1.762     3.979    dc/DPRA[3]
    SLICE_X7Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.103 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_21/O
                         net (fo=99, routed)          0.584     4.687    dc/DPRA[2]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124     4.811 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_14/O
                         net (fo=97, routed)          4.860     9.670    dc/DPRA[1]
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     9.794 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_15/O
                         net (fo=96, routed)          4.085    13.880    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPRA0
    SLICE_X8Y94          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.004 r  vbc/p1_trail_grid_reg_r4_768_895_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.004    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPO1
    SLICE_X8Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    14.218 r  vbc/p1_trail_grid_reg_r4_768_895_0_0/F7.DP/O
                         net (fo=1, routed)           1.099    15.316    vbc/p1_trail_grid_reg_r4_768_895_0_0_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.297    15.613 r  vbc/vgaR_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    15.613    vbc/vgaR_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y91          MUXF7 (Prop_muxf7_I0_O)      0.238    15.851 r  vbc/vgaR_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000    15.851    vbc/vgaR_OBUF[3]_inst_i_16_n_0
    SLICE_X7Y91          MUXF8 (Prop_muxf8_I0_O)      0.104    15.955 r  vbc/vgaR_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.976    16.931    vbc/vgaR_OBUF[3]_inst_i_7_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.316    17.247 f  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    17.691    dc/vgaB[0]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124    17.815 r  dc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.130    23.946    vgaB_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    27.497 r  vgaB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.497    vgaB[3]
    D8                                                                r  vgaB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.404ns  (logic 6.207ns (22.651%)  route 21.197ns (77.349%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=28, routed)          1.574     2.092    dc/hc[5]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124     2.216 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_12/O
                         net (fo=100, routed)         1.762     3.979    dc/DPRA[3]
    SLICE_X7Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.103 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_21/O
                         net (fo=99, routed)          0.584     4.687    dc/DPRA[2]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124     4.811 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_14/O
                         net (fo=97, routed)          4.860     9.670    dc/DPRA[1]
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     9.794 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_15/O
                         net (fo=96, routed)          4.085    13.880    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPRA0
    SLICE_X8Y94          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.004 f  vbc/p1_trail_grid_reg_r4_768_895_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.004    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPO1
    SLICE_X8Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    14.218 f  vbc/p1_trail_grid_reg_r4_768_895_0_0/F7.DP/O
                         net (fo=1, routed)           1.099    15.316    vbc/p1_trail_grid_reg_r4_768_895_0_0_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.297    15.613 f  vbc/vgaR_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    15.613    vbc/vgaR_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y91          MUXF7 (Prop_muxf7_I0_O)      0.238    15.851 f  vbc/vgaR_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000    15.851    vbc/vgaR_OBUF[3]_inst_i_16_n_0
    SLICE_X7Y91          MUXF8 (Prop_muxf8_I0_O)      0.104    15.955 f  vbc/vgaR_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.976    16.931    vbc/vgaR_OBUF[3]_inst_i_7_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.316    17.247 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    17.691    vbc/vCount_reg[9]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.150    17.841 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           5.813    23.654    vgaG_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.750    27.404 r  vgaR_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.404    vgaR[1]
    B4                                                                r  vgaR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.346ns  (logic 5.982ns (21.876%)  route 21.364ns (78.124%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=28, routed)          1.574     2.092    dc/hc[5]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124     2.216 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_12/O
                         net (fo=100, routed)         1.762     3.979    dc/DPRA[3]
    SLICE_X7Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.103 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_21/O
                         net (fo=99, routed)          0.584     4.687    dc/DPRA[2]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124     4.811 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_14/O
                         net (fo=97, routed)          4.860     9.670    dc/DPRA[1]
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     9.794 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_15/O
                         net (fo=96, routed)          4.085    13.880    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPRA0
    SLICE_X8Y94          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.004 r  vbc/p1_trail_grid_reg_r4_768_895_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.004    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPO1
    SLICE_X8Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    14.218 r  vbc/p1_trail_grid_reg_r4_768_895_0_0/F7.DP/O
                         net (fo=1, routed)           1.099    15.316    vbc/p1_trail_grid_reg_r4_768_895_0_0_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.297    15.613 r  vbc/vgaR_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    15.613    vbc/vgaR_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y91          MUXF7 (Prop_muxf7_I0_O)      0.238    15.851 r  vbc/vgaR_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000    15.851    vbc/vgaR_OBUF[3]_inst_i_16_n_0
    SLICE_X7Y91          MUXF8 (Prop_muxf8_I0_O)      0.104    15.955 r  vbc/vgaR_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.976    16.931    vbc/vgaR_OBUF[3]_inst_i_7_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.316    17.247 f  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    17.691    dc/vgaB[0]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124    17.815 r  dc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.980    23.795    vgaB_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    27.346 r  vgaB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.346    vgaB[1]
    C7                                                                r  vgaB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.267ns  (logic 6.211ns (22.777%)  route 21.056ns (77.223%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=28, routed)          1.574     2.092    dc/hc[5]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124     2.216 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_12/O
                         net (fo=100, routed)         1.762     3.979    dc/DPRA[3]
    SLICE_X7Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.103 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_21/O
                         net (fo=99, routed)          0.584     4.687    dc/DPRA[2]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124     4.811 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_14/O
                         net (fo=97, routed)          4.860     9.670    dc/DPRA[1]
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     9.794 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_15/O
                         net (fo=96, routed)          4.085    13.880    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPRA0
    SLICE_X8Y94          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.004 f  vbc/p1_trail_grid_reg_r4_768_895_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.004    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPO1
    SLICE_X8Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    14.218 f  vbc/p1_trail_grid_reg_r4_768_895_0_0/F7.DP/O
                         net (fo=1, routed)           1.099    15.316    vbc/p1_trail_grid_reg_r4_768_895_0_0_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.297    15.613 f  vbc/vgaR_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    15.613    vbc/vgaR_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y91          MUXF7 (Prop_muxf7_I0_O)      0.238    15.851 f  vbc/vgaR_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000    15.851    vbc/vgaR_OBUF[3]_inst_i_16_n_0
    SLICE_X7Y91          MUXF8 (Prop_muxf8_I0_O)      0.104    15.955 f  vbc/vgaR_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.976    16.931    vbc/vgaR_OBUF[3]_inst_i_7_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.316    17.247 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    17.691    vbc/vCount_reg[9]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.150    17.841 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           5.672    23.513    vgaG_OBUF[1]
    A4                   OBUF (Prop_obuf_I_O)         3.754    27.267 r  vgaR_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.267    vgaR[3]
    A4                                                                r  vgaR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.108ns  (logic 6.213ns (22.919%)  route 20.895ns (77.081%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=28, routed)          1.574     2.092    dc/hc[5]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124     2.216 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_12/O
                         net (fo=100, routed)         1.762     3.979    dc/DPRA[3]
    SLICE_X7Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.103 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_21/O
                         net (fo=99, routed)          0.584     4.687    dc/DPRA[2]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124     4.811 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_14/O
                         net (fo=97, routed)          4.860     9.670    dc/DPRA[1]
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     9.794 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_15/O
                         net (fo=96, routed)          4.085    13.880    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPRA0
    SLICE_X8Y94          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.004 f  vbc/p1_trail_grid_reg_r4_768_895_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.004    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPO1
    SLICE_X8Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    14.218 f  vbc/p1_trail_grid_reg_r4_768_895_0_0/F7.DP/O
                         net (fo=1, routed)           1.099    15.316    vbc/p1_trail_grid_reg_r4_768_895_0_0_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.297    15.613 f  vbc/vgaR_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    15.613    vbc/vgaR_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y91          MUXF7 (Prop_muxf7_I0_O)      0.238    15.851 f  vbc/vgaR_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000    15.851    vbc/vgaR_OBUF[3]_inst_i_16_n_0
    SLICE_X7Y91          MUXF8 (Prop_muxf8_I0_O)      0.104    15.955 f  vbc/vgaR_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.976    16.931    vbc/vgaR_OBUF[3]_inst_i_7_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.316    17.247 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    17.691    vbc/vCount_reg[9]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.150    17.841 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           5.511    23.352    vgaG_OBUF[1]
    A3                   OBUF (Prop_obuf_I_O)         3.756    27.108 r  vgaR_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.108    vgaR[0]
    A3                                                                r  vgaR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.025ns  (logic 5.954ns (22.033%)  route 21.070ns (77.967%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=28, routed)          1.574     2.092    dc/hc[5]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124     2.216 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_12/O
                         net (fo=100, routed)         1.762     3.979    dc/DPRA[3]
    SLICE_X7Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.103 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_21/O
                         net (fo=99, routed)          0.584     4.687    dc/DPRA[2]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124     4.811 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_14/O
                         net (fo=97, routed)          4.860     9.670    dc/DPRA[1]
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     9.794 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_15/O
                         net (fo=96, routed)          4.085    13.880    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPRA0
    SLICE_X8Y94          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.004 r  vbc/p1_trail_grid_reg_r4_768_895_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.004    vbc/p1_trail_grid_reg_r4_768_895_0_0/DPO1
    SLICE_X8Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    14.218 r  vbc/p1_trail_grid_reg_r4_768_895_0_0/F7.DP/O
                         net (fo=1, routed)           1.099    15.316    vbc/p1_trail_grid_reg_r4_768_895_0_0_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.297    15.613 r  vbc/vgaR_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    15.613    vbc/vgaR_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y91          MUXF7 (Prop_muxf7_I0_O)      0.238    15.851 r  vbc/vgaR_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000    15.851    vbc/vgaR_OBUF[3]_inst_i_16_n_0
    SLICE_X7Y91          MUXF8 (Prop_muxf8_I0_O)      0.104    15.955 r  vbc/vgaR_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.976    16.931    vbc/vgaR_OBUF[3]_inst_i_7_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.316    17.247 f  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    17.691    dc/vgaB[0]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124    17.815 r  dc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.686    23.501    vgaB_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    27.025 r  vgaB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.025    vgaB[2]
    D7                                                                r  vgaB[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kb/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb/dataprev_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.146ns (51.225%)  route 0.139ns (48.775%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE                         0.000     0.000 r  kb/datacur_reg[7]/C
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kb/datacur_reg[7]/Q
                         net (fo=4, routed)           0.139     0.285    kb/p_1_in[7]
    SLICE_X13Y116        FDRE                                         r  kb/dataprev_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE                         0.000     0.000 r  dc/hCount_reg[8]/C
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dc/hCount_reg[8]/Q
                         net (fo=18, routed)          0.083     0.211    dc/hc[8]
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.099     0.310 r  dc/hCount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.310    dc/p_0_in__0[9]
    SLICE_X9Y77          FDRE                                         r  dc/hCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb/dataprev_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.167ns (53.718%)  route 0.144ns (46.282%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDRE                         0.000     0.000 r  kb/datacur_reg[3]/C
    SLICE_X12Y115        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  kb/datacur_reg[3]/Q
                         net (fo=4, routed)           0.144     0.311    kb/p_1_in[3]
    SLICE_X12Y116        FDRE                                         r  kb/dataprev_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/datacur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb/dataprev_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.167ns (53.674%)  route 0.144ns (46.326%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y116        FDRE                         0.000     0.000 r  kb/datacur_reg[0]/C
    SLICE_X10Y116        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  kb/datacur_reg[0]/Q
                         net (fo=4, routed)           0.144     0.311    kb/p_1_in[0]
    SLICE_X10Y117        FDRE                                         r  kb/dataprev_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb/keycode_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.146ns (43.103%)  route 0.193ns (56.897%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDRE                         0.000     0.000 r  kb/datacur_reg[4]/C
    SLICE_X11Y116        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kb/datacur_reg[4]/Q
                         net (fo=4, routed)           0.193     0.339    kb/p_1_in[4]
    SLICE_X13Y116        FDRE                                         r  kb/keycode_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb/keycode_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.146ns (42.284%)  route 0.199ns (57.716%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE                         0.000     0.000 r  kb/datacur_reg[7]/C
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kb/datacur_reg[7]/Q
                         net (fo=4, routed)           0.199     0.345    kb/p_1_in[7]
    SLICE_X13Y116        FDRE                                         r  kb/keycode_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb/keycode_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.146ns (41.849%)  route 0.203ns (58.151%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDRE                         0.000     0.000 r  kb/datacur_reg[6]/C
    SLICE_X11Y116        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kb/datacur_reg[6]/Q
                         net (fo=4, routed)           0.203     0.349    kb/p_1_in[6]
    SLICE_X12Y116        FDRE                                         r  kb/keycode_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.212ns (60.598%)  route 0.138ns (39.402%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE                         0.000     0.000 r  kb/datacur_reg[2]/C
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  kb/datacur_reg[2]/Q
                         net (fo=4, routed)           0.138     0.305    kb/p_1_in[2]
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.045     0.350 r  kb/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.350    kb/datacur[2]_i_1_n_0
    SLICE_X10Y115        FDRE                                         r  kb/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb/keycode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.167ns (46.566%)  route 0.192ns (53.434%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE                         0.000     0.000 r  kb/datacur_reg[1]/C
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  kb/datacur_reg[1]/Q
                         net (fo=4, routed)           0.192     0.359    kb/p_1_in[1]
    SLICE_X11Y115        FDRE                                         r  kb/keycode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDRE                         0.000     0.000 r  kb/datacur_reg[4]/C
    SLICE_X11Y116        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kb/datacur_reg[4]/Q
                         net (fo=4, routed)           0.168     0.314    kb/p_1_in[4]
    SLICE_X11Y116        LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  kb/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000     0.359    kb/datacur[4]_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  kb/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ClkPort
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vbc/p1_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.978ns  (logic 5.757ns (32.023%)  route 12.221ns (67.977%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  vbc/p1_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  vbc/p1_x_reg[1]/Q
                         net (fo=23, routed)          2.521     8.223    vbc/p1_x_reg[9]_0[0]
    SLICE_X7Y75          LUT3 (Prop_lut3_I2_O)        0.124     8.347 r  vbc/vgaR_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.469     8.816    dc/vgaR_OBUF[3]_inst_i_54
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     8.940 r  dc/vgaR_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.655     9.595    vbc/vgaR_OBUF[3]_inst_i_24_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.993 r  vbc/vgaR_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.993    vbc/vgaR_OBUF[3]_inst_i_54_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.264 f  vbc/vgaR_OBUF[3]_inst_i_24/CO[0]
                         net (fo=1, routed)           1.013    11.277    vbc/p1_head110_in
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.373    11.650 f  vbc/vgaR_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.667    12.317    vbc/vgaR_OBUF[3]_inst_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.441 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    12.885    vbc/vCount_reg[9]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.150    13.035 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           6.453    19.488    vgaG_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.737    23.225 r  vgaR_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.225    vgaR[2]
    C5                                                                r  vgaR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.848ns  (logic 5.768ns (32.319%)  route 12.080ns (67.681%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  vbc/p1_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  vbc/p1_x_reg[1]/Q
                         net (fo=23, routed)          2.521     8.223    vbc/p1_x_reg[9]_0[0]
    SLICE_X7Y75          LUT3 (Prop_lut3_I2_O)        0.124     8.347 r  vbc/vgaR_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.469     8.816    dc/vgaR_OBUF[3]_inst_i_54
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     8.940 r  dc/vgaR_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.655     9.595    vbc/vgaR_OBUF[3]_inst_i_24_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.993 r  vbc/vgaR_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.993    vbc/vgaR_OBUF[3]_inst_i_54_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.264 f  vbc/vgaR_OBUF[3]_inst_i_24/CO[0]
                         net (fo=1, routed)           1.013    11.277    vbc/p1_head110_in
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.373    11.650 f  vbc/vgaR_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.667    12.317    vbc/vgaR_OBUF[3]_inst_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.441 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    12.885    vbc/vCount_reg[9]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.150    13.035 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           6.312    19.347    vgaG_OBUF[1]
    B6                   OBUF (Prop_obuf_I_O)         3.748    23.095 r  vgaG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.095    vgaG[2]
    B6                                                                r  vgaG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.723ns  (logic 5.541ns (31.264%)  route 12.182ns (68.736%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  vbc/p1_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  vbc/p1_x_reg[1]/Q
                         net (fo=23, routed)          2.521     8.223    vbc/p1_x_reg[9]_0[0]
    SLICE_X7Y75          LUT3 (Prop_lut3_I2_O)        0.124     8.347 r  vbc/vgaR_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.469     8.816    dc/vgaR_OBUF[3]_inst_i_54
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     8.940 r  dc/vgaR_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.655     9.595    vbc/vgaR_OBUF[3]_inst_i_24_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.993 r  vbc/vgaR_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.993    vbc/vgaR_OBUF[3]_inst_i_54_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.264 r  vbc/vgaR_OBUF[3]_inst_i_24/CO[0]
                         net (fo=1, routed)           1.013    11.277    vbc/p1_head110_in
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.373    11.650 r  vbc/vgaR_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.667    12.317    vbc/vgaR_OBUF[3]_inst_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.441 f  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    12.885    dc/vgaB[0]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124    13.009 r  dc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.414    19.423    vgaB_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    22.970 r  vgaB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.970    vgaB[0]
    B7                                                                r  vgaB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.695ns  (logic 5.767ns (32.588%)  route 11.929ns (67.412%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  vbc/p1_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  vbc/p1_x_reg[1]/Q
                         net (fo=23, routed)          2.521     8.223    vbc/p1_x_reg[9]_0[0]
    SLICE_X7Y75          LUT3 (Prop_lut3_I2_O)        0.124     8.347 r  vbc/vgaR_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.469     8.816    dc/vgaR_OBUF[3]_inst_i_54
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     8.940 r  dc/vgaR_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.655     9.595    vbc/vgaR_OBUF[3]_inst_i_24_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.993 r  vbc/vgaR_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.993    vbc/vgaR_OBUF[3]_inst_i_54_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.264 f  vbc/vgaR_OBUF[3]_inst_i_24/CO[0]
                         net (fo=1, routed)           1.013    11.277    vbc/p1_head110_in
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.373    11.650 f  vbc/vgaR_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.667    12.317    vbc/vgaR_OBUF[3]_inst_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.441 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    12.885    vbc/vCount_reg[9]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.150    13.035 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           6.160    19.195    vgaG_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.747    22.942 r  vgaG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.942    vgaG[1]
    A5                                                                r  vgaG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.444ns  (logic 5.546ns (31.790%)  route 11.899ns (68.210%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  vbc/p1_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  vbc/p1_x_reg[1]/Q
                         net (fo=23, routed)          2.521     8.223    vbc/p1_x_reg[9]_0[0]
    SLICE_X7Y75          LUT3 (Prop_lut3_I2_O)        0.124     8.347 r  vbc/vgaR_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.469     8.816    dc/vgaR_OBUF[3]_inst_i_54
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     8.940 r  dc/vgaR_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.655     9.595    vbc/vgaR_OBUF[3]_inst_i_24_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.993 r  vbc/vgaR_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.993    vbc/vgaR_OBUF[3]_inst_i_54_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.264 r  vbc/vgaR_OBUF[3]_inst_i_24/CO[0]
                         net (fo=1, routed)           1.013    11.277    vbc/p1_head110_in
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.373    11.650 r  vbc/vgaR_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.667    12.317    vbc/vgaR_OBUF[3]_inst_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.441 f  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    12.885    dc/vgaB[0]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124    13.009 r  dc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.130    19.140    vgaB_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    22.691 r  vgaB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.691    vgaB[3]
    D8                                                                r  vgaB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.352ns  (logic 5.770ns (33.255%)  route 11.581ns (66.745%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  vbc/p1_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  vbc/p1_x_reg[1]/Q
                         net (fo=23, routed)          2.521     8.223    vbc/p1_x_reg[9]_0[0]
    SLICE_X7Y75          LUT3 (Prop_lut3_I2_O)        0.124     8.347 r  vbc/vgaR_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.469     8.816    dc/vgaR_OBUF[3]_inst_i_54
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     8.940 r  dc/vgaR_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.655     9.595    vbc/vgaR_OBUF[3]_inst_i_24_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.993 r  vbc/vgaR_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.993    vbc/vgaR_OBUF[3]_inst_i_54_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.264 f  vbc/vgaR_OBUF[3]_inst_i_24/CO[0]
                         net (fo=1, routed)           1.013    11.277    vbc/p1_head110_in
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.373    11.650 f  vbc/vgaR_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.667    12.317    vbc/vgaR_OBUF[3]_inst_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.441 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    12.885    vbc/vCount_reg[9]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.150    13.035 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           5.813    18.848    vgaG_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.750    22.598 r  vgaR_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.598    vgaR[1]
    B4                                                                r  vgaR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.293ns  (logic 5.545ns (32.066%)  route 11.748ns (67.934%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  vbc/p1_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  vbc/p1_x_reg[1]/Q
                         net (fo=23, routed)          2.521     8.223    vbc/p1_x_reg[9]_0[0]
    SLICE_X7Y75          LUT3 (Prop_lut3_I2_O)        0.124     8.347 r  vbc/vgaR_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.469     8.816    dc/vgaR_OBUF[3]_inst_i_54
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     8.940 r  dc/vgaR_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.655     9.595    vbc/vgaR_OBUF[3]_inst_i_24_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.993 r  vbc/vgaR_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.993    vbc/vgaR_OBUF[3]_inst_i_54_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.264 r  vbc/vgaR_OBUF[3]_inst_i_24/CO[0]
                         net (fo=1, routed)           1.013    11.277    vbc/p1_head110_in
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.373    11.650 r  vbc/vgaR_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.667    12.317    vbc/vgaR_OBUF[3]_inst_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.441 f  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    12.885    dc/vgaB[0]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124    13.009 r  dc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.980    18.989    vgaB_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    22.540 r  vgaB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.540    vgaB[1]
    C7                                                                r  vgaB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.214ns  (logic 5.774ns (33.540%)  route 11.440ns (66.460%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  vbc/p1_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  vbc/p1_x_reg[1]/Q
                         net (fo=23, routed)          2.521     8.223    vbc/p1_x_reg[9]_0[0]
    SLICE_X7Y75          LUT3 (Prop_lut3_I2_O)        0.124     8.347 r  vbc/vgaR_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.469     8.816    dc/vgaR_OBUF[3]_inst_i_54
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     8.940 r  dc/vgaR_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.655     9.595    vbc/vgaR_OBUF[3]_inst_i_24_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.993 r  vbc/vgaR_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.993    vbc/vgaR_OBUF[3]_inst_i_54_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.264 f  vbc/vgaR_OBUF[3]_inst_i_24/CO[0]
                         net (fo=1, routed)           1.013    11.277    vbc/p1_head110_in
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.373    11.650 f  vbc/vgaR_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.667    12.317    vbc/vgaR_OBUF[3]_inst_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.441 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    12.885    vbc/vCount_reg[9]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.150    13.035 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           5.672    18.707    vgaG_OBUF[1]
    A4                   OBUF (Prop_obuf_I_O)         3.754    22.461 r  vgaR_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.461    vgaR[3]
    A4                                                                r  vgaR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.055ns  (logic 5.776ns (33.865%)  route 11.279ns (66.135%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  vbc/p1_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  vbc/p1_x_reg[1]/Q
                         net (fo=23, routed)          2.521     8.223    vbc/p1_x_reg[9]_0[0]
    SLICE_X7Y75          LUT3 (Prop_lut3_I2_O)        0.124     8.347 r  vbc/vgaR_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.469     8.816    dc/vgaR_OBUF[3]_inst_i_54
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     8.940 r  dc/vgaR_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.655     9.595    vbc/vgaR_OBUF[3]_inst_i_24_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.993 r  vbc/vgaR_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.993    vbc/vgaR_OBUF[3]_inst_i_54_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.264 f  vbc/vgaR_OBUF[3]_inst_i_24/CO[0]
                         net (fo=1, routed)           1.013    11.277    vbc/p1_head110_in
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.373    11.650 f  vbc/vgaR_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.667    12.317    vbc/vgaR_OBUF[3]_inst_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.441 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    12.885    vbc/vCount_reg[9]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.150    13.035 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           5.511    18.546    vgaG_OBUF[1]
    A3                   OBUF (Prop_obuf_I_O)         3.756    22.302 r  vgaR_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.302    vgaR[0]
    A3                                                                r  vgaR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.972ns  (logic 5.517ns (32.509%)  route 11.454ns (67.491%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  vbc/p1_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  vbc/p1_x_reg[1]/Q
                         net (fo=23, routed)          2.521     8.223    vbc/p1_x_reg[9]_0[0]
    SLICE_X7Y75          LUT3 (Prop_lut3_I2_O)        0.124     8.347 r  vbc/vgaR_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.469     8.816    dc/vgaR_OBUF[3]_inst_i_54
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     8.940 r  dc/vgaR_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.655     9.595    vbc/vgaR_OBUF[3]_inst_i_24_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.993 r  vbc/vgaR_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.993    vbc/vgaR_OBUF[3]_inst_i_54_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.264 r  vbc/vgaR_OBUF[3]_inst_i_24/CO[0]
                         net (fo=1, routed)           1.013    11.277    vbc/p1_head110_in
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.373    11.650 r  vbc/vgaR_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.667    12.317    vbc/vgaR_OBUF[3]_inst_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.441 f  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.444    12.885    dc/vgaB[0]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124    13.009 r  dc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.686    18.695    vgaB_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    22.219 r  vgaB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.219    vgaB[2]
    D7                                                                r  vgaB[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kb/debounce/O1_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.209ns (44.997%)  route 0.255ns (55.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.559     1.478    kb/debounce/ClkPort_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  kb/debounce/O1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  kb/debounce/O1_reg/Q
                         net (fo=8, routed)           0.255     1.898    kb/O1
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.045     1.943 r  kb/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000     1.943    kb/datacur[4]_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  kb/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/debounce/O1_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.209ns (44.900%)  route 0.256ns (55.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.559     1.478    kb/debounce/ClkPort_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  kb/debounce/O1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  kb/debounce/O1_reg/Q
                         net (fo=8, routed)           0.256     1.899    kb/O1
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.045     1.944 r  kb/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000     1.944    kb/datacur[6]_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  kb/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/debounce/O1_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.209ns (42.465%)  route 0.283ns (57.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.559     1.478    kb/debounce/ClkPort_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  kb/debounce/O1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  kb/debounce/O1_reg/Q
                         net (fo=8, routed)           0.283     1.926    kb/O1
    SLICE_X12Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.971 r  kb/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000     1.971    kb/datacur[3]_i_1_n_0
    SLICE_X12Y115        FDRE                                         r  kb/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/debounce/O1_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.209ns (38.315%)  route 0.336ns (61.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.559     1.478    kb/debounce/ClkPort_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  kb/debounce/O1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  kb/debounce/O1_reg/Q
                         net (fo=8, routed)           0.336     1.979    kb/O1
    SLICE_X10Y116        LUT6 (Prop_lut6_I0_O)        0.045     2.024 r  kb/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000     2.024    kb/datacur[0]_i_1_n_0
    SLICE_X10Y116        FDRE                                         r  kb/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/debounce/O1_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.209ns (35.776%)  route 0.375ns (64.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.559     1.478    kb/debounce/ClkPort_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  kb/debounce/O1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  kb/debounce/O1_reg/Q
                         net (fo=8, routed)           0.375     2.018    kb/O1
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.045     2.063 r  kb/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000     2.063    kb/datacur[1]_i_1_n_0
    SLICE_X10Y115        FDRE                                         r  kb/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/debounce/O1_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.209ns (33.195%)  route 0.421ns (66.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.559     1.478    kb/debounce/ClkPort_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  kb/debounce/O1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  kb/debounce/O1_reg/Q
                         net (fo=8, routed)           0.421     2.063    kb/O1
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.045     2.108 r  kb/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000     2.108    kb/datacur[5]_i_1_n_0
    SLICE_X13Y117        FDRE                                         r  kb/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/debounce/O1_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.209ns (33.090%)  route 0.423ns (66.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.559     1.478    kb/debounce/ClkPort_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  kb/debounce/O1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  kb/debounce/O1_reg/Q
                         net (fo=8, routed)           0.423     2.065    kb/O1
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.045     2.110 r  kb/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000     2.110    kb/datacur[7]_i_1_n_0
    SLICE_X13Y117        FDRE                                         r  kb/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/debounce/O1_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.667ns  (logic 0.209ns (31.325%)  route 0.458ns (68.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.559     1.478    kb/debounce/ClkPort_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  kb/debounce/O1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  kb/debounce/O1_reg/Q
                         net (fo=8, routed)           0.458     2.101    kb/O1
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.045     2.146 r  kb/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000     2.146    kb/datacur[2]_i_1_n_0
    SLICE_X10Y115        FDRE                                         r  kb/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/refresh_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.422ns (69.932%)  route 0.612ns (30.068%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.595     1.514    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  cnt/refresh_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  cnt/refresh_reg[20]/Q
                         net (fo=19, routed)          0.184     1.840    cnt/LEDCounter[1]
    SLICE_X6Y110         LUT2 (Prop_lut2_I1_O)        0.045     1.885 r  cnt/An1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.427     2.312    An1_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.548 r  An1_OBUF_inst/O
                         net (fo=0)                   0.000     3.548    An1
    J18                                                               r  An1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.439ns (65.879%)  route 0.745ns (34.121%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.596     1.515    vbc/ClkPort_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 f  vbc/score_reg[0]/Q
                         net (fo=7, routed)           0.306     1.962    cnt/score[0]
    SLICE_X3Y110         LUT4 (Prop_lut4_I1_O)        0.042     2.004 r  cnt/Cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.440     2.444    Cc_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.256     3.700 r  Cc_OBUF_inst/O
                         net (fo=0)                   0.000     3.700    Cc
    K16                                                               r  Cc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ClkPort

Max Delay           971 Endpoints
Min Delay           971 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_x_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.638ns  (logic 1.627ns (18.831%)  route 7.011ns (81.169%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BtnC_IBUF_inst/O
                         net (fo=60, routed)          3.430     4.907    vbc/BtnC_IBUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.057 r  vbc/p2_y[9]_i_1/O
                         net (fo=88, routed)          3.581     8.638    vbc/p2_y[9]_i_1_n_0
    SLICE_X11Y81         FDSE                                         r  vbc/p2_x_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.517     4.940    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y81         FDSE                                         r  vbc/p2_x_reg[4]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.638ns  (logic 1.627ns (18.831%)  route 7.011ns (81.169%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BtnC_IBUF_inst/O
                         net (fo=60, routed)          3.430     4.907    vbc/BtnC_IBUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.057 r  vbc/p2_y[9]_i_1/O
                         net (fo=88, routed)          3.581     8.638    vbc/p2_y[9]_i_1_n_0
    SLICE_X11Y81         FDRE                                         r  vbc/p2_x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.517     4.940    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  vbc/p2_x_reg[9]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.535ns  (logic 1.627ns (19.057%)  route 6.909ns (80.943%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BtnC_IBUF_inst/O
                         net (fo=60, routed)          3.430     4.907    vbc/BtnC_IBUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.057 r  vbc/p2_y[9]_i_1/O
                         net (fo=88, routed)          3.479     8.535    vbc/p2_y[9]_i_1_n_0
    SLICE_X11Y83         FDRE                                         r  vbc/p2_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.520     4.943    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  vbc/p2_x_reg[3]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_x_reg[4]_replica_1/S
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.535ns  (logic 1.627ns (19.057%)  route 6.909ns (80.943%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BtnC_IBUF_inst/O
                         net (fo=60, routed)          3.430     4.907    vbc/BtnC_IBUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.057 r  vbc/p2_y[9]_i_1/O
                         net (fo=88, routed)          3.479     8.535    vbc/p2_y[9]_i_1_n_0
    SLICE_X11Y83         FDSE                                         r  vbc/p2_x_reg[4]_replica_1/S
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.520     4.943    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y83         FDSE                                         r  vbc/p2_x_reg[4]_replica_1/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_x_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.535ns  (logic 1.627ns (19.057%)  route 6.909ns (80.943%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BtnC_IBUF_inst/O
                         net (fo=60, routed)          3.430     4.907    vbc/BtnC_IBUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.057 r  vbc/p2_y[9]_i_1/O
                         net (fo=88, routed)          3.479     8.535    vbc/p2_y[9]_i_1_n_0
    SLICE_X11Y83         FDSE                                         r  vbc/p2_x_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.520     4.943    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y83         FDSE                                         r  vbc/p2_x_reg[7]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.527ns  (logic 1.627ns (19.075%)  route 6.901ns (80.925%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BtnC_IBUF_inst/O
                         net (fo=60, routed)          3.430     4.907    vbc/BtnC_IBUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.057 r  vbc/p2_y[9]_i_1/O
                         net (fo=88, routed)          3.470     8.527    vbc/p2_y[9]_i_1_n_0
    SLICE_X11Y82         FDRE                                         r  vbc/p2_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.519     4.942    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  vbc/p2_x_reg[1]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.527ns  (logic 1.627ns (19.075%)  route 6.901ns (80.925%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BtnC_IBUF_inst/O
                         net (fo=60, routed)          3.430     4.907    vbc/BtnC_IBUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.057 r  vbc/p2_y[9]_i_1/O
                         net (fo=88, routed)          3.470     8.527    vbc/p2_y[9]_i_1_n_0
    SLICE_X11Y82         FDRE                                         r  vbc/p2_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.519     4.942    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  vbc/p2_x_reg[2]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_x_reg[5]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.527ns  (logic 1.627ns (19.075%)  route 6.901ns (80.925%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BtnC_IBUF_inst/O
                         net (fo=60, routed)          3.430     4.907    vbc/BtnC_IBUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.057 r  vbc/p2_y[9]_i_1/O
                         net (fo=88, routed)          3.470     8.527    vbc/p2_y[9]_i_1_n_0
    SLICE_X11Y82         FDRE                                         r  vbc/p2_x_reg[5]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.519     4.942    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  vbc/p2_x_reg[5]_replica_1/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_x_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.527ns  (logic 1.627ns (19.075%)  route 6.901ns (80.925%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BtnC_IBUF_inst/O
                         net (fo=60, routed)          3.430     4.907    vbc/BtnC_IBUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.057 r  vbc/p2_y[9]_i_1/O
                         net (fo=88, routed)          3.470     8.527    vbc/p2_y[9]_i_1_n_0
    SLICE_X11Y82         FDSE                                         r  vbc/p2_x_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.519     4.942    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y82         FDSE                                         r  vbc/p2_x_reg[8]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_x_reg[4]_replica/S
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.388ns  (logic 1.627ns (19.392%)  route 6.761ns (80.608%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BtnC_IBUF_inst/O
                         net (fo=60, routed)          3.430     4.907    vbc/BtnC_IBUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.057 r  vbc/p2_y[9]_i_1/O
                         net (fo=88, routed)          3.331     8.388    vbc/p2_y[9]_i_1_n_0
    SLICE_X11Y84         FDSE                                         r  vbc/p2_x_reg[4]_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.521     4.944    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y84         FDSE                                         r  vbc/p2_x_reg[4]_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_dir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.289ns (30.914%)  route 0.647ns (69.086%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=60, routed)          0.647     0.891    kb/BtnC_IBUF
    SLICE_X13Y85         LUT4 (Prop_lut4_I3_O)        0.045     0.936 r  kb/p2_dir[1]_i_1/O
                         net (fo=3, routed)           0.000     0.936    vbc/p2_dir_reg[1]_0
    SLICE_X13Y85         FDRE                                         r  vbc/p2_dir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.841     2.006    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y85         FDRE                                         r  vbc/p2_dir_reg[1]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_dir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.109ns  (logic 0.289ns (26.109%)  route 0.819ns (73.891%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BtnC_IBUF_inst/O
                         net (fo=60, routed)          0.819     1.064    kb/BtnC_IBUF
    SLICE_X13Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.109 r  kb/p2_dir[0]_i_1/O
                         net (fo=3, routed)           0.000     1.109    vbc/p2_dir_reg[0]_1
    SLICE_X13Y81         FDRE                                         r  vbc/p2_dir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.837     2.002    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  vbc/p2_dir_reg[0]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_dir_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.289ns (24.207%)  route 0.906ns (75.793%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=60, routed)          0.647     0.891    kb/BtnC_IBUF
    SLICE_X13Y85         LUT4 (Prop_lut4_I3_O)        0.045     0.936 r  kb/p2_dir[1]_i_1/O
                         net (fo=3, routed)           0.259     1.196    vbc/p2_dir_reg[1]_0
    SLICE_X9Y83          FDRE                                         r  vbc/p2_dir_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.839     2.004    vbc/ClkPort_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  vbc/p2_dir_reg[1]_replica/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_dir_reg[1]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.289ns (22.374%)  route 1.004ns (77.626%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=60, routed)          0.647     0.891    kb/BtnC_IBUF
    SLICE_X13Y85         LUT4 (Prop_lut4_I3_O)        0.045     0.936 r  kb/p2_dir[1]_i_1/O
                         net (fo=3, routed)           0.357     1.294    vbc/p2_dir_reg[1]_0
    SLICE_X3Y86          FDRE                                         r  vbc/p2_dir_reg[1]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.872     2.037    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  vbc/p2_dir_reg[1]_replica_1/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_dir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.289ns (22.111%)  route 1.020ns (77.889%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=60, routed)          0.704     0.949    kb/BtnC_IBUF
    SLICE_X13Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.994 r  kb/p1_dir[0]_i_1/O
                         net (fo=1, routed)           0.315     1.309    vbc/p1_dir_reg[0]_1
    SLICE_X15Y96         FDRE                                         r  vbc/p1_dir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.846     2.011    vbc/ClkPort_IBUF_BUFG
    SLICE_X15Y96         FDRE                                         r  vbc/p1_dir_reg[0]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_dir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.289ns (21.790%)  route 1.039ns (78.210%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=60, routed)          0.705     0.950    kb/BtnC_IBUF
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.045     0.995 r  kb/p1_dir[1]_i_1/O
                         net (fo=1, routed)           0.334     1.328    vbc/p1_dir_reg[1]_0
    SLICE_X13Y97         FDRE                                         r  vbc/p1_dir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.847     2.012    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y97         FDRE                                         r  vbc/p1_dir_reg[1]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_dir_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.289ns (21.000%)  route 1.089ns (79.000%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BtnC_IBUF_inst/O
                         net (fo=60, routed)          0.819     1.064    kb/BtnC_IBUF
    SLICE_X13Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.109 r  kb/p2_dir[0]_i_1/O
                         net (fo=3, routed)           0.270     1.378    vbc/p2_dir_reg[0]_1
    SLICE_X9Y83          FDRE                                         r  vbc/p2_dir_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.839     2.004    vbc/ClkPort_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  vbc/p2_dir_reg[0]_replica/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/game_over_reg/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.289ns (20.361%)  route 1.132ns (79.639%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=60, routed)          1.132     1.377    vbc/BtnC_IBUF
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.045     1.422 r  vbc/game_over_i_1/O
                         net (fo=1, routed)           0.000     1.422    vbc/game_over_i_1_n_0
    SLICE_X9Y96          FDRE                                         r  vbc/game_over_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.846     2.011    vbc/ClkPort_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  vbc/game_over_reg/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_trail_grid_reg_r1_2432_2559_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.473ns  (logic 0.289ns (19.645%)  route 1.184ns (80.355%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=60, routed)          1.027     1.271    vbc/BtnC_IBUF
    SLICE_X9Y99          LUT5 (Prop_lut5_I3_O)        0.045     1.316 r  vbc/p1_trail_grid_reg_r1_2432_2559_0_0_i_1/O
                         net (fo=16, routed)          0.157     1.473    vbc/p1_trail_grid_reg_r1_2432_2559_0_0/WE
    SLICE_X8Y100         RAMD64E                                      r  vbc/p1_trail_grid_reg_r1_2432_2559_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.841     2.006    vbc/p1_trail_grid_reg_r1_2432_2559_0_0/WCLK
    SLICE_X8Y100         RAMD64E                                      r  vbc/p1_trail_grid_reg_r1_2432_2559_0_0/DP.HIGH/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_trail_grid_reg_r1_2432_2559_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.473ns  (logic 0.289ns (19.645%)  route 1.184ns (80.355%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=60, routed)          1.027     1.271    vbc/BtnC_IBUF
    SLICE_X9Y99          LUT5 (Prop_lut5_I3_O)        0.045     1.316 r  vbc/p1_trail_grid_reg_r1_2432_2559_0_0_i_1/O
                         net (fo=16, routed)          0.157     1.473    vbc/p1_trail_grid_reg_r1_2432_2559_0_0/WE
    SLICE_X8Y100         RAMD64E                                      r  vbc/p1_trail_grid_reg_r1_2432_2559_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.841     2.006    vbc/p1_trail_grid_reg_r1_2432_2559_0_0/WCLK
    SLICE_X8Y100         RAMD64E                                      r  vbc/p1_trail_grid_reg_r1_2432_2559_0_0/DP.LOW/CLK





