-- Generated from Simulink block exampleModel_bus_axi/example/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem_x7 is
  port (
    cav1_p1_if_amp : in std_logic_vector( 18-1 downto 0 );
    cav1_p1_if_phase : in std_logic_vector( 18-1 downto 0 );
    cav1_p1_if_i : in std_logic_vector( 18-1 downto 0 );
    cav1_p1_if_q : in std_logic_vector( 18-1 downto 0 );
    cav1_p1_dc_real : in std_logic_vector( 18-1 downto 0 );
    cav1_p1_dc_img : in std_logic_vector( 18-1 downto 0 );
    cav1_p1_dc_freq : in std_logic_vector( 32-1 downto 0 );
    cav1_p1_integrated_i : in std_logic_vector( 18-1 downto 0 );
    cav1_p1_integrated_q : in std_logic_vector( 18-1 downto 0 );
    cav1_p1_phase_out : in std_logic_vector( 18-1 downto 0 );
    cav1_p1_amp_out : in std_logic_vector( 18-1 downto 0 );
    cav1_p1_comparison_phase : in std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_amp : in std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_phase : in std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_i : in std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_q : in std_logic_vector( 18-1 downto 0 );
    cav1_p2_dc_real : in std_logic_vector( 18-1 downto 0 );
    cav1_p2_dc_img : in std_logic_vector( 18-1 downto 0 );
    cav1_p2_dc_freq : in std_logic_vector( 32-1 downto 0 );
    cav1_p2_integrated_i : in std_logic_vector( 18-1 downto 0 );
    cav1_p2_integrated_q : in std_logic_vector( 18-1 downto 0 );
    cav1_p2_phase_out : in std_logic_vector( 18-1 downto 0 );
    cav1_p2_amp_out : in std_logic_vector( 18-1 downto 0 );
    cav1_p2_comparison_phase : in std_logic_vector( 18-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p1_1 : out std_logic_vector( 18-1 downto 0 );
    p2_1 : out std_logic_vector( 18-1 downto 0 );
    p1_2 : out std_logic_vector( 18-1 downto 0 );
    p1_3 : out std_logic_vector( 18-1 downto 0 );
    p1_4 : out std_logic_vector( 18-1 downto 0 );
    p1_5 : out std_logic_vector( 18-1 downto 0 );
    p1_6 : out std_logic_vector( 18-1 downto 0 );
    p1_7 : out std_logic_vector( 32-1 downto 0 );
    p1_8 : out std_logic_vector( 18-1 downto 0 );
    p1_9 : out std_logic_vector( 18-1 downto 0 );
    p1_10 : out std_logic_vector( 18-1 downto 0 );
    p1_11 : out std_logic_vector( 18-1 downto 0 );
    p1_12 : out std_logic_vector( 18-1 downto 0 );
    p2_2 : out std_logic_vector( 18-1 downto 0 );
    p2_3 : out std_logic_vector( 18-1 downto 0 );
    p2_4 : out std_logic_vector( 18-1 downto 0 );
    p2_5 : out std_logic_vector( 18-1 downto 0 );
    p2_6 : out std_logic_vector( 18-1 downto 0 );
    p2_7 : out std_logic_vector( 32-1 downto 0 );
    p2_8 : out std_logic_vector( 18-1 downto 0 );
    p2_9 : out std_logic_vector( 18-1 downto 0 );
    p2_10 : out std_logic_vector( 18-1 downto 0 );
    p2_11 : out std_logic_vector( 18-1 downto 0 );
    p2_12 : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem_x7;
architecture structural of example_subsystem_x7 is 
  signal c1p1_if_q : std_logic_vector( 18-1 downto 0 );
  signal c1p1_phi_out : std_logic_vector( 18-1 downto 0 );
  signal c1p1_dc_i : std_logic_vector( 18-1 downto 0 );
  signal c1p1_if_amp : std_logic_vector( 18-1 downto 0 );
  signal c1p1_if_i : std_logic_vector( 18-1 downto 0 );
  signal c1p2_if_amp : std_logic_vector( 18-1 downto 0 );
  signal c1p1_if_phi : std_logic_vector( 18-1 downto 0 );
  signal c1p1_comp_phi : std_logic_vector( 18-1 downto 0 );
  signal c1p2_if_phi : std_logic_vector( 18-1 downto 0 );
  signal c1p2_if_i : std_logic_vector( 18-1 downto 0 );
  signal c1p2_if_q : std_logic_vector( 18-1 downto 0 );
  signal c1p2_dc_i : std_logic_vector( 18-1 downto 0 );
  signal c1p2_dc_q : std_logic_vector( 18-1 downto 0 );
  signal c1p2_dc_freq : std_logic_vector( 32-1 downto 0 );
  signal c1p2_integ_i : std_logic_vector( 18-1 downto 0 );
  signal c1p1_dc_q : std_logic_vector( 18-1 downto 0 );
  signal c1p1_dc_freq : std_logic_vector( 32-1 downto 0 );
  signal c1p1_integ_i : std_logic_vector( 18-1 downto 0 );
  signal c1p1_integ_q : std_logic_vector( 18-1 downto 0 );
  signal c1p2_phi_out : std_logic_vector( 18-1 downto 0 );
  signal c1p1_amp_out : std_logic_vector( 18-1 downto 0 );
  signal c1p2_integ_q : std_logic_vector( 18-1 downto 0 );
  signal down_sample2_q_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal c1p2_amp_out : std_logic_vector( 18-1 downto 0 );
  signal c1p2_comp_phi : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x6 : std_logic_vector( 18-1 downto 0 );
  signal convert6_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert5_dout_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 32-1 downto 0 );
  signal convert9_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x7 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x8 : std_logic_vector( 18-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x9 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x10 : std_logic_vector( 18-1 downto 0 );
  signal addsub_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
begin
  p1_1 <= c1p1_if_amp;
  p2_1 <= c1p2_if_amp;
  p1_2 <= c1p1_if_phi;
  p1_3 <= c1p1_if_i;
  p1_4 <= c1p1_if_q;
  p1_5 <= c1p1_dc_i;
  p1_6 <= c1p1_dc_q;
  p1_7 <= c1p1_dc_freq;
  p1_8 <= c1p1_integ_i;
  p1_9 <= c1p1_integ_q;
  p1_10 <= c1p1_phi_out;
  p1_11 <= c1p1_amp_out;
  p1_12 <= c1p1_comp_phi;
  p2_2 <= c1p2_if_phi;
  p2_3 <= c1p2_if_i;
  p2_4 <= c1p2_if_q;
  p2_5 <= c1p2_dc_i;
  p2_6 <= c1p2_dc_q;
  p2_7 <= c1p2_dc_freq;
  p2_8 <= c1p2_integ_i;
  p2_9 <= c1p2_integ_q;
  p2_10 <= c1p2_phi_out;
  p2_11 <= c1p2_amp_out;
  p2_12 <= c1p2_comp_phi;
  register11_q_net_x3 <= cav1_p1_if_amp;
  register11_q_net_x2 <= cav1_p1_if_phase;
  register11_q_net <= cav1_p1_if_i;
  register11_q_net_x6 <= cav1_p1_if_q;
  convert6_dout_net <= cav1_p1_dc_real;
  convert5_dout_net <= cav1_p1_dc_img;
  down_sample2_q_net <= cav1_p1_dc_freq;
  convert9_dout_net_x0 <= cav1_p1_integrated_i;
  convert4_dout_net_x0 <= cav1_p1_integrated_q;
  register11_q_net_x7 <= cav1_p1_phase_out;
  register11_q_net_x8 <= cav1_p1_amp_out;
  addsub_s_net <= cav1_p1_comparison_phase;
  register11_q_net_x0 <= cav1_p2_if_amp;
  register11_q_net_x1 <= cav1_p2_if_phase;
  register11_q_net_x5 <= cav1_p2_if_i;
  register11_q_net_x4 <= cav1_p2_if_q;
  convert1_dout_net <= cav1_p2_dc_real;
  convert_dout_net <= cav1_p2_dc_img;
  down_sample2_q_net_x0 <= cav1_p2_dc_freq;
  convert9_dout_net <= cav1_p2_integrated_i;
  convert4_dout_net <= cav1_p2_integrated_q;
  register11_q_net_x9 <= cav1_p2_phase_out;
  register11_q_net_x10 <= cav1_p2_amp_out;
  addsub_s_net_x0 <= cav1_p2_comparison_phase;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  register1 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x2,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p1_if_phi
  );
  register10 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x7,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p1_phi_out
  );
  register11 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x8,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p1_amp_out
  );
  register14 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => addsub_s_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p1_comp_phi
  );
  register15 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x1,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p2_if_phi
  );
  register16 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x9,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p2_phi_out
  );
  register17 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x10,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p2_amp_out
  );
  register2 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p1_if_i
  );
  register20 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => addsub_s_net_x0,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p2_comp_phi
  );
  register21 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x5,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p2_if_i
  );
  register22 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x0,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p2_if_amp
  );
  register23 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x4,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p2_if_q
  );
  register24 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert1_dout_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p2_dc_i
  );
  register25 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert_dout_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p2_dc_q
  );
  register26 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample2_q_net_x0,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p2_dc_freq
  );
  register27 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert9_dout_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p2_integ_i
  );
  register28 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert4_dout_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p2_integ_q
  );
  register3 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x3,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p1_if_amp
  );
  register4 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x6,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p1_if_q
  );
  register5 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert6_dout_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p1_dc_i
  );
  register6 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert5_dout_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p1_dc_q
  );
  register7 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample2_q_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p1_dc_freq
  );
  register8 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert9_dout_net_x0,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p1_integ_i
  );
  register9 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert4_dout_net_x0,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c1p1_integ_q
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem2_x1 is
  port (
    in1_1 : in std_logic_vector( 4-1 downto 0 );
    in1_2 : in std_logic_vector( 4-1 downto 0 );
    in1_3 : in std_logic_vector( 16-1 downto 0 );
    in1_4 : in std_logic_vector( 16-1 downto 0 );
    in1_5 : in std_logic_vector( 16-1 downto 0 );
    in1_6 : in std_logic_vector( 16-1 downto 0 );
    in1_7 : in std_logic_vector( 1-1 downto 0 );
    in1_8 : in std_logic_vector( 18-1 downto 0 );
    in1_9 : in std_logic_vector( 18-1 downto 0 );
    in1_10 : in std_logic_vector( 26-1 downto 0 );
    in1_11 : in std_logic_vector( 16-1 downto 0 );
    in1_12 : in std_logic_vector( 16-1 downto 0 );
    in1_13 : in std_logic_vector( 16-1 downto 0 );
    clk_1_x0 : in std_logic;
    ce_1 : in std_logic;
    clk_1 : in std_logic;
    ce_1_x0 : in std_logic;
    cav1_p1_chan_sel : out std_logic_vector( 4-1 downto 0 );
    cav1_p2_chan_sel : out std_logic_vector( 4-1 downto 0 );
    cav1_f_window_start : out std_logic_vector( 16-1 downto 0 );
    cav1_f_window_stop : out std_logic_vector( 16-1 downto 0 );
    cav1_p1_window_start : out std_logic_vector( 16-1 downto 0 );
    cav1_p1_window_stop : out std_logic_vector( 16-1 downto 0 );
    cav1_nco_phase_reset : out std_logic_vector( 1-1 downto 0 );
    cav1_nco_phase_adj : out std_logic_vector( 26-1 downto 0 );
    cav1_p2_window_start : out std_logic_vector( 16-1 downto 0 );
    cav1_p2_window_stop : out std_logic_vector( 16-1 downto 0 );
    cav1_p1_cal_coef : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_cal_coef : out std_logic_vector( 18-1 downto 0 );
    cav1_reg_latch_pt : out std_logic_vector( 16-1 downto 0 )
  );
end example_subsystem2_x1;
architecture structural of example_subsystem2_x1 is 
  signal c1p2_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal c1p1_win_start : std_logic_vector( 16-1 downto 0 );
  signal c1p1_win_stop : std_logic_vector( 16-1 downto 0 );
  signal c1p2_win_start : std_logic_vector( 16-1 downto 0 );
  signal c1p2_win_stop : std_logic_vector( 16-1 downto 0 );
  signal c1_nco_reset : std_logic_vector( 1-1 downto 0 );
  signal c1p1_cal_coeff : std_logic_vector( 18-1 downto 0 );
  signal c1p2_cal_coeff : std_logic_vector( 18-1 downto 0 );
  signal c1_nco_phi : std_logic_vector( 26-1 downto 0 );
  signal c1_freq_win_start : std_logic_vector( 16-1 downto 0 );
  signal c1_freq_win_stop : std_logic_vector( 16-1 downto 0 );
  signal ca_reg_latch_pt : std_logic_vector( 16-1 downto 0 );
  signal register29_q_net : std_logic_vector( 4-1 downto 0 );
  signal register34_q_net : std_logic_vector( 16-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register2_q_net : std_logic_vector( 18-1 downto 0 );
  signal register5_q_net : std_logic_vector( 16-1 downto 0 );
  signal q_clk_net_x0 : std_logic;
  signal d_ce_net : std_logic;
  signal q_clk_net : std_logic;
  signal d_ce_net_x0 : std_logic;
  signal c1p1_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal register30_q_net : std_logic_vector( 4-1 downto 0 );
  signal register3_q_net : std_logic_vector( 16-1 downto 0 );
  signal register4_q_net : std_logic_vector( 16-1 downto 0 );
  signal register31_q_net : std_logic_vector( 16-1 downto 0 );
  signal register32_q_net : std_logic_vector( 16-1 downto 0 );
  signal register35_q_net : std_logic_vector( 1-1 downto 0 );
  signal register36_q_net : std_logic_vector( 26-1 downto 0 );
  signal register33_q_net : std_logic_vector( 16-1 downto 0 );
begin
  c1p1_chan_sel <= in1_1;
  c1p2_chan_sel <= in1_2;
  c1p1_win_start <= in1_3;
  c1p1_win_stop <= in1_4;
  c1p2_win_start <= in1_5;
  c1p2_win_stop <= in1_6;
  c1_nco_reset <= in1_7;
  c1p1_cal_coeff <= in1_8;
  c1p2_cal_coeff <= in1_9;
  c1_nco_phi <= in1_10;
  c1_freq_win_start <= in1_11;
  c1_freq_win_stop <= in1_12;
  ca_reg_latch_pt <= in1_13;
  cav1_p1_chan_sel <= register29_q_net;
  cav1_p2_chan_sel <= register30_q_net;
  cav1_f_window_start <= register3_q_net;
  cav1_f_window_stop <= register4_q_net;
  cav1_p1_window_start <= register31_q_net;
  cav1_p1_window_stop <= register32_q_net;
  cav1_nco_phase_reset <= register35_q_net;
  cav1_nco_phase_adj <= register36_q_net;
  cav1_p2_window_start <= register33_q_net;
  cav1_p2_window_stop <= register34_q_net;
  cav1_p1_cal_coef <= register1_q_net;
  cav1_p2_cal_coef <= register2_q_net;
  cav1_reg_latch_pt <= register5_q_net;
  q_clk_net_x0 <= clk_1_x0;
  d_ce_net <= ce_1;
  q_clk_net <= clk_1;
  d_ce_net_x0 <= ce_1_x0;
  register5 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => ca_reg_latch_pt,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register5_q_net
  );
  register1 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c1p1_cal_coeff,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register1_q_net
  );
  register2 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c1p2_cal_coeff,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register2_q_net
  );
  register29 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 4,
    init_value => b"0000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c1p1_chan_sel,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register29_q_net
  );
  register30 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 4,
    init_value => b"0000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c1p2_chan_sel,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register30_q_net
  );
  register31 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c1p1_win_start,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register31_q_net
  );
  register32 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 16,
    init_value => b"0000000001100100"
  )
  port map (
    en => "1",
    rst => "0",
    d => c1p1_win_stop,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register32_q_net
  );
  register33 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c1p2_win_start,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register33_q_net
  );
  register34 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 16,
    init_value => b"0000000001100100"
  )
  port map (
    en => "1",
    rst => "0",
    d => c1p2_win_stop,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register34_q_net
  );
  register35 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => c1_nco_reset,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register35_q_net
  );
  register36 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c1_nco_phi,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register36_q_net
  );
  register3 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c1_freq_win_start,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register3_q_net
  );
  register4 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c1_freq_win_stop,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register4_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem3_x3 is
  port (
    rf_ref_amp : in std_logic_vector( 18-1 downto 0 );
    ref_q_phase : in std_logic_vector( 18-1 downto 0 );
    rf_ref_phase : in std_logic_vector( 18-1 downto 0 );
    rf_ref_i : in std_logic_vector( 18-1 downto 0 );
    rf_ref_q : in std_logic_vector( 18-1 downto 0 );
    ref_i_reg : in std_logic_vector( 18-1 downto 0 );
    ref_q_reg : in std_logic_vector( 18-1 downto 0 );
    ref_i_amp : in std_logic_vector( 18-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1_1 : out std_logic_vector( 18-1 downto 0 );
    out1_2 : out std_logic_vector( 18-1 downto 0 );
    out1_3 : out std_logic_vector( 18-1 downto 0 );
    out1_4 : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem3_x3;
architecture structural of example_subsystem3_x3 is 
  signal ref_amp : std_logic_vector( 18-1 downto 0 );
  signal ref_phi : std_logic_vector( 18-1 downto 0 );
  signal ref_i : std_logic_vector( 18-1 downto 0 );
  signal ref_q : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
begin
  out1_1 <= ref_amp;
  out1_2 <= ref_phi;
  out1_3 <= ref_i;
  out1_4 <= ref_q;
  down_sample1_q_net_x0 <= rf_ref_amp;
  register11_q_net <= ref_q_phase;
  down_sample_q_net_x0 <= rf_ref_phase;
  down_sample1_q_net <= rf_ref_i;
  down_sample_q_net <= rf_ref_q;
  register11_q_net_x1 <= ref_i_reg;
  register11_q_net_x2 <= ref_q_reg;
  register11_q_net_x0 <= ref_i_amp;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  register1 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => ref_phi
  );
  register2 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x1,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => ref_i
  );
  register3 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x0,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => ref_amp
  );
  register4 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x2,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => ref_q
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem4_x12 is
  port (
    in1 : in std_logic_vector( 4-1 downto 0 );
    clk_1_x0 : in std_logic;
    ce_1_x0 : in std_logic;
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    rf_ref_chan_sel : out std_logic_vector( 4-1 downto 0 )
  );
end example_subsystem4_x12;
architecture structural of example_subsystem4_x12 is 
  signal ref_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal register2_q_net : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal q_clk_net_x0 : std_logic;
  signal d_ce_net_x0 : std_logic;
begin
  ref_chan_sel <= in1;
  rf_ref_chan_sel <= register2_q_net;
  q_clk_net <= clk_1_x0;
  d_ce_net <= ce_1_x0;
  q_clk_net_x0 <= clk_1;
  d_ce_net_x0 <= ce_1;
  register2 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 4,
    init_value => b"0000"
  )
  port map (
    en => "1",
    rst => "0",
    d => ref_chan_sel,
    d_clk => q_clk_net_x0,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => register2_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem5_x8 is
  port (
    cav2_p1_if_amp : in std_logic_vector( 18-1 downto 0 );
    cav2_p1_if_phase : in std_logic_vector( 18-1 downto 0 );
    cav2_p1_if_i : in std_logic_vector( 18-1 downto 0 );
    cav2_p1_if_q : in std_logic_vector( 18-1 downto 0 );
    cav2_p1_dc_real : in std_logic_vector( 18-1 downto 0 );
    cav2_p1_dc_img : in std_logic_vector( 18-1 downto 0 );
    cav2_p1_dc_freq : in std_logic_vector( 32-1 downto 0 );
    cav2_p1_integrated_i : in std_logic_vector( 18-1 downto 0 );
    cav2_p1_integrated_q : in std_logic_vector( 18-1 downto 0 );
    cav2_p1_phase_out : in std_logic_vector( 18-1 downto 0 );
    cav2_p1_amp_out : in std_logic_vector( 18-1 downto 0 );
    cav2_p1_comparison_phase : in std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_amp : in std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_phase : in std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_i : in std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_q : in std_logic_vector( 18-1 downto 0 );
    cav2_p2_dc_real : in std_logic_vector( 18-1 downto 0 );
    cav2_p2_dc_img : in std_logic_vector( 18-1 downto 0 );
    cav2_p2_dc_freq : in std_logic_vector( 32-1 downto 0 );
    cav2_p2_integrated_i : in std_logic_vector( 18-1 downto 0 );
    cav2_p2_integrated_q : in std_logic_vector( 18-1 downto 0 );
    cav2_p2_phase_out : in std_logic_vector( 18-1 downto 0 );
    cav2_p2_amp_out : in std_logic_vector( 18-1 downto 0 );
    cav2_p2_comparison_phase : in std_logic_vector( 18-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p1_1 : out std_logic_vector( 18-1 downto 0 );
    p2_1 : out std_logic_vector( 18-1 downto 0 );
    p1_2 : out std_logic_vector( 18-1 downto 0 );
    p1_3 : out std_logic_vector( 18-1 downto 0 );
    p1_4 : out std_logic_vector( 18-1 downto 0 );
    p1_5 : out std_logic_vector( 18-1 downto 0 );
    p1_6 : out std_logic_vector( 18-1 downto 0 );
    p1_7 : out std_logic_vector( 32-1 downto 0 );
    p1_8 : out std_logic_vector( 18-1 downto 0 );
    p1_9 : out std_logic_vector( 18-1 downto 0 );
    p1_10 : out std_logic_vector( 18-1 downto 0 );
    p1_11 : out std_logic_vector( 18-1 downto 0 );
    p1_12 : out std_logic_vector( 18-1 downto 0 );
    p2_2 : out std_logic_vector( 18-1 downto 0 );
    p2_3 : out std_logic_vector( 18-1 downto 0 );
    p2_4 : out std_logic_vector( 18-1 downto 0 );
    p2_5 : out std_logic_vector( 18-1 downto 0 );
    p2_6 : out std_logic_vector( 18-1 downto 0 );
    p2_7 : out std_logic_vector( 32-1 downto 0 );
    p2_8 : out std_logic_vector( 18-1 downto 0 );
    p2_9 : out std_logic_vector( 18-1 downto 0 );
    p2_10 : out std_logic_vector( 18-1 downto 0 );
    p2_11 : out std_logic_vector( 18-1 downto 0 );
    p2_12 : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem5_x8;
architecture structural of example_subsystem5_x8 is 
  signal c2p1_if_amp : std_logic_vector( 18-1 downto 0 );
  signal c2p2_if_amp : std_logic_vector( 18-1 downto 0 );
  signal c2p1_if_phi : std_logic_vector( 18-1 downto 0 );
  signal c2p1_if_i : std_logic_vector( 18-1 downto 0 );
  signal c2p1_if_q : std_logic_vector( 18-1 downto 0 );
  signal c2p1_dc_i : std_logic_vector( 18-1 downto 0 );
  signal c2p1_dc_q : std_logic_vector( 18-1 downto 0 );
  signal c2p1_dc_freq : std_logic_vector( 32-1 downto 0 );
  signal c2p1_integ_i : std_logic_vector( 18-1 downto 0 );
  signal c2p1_integ_q : std_logic_vector( 18-1 downto 0 );
  signal c2p1_phi_out : std_logic_vector( 18-1 downto 0 );
  signal c2p1_amp_out : std_logic_vector( 18-1 downto 0 );
  signal c2p1_comp_phi : std_logic_vector( 18-1 downto 0 );
  signal c2p2_if_phi : std_logic_vector( 18-1 downto 0 );
  signal c2p2_if_i : std_logic_vector( 18-1 downto 0 );
  signal c2p2_if_q : std_logic_vector( 18-1 downto 0 );
  signal c2p2_dc_i : std_logic_vector( 18-1 downto 0 );
  signal c2p2_dc_q : std_logic_vector( 18-1 downto 0 );
  signal c2p2_dc_freq : std_logic_vector( 32-1 downto 0 );
  signal c2p2_integ_i : std_logic_vector( 18-1 downto 0 );
  signal c2p2_integ_q : std_logic_vector( 18-1 downto 0 );
  signal c2p2_phi_out : std_logic_vector( 18-1 downto 0 );
  signal c2p2_amp_out : std_logic_vector( 18-1 downto 0 );
  signal c2p2_comp_phi : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x6 : std_logic_vector( 18-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert5_dout_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 32-1 downto 0 );
  signal convert9_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x7 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x8 : std_logic_vector( 18-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal convert6_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample2_q_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x9 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x10 : std_logic_vector( 18-1 downto 0 );
  signal addsub_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
begin
  p1_1 <= c2p1_if_amp;
  p2_1 <= c2p2_if_amp;
  p1_2 <= c2p1_if_phi;
  p1_3 <= c2p1_if_i;
  p1_4 <= c2p1_if_q;
  p1_5 <= c2p1_dc_i;
  p1_6 <= c2p1_dc_q;
  p1_7 <= c2p1_dc_freq;
  p1_8 <= c2p1_integ_i;
  p1_9 <= c2p1_integ_q;
  p1_10 <= c2p1_phi_out;
  p1_11 <= c2p1_amp_out;
  p1_12 <= c2p1_comp_phi;
  p2_2 <= c2p2_if_phi;
  p2_3 <= c2p2_if_i;
  p2_4 <= c2p2_if_q;
  p2_5 <= c2p2_dc_i;
  p2_6 <= c2p2_dc_q;
  p2_7 <= c2p2_dc_freq;
  p2_8 <= c2p2_integ_i;
  p2_9 <= c2p2_integ_q;
  p2_10 <= c2p2_phi_out;
  p2_11 <= c2p2_amp_out;
  p2_12 <= c2p2_comp_phi;
  register11_q_net_x0 <= cav2_p1_if_amp;
  register11_q_net <= cav2_p1_if_phase;
  register11_q_net_x5 <= cav2_p1_if_i;
  register11_q_net_x6 <= cav2_p1_if_q;
  convert1_dout_net <= cav2_p1_dc_real;
  convert5_dout_net <= cav2_p1_dc_img;
  down_sample2_q_net <= cav2_p1_dc_freq;
  convert9_dout_net_x0 <= cav2_p1_integrated_i;
  convert4_dout_net_x0 <= cav2_p1_integrated_q;
  register11_q_net_x7 <= cav2_p1_phase_out;
  register11_q_net_x8 <= cav2_p1_amp_out;
  addsub_s_net <= cav2_p1_comparison_phase;
  register11_q_net_x1 <= cav2_p2_if_amp;
  register11_q_net_x2 <= cav2_p2_if_phase;
  register11_q_net_x4 <= cav2_p2_if_i;
  register11_q_net_x3 <= cav2_p2_if_q;
  convert6_dout_net <= cav2_p2_dc_real;
  convert2_dout_net <= cav2_p2_dc_img;
  down_sample2_q_net_x0 <= cav2_p2_dc_freq;
  convert9_dout_net <= cav2_p2_integrated_i;
  convert4_dout_net <= cav2_p2_integrated_q;
  register11_q_net_x9 <= cav2_p2_phase_out;
  register11_q_net_x10 <= cav2_p2_amp_out;
  addsub_s_net_x0 <= cav2_p2_comparison_phase;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  register1 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p1_if_phi
  );
  register10 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x8,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p1_amp_out
  );
  register13 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => addsub_s_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p1_comp_phi
  );
  register14 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x2,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p2_if_phi
  );
  register15 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x10,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p2_amp_out
  );
  register18 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => addsub_s_net_x0,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p2_comp_phi
  );
  register19 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x4,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p2_if_i
  );
  register2 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x5,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p1_if_i
  );
  register20 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x1,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p2_if_amp
  );
  register21 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x3,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p2_if_q
  );
  register22 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x0,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p1_if_amp
  );
  register23 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert6_dout_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p2_dc_i
  );
  register24 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert2_dout_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p2_dc_q
  );
  register25 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample2_q_net_x0,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p2_dc_freq
  );
  register26 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert9_dout_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p2_integ_i
  );
  register27 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert4_dout_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p2_integ_q
  );
  register28 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x9,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p2_phi_out
  );
  register3 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x6,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p1_if_q
  );
  register4 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert1_dout_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p1_dc_i
  );
  register5 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert5_dout_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p1_dc_q
  );
  register6 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample2_q_net,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p1_dc_freq
  );
  register7 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert9_dout_net_x0,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p1_integ_i
  );
  register8 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert4_dout_net_x0,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p1_integ_q
  );
  register9 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x7,
    d_clk => d_clk_net,
    q_ce => q_ce_net,
    q_clk => q_clk_net,
    d_ce => d_ce_net,
    q => c2p1_phi_out
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/Subsystem7
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem7_x0 is
  port (
    in1_1 : in std_logic_vector( 4-1 downto 0 );
    in1_2 : in std_logic_vector( 4-1 downto 0 );
    in1_3 : in std_logic_vector( 16-1 downto 0 );
    in1_4 : in std_logic_vector( 16-1 downto 0 );
    in1_5 : in std_logic_vector( 16-1 downto 0 );
    in1_6 : in std_logic_vector( 16-1 downto 0 );
    in1_7 : in std_logic_vector( 1-1 downto 0 );
    in1_8 : in std_logic_vector( 18-1 downto 0 );
    in1_9 : in std_logic_vector( 18-1 downto 0 );
    in1_10 : in std_logic_vector( 26-1 downto 0 );
    in1_11 : in std_logic_vector( 16-1 downto 0 );
    in1_12 : in std_logic_vector( 16-1 downto 0 );
    in1_13 : in std_logic_vector( 16-1 downto 0 );
    clk_1_x0 : in std_logic;
    ce_1 : in std_logic;
    clk_1 : in std_logic;
    ce_1_x0 : in std_logic;
    cav2_p1_cal_coef : out std_logic_vector( 18-1 downto 0 );
    cav2_nco_phase_reset : out std_logic_vector( 1-1 downto 0 );
    cav2_nco_phase_adj : out std_logic_vector( 26-1 downto 0 );
    cav2_p2_window_start : out std_logic_vector( 16-1 downto 0 );
    cav2_p2_window_stop : out std_logic_vector( 16-1 downto 0 );
    cav2_f_window_start : out std_logic_vector( 16-1 downto 0 );
    cav2_f_window_stop : out std_logic_vector( 16-1 downto 0 );
    cav2_p2_cal_coef : out std_logic_vector( 18-1 downto 0 );
    cav2_reg_latch_pt : out std_logic_vector( 16-1 downto 0 );
    cav2_p1_chan_sel : out std_logic_vector( 4-1 downto 0 );
    cav2_p2_chan_sel : out std_logic_vector( 4-1 downto 0 );
    cav2_p1_window_start : out std_logic_vector( 16-1 downto 0 );
    cav2_p1_window_stop : out std_logic_vector( 16-1 downto 0 )
  );
end example_subsystem7_x0;
architecture structural of example_subsystem7_x0 is 
  signal c2p2_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal c2p1_win_start : std_logic_vector( 16-1 downto 0 );
  signal c2p1_win_stop : std_logic_vector( 16-1 downto 0 );
  signal c2p2_win_start : std_logic_vector( 16-1 downto 0 );
  signal c2p2_win_stop : std_logic_vector( 16-1 downto 0 );
  signal c2_nco_reset : std_logic_vector( 1-1 downto 0 );
  signal c2p1_cal_coeff : std_logic_vector( 18-1 downto 0 );
  signal c2p2_cal_coeff : std_logic_vector( 18-1 downto 0 );
  signal c2_nco_phi : std_logic_vector( 26-1 downto 0 );
  signal c2_freq_win_start : std_logic_vector( 16-1 downto 0 );
  signal c2_freq_win_stop : std_logic_vector( 16-1 downto 0 );
  signal ca_reg_latch_pt : std_logic_vector( 16-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register35_q_net : std_logic_vector( 1-1 downto 0 );
  signal register36_q_net : std_logic_vector( 26-1 downto 0 );
  signal register33_q_net : std_logic_vector( 16-1 downto 0 );
  signal register34_q_net : std_logic_vector( 16-1 downto 0 );
  signal register3_q_net : std_logic_vector( 16-1 downto 0 );
  signal register4_q_net : std_logic_vector( 16-1 downto 0 );
  signal register2_q_net : std_logic_vector( 18-1 downto 0 );
  signal register5_q_net : std_logic_vector( 16-1 downto 0 );
  signal register29_q_net : std_logic_vector( 4-1 downto 0 );
  signal register30_q_net : std_logic_vector( 4-1 downto 0 );
  signal register31_q_net : std_logic_vector( 16-1 downto 0 );
  signal register32_q_net : std_logic_vector( 16-1 downto 0 );
  signal q_clk_net_x0 : std_logic;
  signal d_ce_net : std_logic;
  signal q_clk_net : std_logic;
  signal d_ce_net_x0 : std_logic;
  signal c2p1_chan_sel : std_logic_vector( 4-1 downto 0 );
begin
  c2p1_chan_sel <= in1_1;
  c2p2_chan_sel <= in1_2;
  c2p1_win_start <= in1_3;
  c2p1_win_stop <= in1_4;
  c2p2_win_start <= in1_5;
  c2p2_win_stop <= in1_6;
  c2_nco_reset <= in1_7;
  c2p1_cal_coeff <= in1_8;
  c2p2_cal_coeff <= in1_9;
  c2_nco_phi <= in1_10;
  c2_freq_win_start <= in1_11;
  c2_freq_win_stop <= in1_12;
  ca_reg_latch_pt <= in1_13;
  cav2_p1_cal_coef <= register1_q_net;
  cav2_nco_phase_reset <= register35_q_net;
  cav2_nco_phase_adj <= register36_q_net;
  cav2_p2_window_start <= register33_q_net;
  cav2_p2_window_stop <= register34_q_net;
  cav2_f_window_start <= register3_q_net;
  cav2_f_window_stop <= register4_q_net;
  cav2_p2_cal_coef <= register2_q_net;
  cav2_reg_latch_pt <= register5_q_net;
  cav2_p1_chan_sel <= register29_q_net;
  cav2_p2_chan_sel <= register30_q_net;
  cav2_p1_window_start <= register31_q_net;
  cav2_p1_window_stop <= register32_q_net;
  q_clk_net_x0 <= clk_1_x0;
  d_ce_net <= ce_1;
  q_clk_net <= clk_1;
  d_ce_net_x0 <= ce_1_x0;
  register1 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c2p1_cal_coeff,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register1_q_net
  );
  register2 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c2p2_cal_coeff,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register2_q_net
  );
  register29 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 4,
    init_value => b"0000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c2p1_chan_sel,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register29_q_net
  );
  register30 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 4,
    init_value => b"0000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c2p2_chan_sel,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register30_q_net
  );
  register31 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c2p1_win_start,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register31_q_net
  );
  register32 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c2p1_win_stop,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register32_q_net
  );
  register33 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c2p2_win_start,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register33_q_net
  );
  register34 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c2p2_win_stop,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register34_q_net
  );
  register35 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => c2_nco_reset,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register35_q_net
  );
  register36 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c2_nco_phi,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register36_q_net
  );
  register3 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c2_freq_win_start,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register3_q_net
  );
  register4 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => c2_freq_win_stop,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register4_q_net
  );
  register5 : entity work.example_xlAsynRegister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => ca_reg_latch_pt,
    d_clk => q_clk_net,
    q_ce => d_ce_net_x0,
    q_clk => q_clk_net_x0,
    d_ce => d_ce_net,
    q => register5_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/axi_lite
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_axi_lite is
  port (
    in1_1 : in std_logic_vector( 18-1 downto 0 );
    in2_1 : in std_logic_vector( 18-1 downto 0 );
    in3_1 : in std_logic_vector( 18-1 downto 0 );
    in4_1 : in std_logic_vector( 18-1 downto 0 );
    in5_1 : in std_logic_vector( 18-1 downto 0 );
    in1_2 : in std_logic_vector( 18-1 downto 0 );
    in1_3 : in std_logic_vector( 18-1 downto 0 );
    in1_4 : in std_logic_vector( 18-1 downto 0 );
    in2_2 : in std_logic_vector( 18-1 downto 0 );
    in2_3 : in std_logic_vector( 18-1 downto 0 );
    in2_4 : in std_logic_vector( 18-1 downto 0 );
    in2_5 : in std_logic_vector( 18-1 downto 0 );
    in2_6 : in std_logic_vector( 18-1 downto 0 );
    in2_7 : in std_logic_vector( 32-1 downto 0 );
    in2_8 : in std_logic_vector( 18-1 downto 0 );
    in2_9 : in std_logic_vector( 18-1 downto 0 );
    in2_10 : in std_logic_vector( 18-1 downto 0 );
    in2_11 : in std_logic_vector( 18-1 downto 0 );
    in2_12 : in std_logic_vector( 18-1 downto 0 );
    in3_2 : in std_logic_vector( 18-1 downto 0 );
    in3_3 : in std_logic_vector( 18-1 downto 0 );
    in3_4 : in std_logic_vector( 18-1 downto 0 );
    in3_5 : in std_logic_vector( 18-1 downto 0 );
    in3_6 : in std_logic_vector( 18-1 downto 0 );
    in3_7 : in std_logic_vector( 32-1 downto 0 );
    in3_8 : in std_logic_vector( 18-1 downto 0 );
    in3_9 : in std_logic_vector( 18-1 downto 0 );
    in3_10 : in std_logic_vector( 18-1 downto 0 );
    in3_11 : in std_logic_vector( 18-1 downto 0 );
    in3_12 : in std_logic_vector( 18-1 downto 0 );
    in4_2 : in std_logic_vector( 18-1 downto 0 );
    in4_3 : in std_logic_vector( 18-1 downto 0 );
    in4_4 : in std_logic_vector( 18-1 downto 0 );
    in4_5 : in std_logic_vector( 18-1 downto 0 );
    in4_6 : in std_logic_vector( 18-1 downto 0 );
    in4_7 : in std_logic_vector( 32-1 downto 0 );
    in4_8 : in std_logic_vector( 18-1 downto 0 );
    in4_9 : in std_logic_vector( 18-1 downto 0 );
    in4_10 : in std_logic_vector( 18-1 downto 0 );
    in4_11 : in std_logic_vector( 18-1 downto 0 );
    in4_12 : in std_logic_vector( 18-1 downto 0 );
    in5_2 : in std_logic_vector( 18-1 downto 0 );
    in5_3 : in std_logic_vector( 18-1 downto 0 );
    in5_4 : in std_logic_vector( 18-1 downto 0 );
    in5_5 : in std_logic_vector( 18-1 downto 0 );
    in5_6 : in std_logic_vector( 18-1 downto 0 );
    in5_7 : in std_logic_vector( 32-1 downto 0 );
    in5_8 : in std_logic_vector( 18-1 downto 0 );
    in5_9 : in std_logic_vector( 18-1 downto 0 );
    in5_10 : in std_logic_vector( 18-1 downto 0 );
    in5_11 : in std_logic_vector( 18-1 downto 0 );
    in5_12 : in std_logic_vector( 18-1 downto 0 );
    cav1_nco_phase_adj : in std_logic_vector( 26-1 downto 0 );
    cav1_nco_phase_reset : in std_logic_vector( 1-1 downto 0 );
    cav1_p1_calibration_coeff : in std_logic_vector( 18-1 downto 0 );
    cav1_p1_chan_sel : in std_logic_vector( 4-1 downto 0 );
    cav1_p1_window_start : in std_logic_vector( 16-1 downto 0 );
    cav1_p1_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav1_p2_calibration_coeff : in std_logic_vector( 18-1 downto 0 );
    cav1_p2_chan_sel : in std_logic_vector( 4-1 downto 0 );
    cav1_p2_window_start : in std_logic_vector( 16-1 downto 0 );
    cav1_p2_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav2_nco_phase_adj : in std_logic_vector( 26-1 downto 0 );
    cav2_nco_phase_reset : in std_logic_vector( 1-1 downto 0 );
    cav2_p1_calibration_coeff : in std_logic_vector( 18-1 downto 0 );
    cav2_p1_chan_sel : in std_logic_vector( 4-1 downto 0 );
    cav2_p1_window_start : in std_logic_vector( 16-1 downto 0 );
    cav2_p1_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav2_p2_calibration_coeff : in std_logic_vector( 18-1 downto 0 );
    cav2_p2_chan_sel : in std_logic_vector( 4-1 downto 0 );
    cav2_p2_window_start : in std_logic_vector( 16-1 downto 0 );
    cav2_p2_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav2_freq_eval_start : in std_logic_vector( 16-1 downto 0 );
    cav2_freq_eval_stop : in std_logic_vector( 16-1 downto 0 );
    cav2_reg_latch_pt : in std_logic_vector( 16-1 downto 0 );
    rf_ref_chan_sel : in std_logic_vector( 4-1 downto 0 );
    cav1_reg_latch_pt : in std_logic_vector( 16-1 downto 0 );
    cav1_freq_eval_start : in std_logic_vector( 16-1 downto 0 );
    cav1_freq_eval_stop : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_8 : in std_logic;
    ce_8 : in std_logic;
    out1 : out std_logic_vector( 4-1 downto 0 );
    out2_1 : out std_logic_vector( 4-1 downto 0 );
    out3_1 : out std_logic_vector( 4-1 downto 0 );
    out2_2 : out std_logic_vector( 4-1 downto 0 );
    out2_3 : out std_logic_vector( 16-1 downto 0 );
    out2_4 : out std_logic_vector( 16-1 downto 0 );
    out2_5 : out std_logic_vector( 16-1 downto 0 );
    out2_6 : out std_logic_vector( 16-1 downto 0 );
    out2_7 : out std_logic_vector( 1-1 downto 0 );
    out2_8 : out std_logic_vector( 18-1 downto 0 );
    out2_9 : out std_logic_vector( 18-1 downto 0 );
    out2_10 : out std_logic_vector( 26-1 downto 0 );
    out2_11 : out std_logic_vector( 16-1 downto 0 );
    out2_12 : out std_logic_vector( 16-1 downto 0 );
    out2_13 : out std_logic_vector( 16-1 downto 0 );
    out3_2 : out std_logic_vector( 4-1 downto 0 );
    out3_3 : out std_logic_vector( 16-1 downto 0 );
    out3_4 : out std_logic_vector( 16-1 downto 0 );
    out3_5 : out std_logic_vector( 16-1 downto 0 );
    out3_6 : out std_logic_vector( 16-1 downto 0 );
    out3_7 : out std_logic_vector( 1-1 downto 0 );
    out3_8 : out std_logic_vector( 18-1 downto 0 );
    out3_9 : out std_logic_vector( 18-1 downto 0 );
    out3_10 : out std_logic_vector( 26-1 downto 0 );
    out3_11 : out std_logic_vector( 16-1 downto 0 );
    out3_12 : out std_logic_vector( 16-1 downto 0 );
    out3_13 : out std_logic_vector( 16-1 downto 0 );
    cav1_p1_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_comparison_phase : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_dc_freq : out std_logic_vector( 32-1 downto 0 );
    cav1_p1_dc_img : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_dc_real : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_if_amp : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_if_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_if_phase : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_if_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_integrated_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_integrated_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_comparison_phase : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_dc_freq : out std_logic_vector( 32-1 downto 0 );
    cav1_p2_dc_img : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_dc_real : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_amp : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_phase : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_integrated_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_integrated_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_comparison_phase : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_dc_freq : out std_logic_vector( 32-1 downto 0 );
    cav2_p1_dc_img : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_dc_real : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_if_amp : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_if_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_if_phase : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_if_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_integrated_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_integrated_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_comparison_phase : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_dc_freq : out std_logic_vector( 32-1 downto 0 );
    cav2_p2_dc_img : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_dc_real : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_amp : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_phase : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_integrated_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_integrated_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_phase_out : out std_logic_vector( 18-1 downto 0 );
    rf_ref_amp : out std_logic_vector( 18-1 downto 0 );
    rf_ref_i : out std_logic_vector( 18-1 downto 0 );
    rf_ref_phase : out std_logic_vector( 18-1 downto 0 );
    rf_ref_q : out std_logic_vector( 18-1 downto 0 );
    status_0 : out std_logic_vector( 32-1 downto 0 )
  );
end example_axi_lite;
architecture structural of example_axi_lite is 
  signal register111_q_net : std_logic_vector( 18-1 downto 0 );
  signal register112_q_net : std_logic_vector( 18-1 downto 0 );
  signal register113_q_net : std_logic_vector( 18-1 downto 0 );
  signal register114_q_net : std_logic_vector( 18-1 downto 0 );
  signal register117_q_net : std_logic_vector( 18-1 downto 0 );
  signal register139_q_net : std_logic_vector( 18-1 downto 0 );
  signal register140_q_net : std_logic_vector( 18-1 downto 0 );
  signal register32_q_net : std_logic_vector( 18-1 downto 0 );
  signal register141_q_net : std_logic_vector( 18-1 downto 0 );
  signal register142_q_net : std_logic_vector( 18-1 downto 0 );
  signal register145_q_net : std_logic_vector( 18-1 downto 0 );
  signal register132_q_net : std_logic_vector( 18-1 downto 0 );
  signal register133_q_net : std_logic_vector( 18-1 downto 0 );
  signal register134_q_net : std_logic_vector( 18-1 downto 0 );
  signal register135_q_net : std_logic_vector( 18-1 downto 0 );
  signal register136_q_net : std_logic_vector( 18-1 downto 0 );
  signal register33_q_net : std_logic_vector( 18-1 downto 0 );
  signal register137_q_net : std_logic_vector( 18-1 downto 0 );
  signal register138_q_net : std_logic_vector( 32-1 downto 0 );
  signal register146_q_net : std_logic_vector( 4-1 downto 0 );
  signal register147_q_net : std_logic_vector( 4-1 downto 0 );
  signal register148_q_net : std_logic_vector( 4-1 downto 0 );
  signal register149_q_net : std_logic_vector( 4-1 downto 0 );
  signal register150_q_net : std_logic_vector( 16-1 downto 0 );
  signal register151_q_net : std_logic_vector( 16-1 downto 0 );
  signal register152_q_net : std_logic_vector( 16-1 downto 0 );
  signal register153_q_net : std_logic_vector( 16-1 downto 0 );
  signal register154_q_net : std_logic_vector( 16-1 downto 0 );
  signal register155_q_net : std_logic_vector( 16-1 downto 0 );
  signal register156_q_net : std_logic_vector( 16-1 downto 0 );
  signal register157_q_net : std_logic_vector( 16-1 downto 0 );
  signal register158_q_net : std_logic_vector( 1-1 downto 0 );
  signal register159_q_net : std_logic_vector( 1-1 downto 0 );
  signal register36_q_net : std_logic_vector( 18-1 downto 0 );
  signal register160_q_net : std_logic_vector( 26-1 downto 0 );
  signal register161_q_net : std_logic_vector( 26-1 downto 0 );
  signal c2p2_cal_coeff : std_logic_vector( 18-1 downto 0 );
  signal c2_nco_phi : std_logic_vector( 26-1 downto 0 );
  signal c2_freq_win_start : std_logic_vector( 16-1 downto 0 );
  signal c2_freq_win_stop : std_logic_vector( 16-1 downto 0 );
  signal ca_reg_latch_pt_x0 : std_logic_vector( 16-1 downto 0 );
  signal ref_amp : std_logic_vector( 18-1 downto 0 );
  signal c1p1_if_amp : std_logic_vector( 18-1 downto 0 );
  signal c1p2_if_amp : std_logic_vector( 18-1 downto 0 );
  signal c2p1_if_amp : std_logic_vector( 18-1 downto 0 );
  signal c2p2_if_amp : std_logic_vector( 18-1 downto 0 );
  signal ref_phi : std_logic_vector( 18-1 downto 0 );
  signal ref_i : std_logic_vector( 18-1 downto 0 );
  signal ref_q : std_logic_vector( 18-1 downto 0 );
  signal c1p1_if_phi : std_logic_vector( 18-1 downto 0 );
  signal c1p1_if_i : std_logic_vector( 18-1 downto 0 );
  signal c1p1_if_q : std_logic_vector( 18-1 downto 0 );
  signal c1p1_dc_i : std_logic_vector( 18-1 downto 0 );
  signal c1p1_dc_q : std_logic_vector( 18-1 downto 0 );
  signal c1p1_dc_freq : std_logic_vector( 32-1 downto 0 );
  signal c1p1_integ_i : std_logic_vector( 18-1 downto 0 );
  signal c1p1_integ_q : std_logic_vector( 18-1 downto 0 );
  signal c2p1_if_q : std_logic_vector( 18-1 downto 0 );
  signal c1p1_phi_out : std_logic_vector( 18-1 downto 0 );
  signal c1p1_amp_out : std_logic_vector( 18-1 downto 0 );
  signal c1p1_comp_phi : std_logic_vector( 18-1 downto 0 );
  signal c1p2_if_phi : std_logic_vector( 18-1 downto 0 );
  signal c1p2_if_i : std_logic_vector( 18-1 downto 0 );
  signal down_sample60_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample7_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample8_q_net : std_logic_vector( 18-1 downto 0 );
  signal c2p1_integ_i : std_logic_vector( 18-1 downto 0 );
  signal c2p1_integ_q : std_logic_vector( 18-1 downto 0 );
  signal c2p1_phi_out : std_logic_vector( 18-1 downto 0 );
  signal c2p1_amp_out : std_logic_vector( 18-1 downto 0 );
  signal c2p1_comp_phi : std_logic_vector( 18-1 downto 0 );
  signal c2p2_if_phi : std_logic_vector( 18-1 downto 0 );
  signal c2p2_if_i : std_logic_vector( 18-1 downto 0 );
  signal c2p2_if_q : std_logic_vector( 18-1 downto 0 );
  signal c2p2_dc_i : std_logic_vector( 18-1 downto 0 );
  signal c2p2_dc_q : std_logic_vector( 18-1 downto 0 );
  signal c2p2_dc_freq : std_logic_vector( 32-1 downto 0 );
  signal c2p2_integ_i : std_logic_vector( 18-1 downto 0 );
  signal c2p2_integ_q : std_logic_vector( 18-1 downto 0 );
  signal c2p2_phi_out : std_logic_vector( 18-1 downto 0 );
  signal c2p2_amp_out : std_logic_vector( 18-1 downto 0 );
  signal c2p2_comp_phi : std_logic_vector( 18-1 downto 0 );
  signal cav1_nco_phase_adj_net : std_logic_vector( 26-1 downto 0 );
  signal cav1_nco_phase_reset_net : std_logic_vector( 1-1 downto 0 );
  signal register13_q_net : std_logic_vector( 18-1 downto 0 );
  signal cav1_p1_calibration_coeff_net : std_logic_vector( 18-1 downto 0 );
  signal cav1_p1_chan_sel_net : std_logic_vector( 4-1 downto 0 );
  signal register16_q_net : std_logic_vector( 18-1 downto 0 );
  signal register9_q_net : std_logic_vector( 32-1 downto 0 );
  signal register8_q_net : std_logic_vector( 18-1 downto 0 );
  signal register7_q_net : std_logic_vector( 18-1 downto 0 );
  signal register124_q_net : std_logic_vector( 18-1 downto 0 );
  signal register5_q_net : std_logic_vector( 18-1 downto 0 );
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
  signal register6_q_net : std_logic_vector( 18-1 downto 0 );
  signal register10_q_net : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal register12_q_net : std_logic_vector( 18-1 downto 0 );
  signal cav1_p1_window_start_net : std_logic_vector( 16-1 downto 0 );
  signal cav1_p1_window_stop_net : std_logic_vector( 16-1 downto 0 );
  signal register20_q_net : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_calibration_coeff_net : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_chan_sel_net : std_logic_vector( 4-1 downto 0 );
  signal register23_q_net : std_logic_vector( 18-1 downto 0 );
  signal register30_q_net : std_logic_vector( 32-1 downto 0 );
  signal register29_q_net : std_logic_vector( 18-1 downto 0 );
  signal register28_q_net : std_logic_vector( 18-1 downto 0 );
  signal register24_q_net : std_logic_vector( 18-1 downto 0 );
  signal register26_q_net : std_logic_vector( 18-1 downto 0 );
  signal register25_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register17_q_net : std_logic_vector( 18-1 downto 0 );
  signal register18_q_net : std_logic_vector( 18-1 downto 0 );
  signal register19_q_net : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_window_start_net : std_logic_vector( 16-1 downto 0 );
  signal cav1_p2_window_stop_net : std_logic_vector( 16-1 downto 0 );
  signal cav2_nco_phase_adj_net : std_logic_vector( 26-1 downto 0 );
  signal cav2_nco_phase_reset_net : std_logic_vector( 1-1 downto 0 );
  signal register93_q_net : std_logic_vector( 18-1 downto 0 );
  signal cav2_p1_chan_sel_net : std_logic_vector( 4-1 downto 0 );
  signal register96_q_net : std_logic_vector( 18-1 downto 0 );
  signal register103_q_net : std_logic_vector( 32-1 downto 0 );
  signal register102_q_net : std_logic_vector( 18-1 downto 0 );
  signal register101_q_net : std_logic_vector( 18-1 downto 0 );
  signal register97_q_net : std_logic_vector( 18-1 downto 0 );
  signal register99_q_net : std_logic_vector( 18-1 downto 0 );
  signal register98_q_net : std_logic_vector( 18-1 downto 0 );
  signal register100_q_net : std_logic_vector( 18-1 downto 0 );
  signal register90_q_net : std_logic_vector( 18-1 downto 0 );
  signal register91_q_net : std_logic_vector( 18-1 downto 0 );
  signal register92_q_net : std_logic_vector( 18-1 downto 0 );
  signal cav2_p1_window_start_net : std_logic_vector( 16-1 downto 0 );
  signal cav2_p1_window_stop_net : std_logic_vector( 16-1 downto 0 );
  signal register121_q_net : std_logic_vector( 18-1 downto 0 );
  signal cav2_p2_calibration_coeff_net : std_logic_vector( 18-1 downto 0 );
  signal cav2_p2_chan_sel_net : std_logic_vector( 4-1 downto 0 );
  signal register131_q_net : std_logic_vector( 32-1 downto 0 );
  signal register130_q_net : std_logic_vector( 18-1 downto 0 );
  signal register129_q_net : std_logic_vector( 18-1 downto 0 );
  signal register125_q_net : std_logic_vector( 18-1 downto 0 );
  signal register127_q_net : std_logic_vector( 18-1 downto 0 );
  signal register126_q_net : std_logic_vector( 18-1 downto 0 );
  signal register128_q_net : std_logic_vector( 18-1 downto 0 );
  signal register118_q_net : std_logic_vector( 18-1 downto 0 );
  signal register119_q_net : std_logic_vector( 18-1 downto 0 );
  signal register120_q_net : std_logic_vector( 18-1 downto 0 );
  signal cav2_p2_window_start_net : std_logic_vector( 16-1 downto 0 );
  signal cav2_p2_window_stop_net : std_logic_vector( 16-1 downto 0 );
  signal cav2_freq_eval_start_net : std_logic_vector( 16-1 downto 0 );
  signal cav2_freq_eval_stop_net : std_logic_vector( 16-1 downto 0 );
  signal cav2_reg_latch_pt_net : std_logic_vector( 16-1 downto 0 );
  signal register76_q_net : std_logic_vector( 18-1 downto 0 );
  signal rf_ref_chan_sel_net : std_logic_vector( 4-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample10_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample14_q_net : std_logic_vector( 18-1 downto 0 );
  signal ref_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal c1p1_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal c2p1_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal c1p2_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal c1p1_win_start : std_logic_vector( 16-1 downto 0 );
  signal c1p1_win_stop : std_logic_vector( 16-1 downto 0 );
  signal c1p2_win_start : std_logic_vector( 16-1 downto 0 );
  signal c1p2_win_stop : std_logic_vector( 16-1 downto 0 );
  signal c1_nco_reset : std_logic_vector( 1-1 downto 0 );
  signal c1p1_cal_coeff : std_logic_vector( 18-1 downto 0 );
  signal c1p2_cal_coeff : std_logic_vector( 18-1 downto 0 );
  signal c1_nco_phi : std_logic_vector( 26-1 downto 0 );
  signal c1_freq_win_start : std_logic_vector( 16-1 downto 0 );
  signal c1_freq_win_stop : std_logic_vector( 16-1 downto 0 );
  signal ca_reg_latch_pt : std_logic_vector( 16-1 downto 0 );
  signal c2p2_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal c2p1_win_start : std_logic_vector( 16-1 downto 0 );
  signal c2p1_win_stop : std_logic_vector( 16-1 downto 0 );
  signal c2p2_win_start : std_logic_vector( 16-1 downto 0 );
  signal c2p2_win_stop : std_logic_vector( 16-1 downto 0 );
  signal c2_nco_reset : std_logic_vector( 1-1 downto 0 );
  signal c2p1_cal_coeff : std_logic_vector( 18-1 downto 0 );
  signal down_sample5_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample50_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample51_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample52_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample53_q_net : std_logic_vector( 32-1 downto 0 );
  signal down_sample54_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample55_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample56_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample57_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample6_q_net : std_logic_vector( 32-1 downto 0 );
  signal down_sample9_q_net : std_logic_vector( 18-1 downto 0 );
  signal register46_q_net : std_logic_vector( 18-1 downto 0 );
  signal register2_q_net : std_logic_vector( 18-1 downto 0 );
  signal register107_q_net : std_logic_vector( 18-1 downto 0 );
  signal register108_q_net : std_logic_vector( 18-1 downto 0 );
  signal register109_q_net : std_logic_vector( 18-1 downto 0 );
  signal register110_q_net : std_logic_vector( 32-1 downto 0 );
  signal register104_q_net : std_logic_vector( 18-1 downto 0 );
  signal register105_q_net : std_logic_vector( 18-1 downto 0 );
  signal register106_q_net : std_logic_vector( 18-1 downto 0 );
  signal register31_q_net : std_logic_vector( 18-1 downto 0 );
  signal register14_q_net : std_logic_vector( 16-1 downto 0 );
  signal register15_q_net : std_logic_vector( 16-1 downto 0 );
  signal register21_q_net : std_logic_vector( 16-1 downto 0 );
  signal register22_q_net : std_logic_vector( 16-1 downto 0 );
  signal c1p2_if_q : std_logic_vector( 18-1 downto 0 );
  signal c1p2_dc_i : std_logic_vector( 18-1 downto 0 );
  signal c1p2_dc_q : std_logic_vector( 18-1 downto 0 );
  signal c1p2_dc_freq : std_logic_vector( 32-1 downto 0 );
  signal c1p2_integ_i : std_logic_vector( 18-1 downto 0 );
  signal c1p2_integ_q : std_logic_vector( 18-1 downto 0 );
  signal c1p2_phi_out : std_logic_vector( 18-1 downto 0 );
  signal c1p2_amp_out : std_logic_vector( 18-1 downto 0 );
  signal c1p2_comp_phi : std_logic_vector( 18-1 downto 0 );
  signal c2p1_if_phi : std_logic_vector( 18-1 downto 0 );
  signal c2p1_if_i : std_logic_vector( 18-1 downto 0 );
  signal cav2_p1_calibration_coeff_net : std_logic_vector( 18-1 downto 0 );
  signal c2p1_dc_i : std_logic_vector( 18-1 downto 0 );
  signal c2p1_dc_q : std_logic_vector( 18-1 downto 0 );
  signal c2p1_dc_freq : std_logic_vector( 32-1 downto 0 );
  signal register80_q_net : std_logic_vector( 18-1 downto 0 );
  signal register78_q_net : std_logic_vector( 18-1 downto 0 );
  signal register82_q_net : std_logic_vector( 18-1 downto 0 );
  signal register27_q_net : std_logic_vector( 32-1 downto 0 );
  signal cav1_reg_latch_pt_net : std_logic_vector( 16-1 downto 0 );
  signal cav1_freq_eval_start_net : std_logic_vector( 16-1 downto 0 );
  signal cav1_freq_eval_stop_net : std_logic_vector( 16-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal dest_clk_net : std_logic;
  signal dest_ce_net : std_logic;
  signal down_sample3_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample30_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample31_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample32_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample33_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample34_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample35_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample36_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample37_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample38_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample39_q_net : std_logic_vector( 32-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample40_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample41_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample42_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample43_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample46_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample47_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample48_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample49_q_net : std_logic_vector( 18-1 downto 0 );
  signal register51_q_net : std_logic_vector( 16-1 downto 0 );
  signal register52_q_net : std_logic_vector( 16-1 downto 0 );
  signal register84_q_net : std_logic_vector( 16-1 downto 0 );
  signal register85_q_net : std_logic_vector( 16-1 downto 0 );
  signal register86_q_net : std_logic_vector( 16-1 downto 0 );
  signal register87_q_net : std_logic_vector( 16-1 downto 0 );
  signal register34_q_net : std_logic_vector( 16-1 downto 0 );
  signal register35_q_net : std_logic_vector( 16-1 downto 0 );
  signal register53_q_net : std_logic_vector( 18-1 downto 0 );
  signal register54_q_net : std_logic_vector( 18-1 downto 0 );
  signal register55_q_net : std_logic_vector( 18-1 downto 0 );
  signal register56_q_net : std_logic_vector( 18-1 downto 0 );
  signal versionnumber_op_net : std_logic_vector( 32-1 downto 0 );
  signal register57_q_net : std_logic_vector( 18-1 downto 0 );
  signal register58_q_net : std_logic_vector( 18-1 downto 0 );
  signal register39_q_net : std_logic_vector( 18-1 downto 0 );
  signal register59_q_net : std_logic_vector( 32-1 downto 0 );
  signal register40_q_net : std_logic_vector( 18-1 downto 0 );
  signal register41_q_net : std_logic_vector( 18-1 downto 0 );
  signal register42_q_net : std_logic_vector( 18-1 downto 0 );
  signal register43_q_net : std_logic_vector( 18-1 downto 0 );
  signal register44_q_net : std_logic_vector( 18-1 downto 0 );
  signal register45_q_net : std_logic_vector( 32-1 downto 0 );
  signal register47_q_net : std_logic_vector( 18-1 downto 0 );
  signal register48_q_net : std_logic_vector( 18-1 downto 0 );
  signal register49_q_net : std_logic_vector( 18-1 downto 0 );
  signal register198_q_net : std_logic_vector( 18-1 downto 0 );
  signal register199_q_net : std_logic_vector( 18-1 downto 0 );
  signal register50_q_net : std_logic_vector( 18-1 downto 0 );
  signal register200_q_net : std_logic_vector( 18-1 downto 0 );
  signal register201_q_net : std_logic_vector( 18-1 downto 0 );
  signal register202_q_net : std_logic_vector( 18-1 downto 0 );
  signal register203_q_net : std_logic_vector( 18-1 downto 0 );
  signal register204_q_net : std_logic_vector( 18-1 downto 0 );
  signal register205_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample15_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample16_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample17_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample20_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample21_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample22_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample23_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample24_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample25_q_net : std_logic_vector( 32-1 downto 0 );
  signal down_sample26_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample27_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample28_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample29_q_net : std_logic_vector( 18-1 downto 0 );
  signal register60_q_net : std_logic_vector( 4-1 downto 0 );
  signal register61_q_net : std_logic_vector( 4-1 downto 0 );
  signal register62_q_net : std_logic_vector( 4-1 downto 0 );
  signal register63_q_net : std_logic_vector( 4-1 downto 0 );
  signal register64_q_net : std_logic_vector( 16-1 downto 0 );
  signal register65_q_net : std_logic_vector( 16-1 downto 0 );
  signal register66_q_net : std_logic_vector( 16-1 downto 0 );
  signal register67_q_net : std_logic_vector( 16-1 downto 0 );
  signal register68_q_net : std_logic_vector( 16-1 downto 0 );
  signal register69_q_net : std_logic_vector( 16-1 downto 0 );
  signal register70_q_net : std_logic_vector( 16-1 downto 0 );
  signal register71_q_net : std_logic_vector( 16-1 downto 0 );
  signal register72_q_net : std_logic_vector( 1-1 downto 0 );
  signal register73_q_net : std_logic_vector( 1-1 downto 0 );
  signal register74_q_net : std_logic_vector( 26-1 downto 0 );
  signal register75_q_net : std_logic_vector( 26-1 downto 0 );
  signal register77_q_net : std_logic_vector( 18-1 downto 0 );
  signal register79_q_net : std_logic_vector( 18-1 downto 0 );
  signal register81_q_net : std_logic_vector( 18-1 downto 0 );
  signal register83_q_net : std_logic_vector( 18-1 downto 0 );
  signal register88_q_net : std_logic_vector( 4-1 downto 0 );
  signal register89_q_net : std_logic_vector( 4-1 downto 0 );
begin
  out1 <= ref_chan_sel;
  out2_1 <= c1p1_chan_sel;
  out3_1 <= c2p1_chan_sel;
  out2_2 <= c1p2_chan_sel;
  out2_3 <= c1p1_win_start;
  out2_4 <= c1p1_win_stop;
  out2_5 <= c1p2_win_start;
  out2_6 <= c1p2_win_stop;
  out2_7 <= c1_nco_reset;
  out2_8 <= c1p1_cal_coeff;
  out2_9 <= c1p2_cal_coeff;
  out2_10 <= c1_nco_phi;
  out2_11 <= c1_freq_win_start;
  out2_12 <= c1_freq_win_stop;
  out2_13 <= ca_reg_latch_pt;
  out3_2 <= c2p2_chan_sel;
  out3_3 <= c2p1_win_start;
  out3_4 <= c2p1_win_stop;
  out3_5 <= c2p2_win_start;
  out3_6 <= c2p2_win_stop;
  out3_7 <= c2_nco_reset;
  out3_8 <= c2p1_cal_coeff;
  out3_9 <= c2p2_cal_coeff;
  out3_10 <= c2_nco_phi;
  out3_11 <= c2_freq_win_start;
  out3_12 <= c2_freq_win_stop;
  out3_13 <= ca_reg_latch_pt_x0;
  ref_amp <= in1_1;
  c1p1_if_amp <= in2_1;
  c1p2_if_amp <= in3_1;
  c2p1_if_amp <= in4_1;
  c2p2_if_amp <= in5_1;
  ref_phi <= in1_2;
  ref_i <= in1_3;
  ref_q <= in1_4;
  c1p1_if_phi <= in2_2;
  c1p1_if_i <= in2_3;
  c1p1_if_q <= in2_4;
  c1p1_dc_i <= in2_5;
  c1p1_dc_q <= in2_6;
  c1p1_dc_freq <= in2_7;
  c1p1_integ_i <= in2_8;
  c1p1_integ_q <= in2_9;
  c1p1_phi_out <= in2_10;
  c1p1_amp_out <= in2_11;
  c1p1_comp_phi <= in2_12;
  c1p2_if_phi <= in3_2;
  c1p2_if_i <= in3_3;
  c1p2_if_q <= in3_4;
  c1p2_dc_i <= in3_5;
  c1p2_dc_q <= in3_6;
  c1p2_dc_freq <= in3_7;
  c1p2_integ_i <= in3_8;
  c1p2_integ_q <= in3_9;
  c1p2_phi_out <= in3_10;
  c1p2_amp_out <= in3_11;
  c1p2_comp_phi <= in3_12;
  c2p1_if_phi <= in4_2;
  c2p1_if_i <= in4_3;
  c2p1_if_q <= in4_4;
  c2p1_dc_i <= in4_5;
  c2p1_dc_q <= in4_6;
  c2p1_dc_freq <= in4_7;
  c2p1_integ_i <= in4_8;
  c2p1_integ_q <= in4_9;
  c2p1_phi_out <= in4_10;
  c2p1_amp_out <= in4_11;
  c2p1_comp_phi <= in4_12;
  c2p2_if_phi <= in5_2;
  c2p2_if_i <= in5_3;
  c2p2_if_q <= in5_4;
  c2p2_dc_i <= in5_5;
  c2p2_dc_q <= in5_6;
  c2p2_dc_freq <= in5_7;
  c2p2_integ_i <= in5_8;
  c2p2_integ_q <= in5_9;
  c2p2_phi_out <= in5_10;
  c2p2_amp_out <= in5_11;
  c2p2_comp_phi <= in5_12;
  cav1_nco_phase_adj_net <= cav1_nco_phase_adj;
  cav1_nco_phase_reset_net <= cav1_nco_phase_reset;
  cav1_p1_amp_out <= register13_q_net;
  cav1_p1_calibration_coeff_net <= cav1_p1_calibration_coeff;
  cav1_p1_chan_sel_net <= cav1_p1_chan_sel;
  cav1_p1_comparison_phase <= register16_q_net;
  cav1_p1_dc_freq <= register9_q_net;
  cav1_p1_dc_img <= register8_q_net;
  cav1_p1_dc_real <= register7_q_net;
  cav1_p1_if_amp <= register3_q_net;
  cav1_p1_if_i <= register5_q_net;
  cav1_p1_if_phase <= register4_q_net;
  cav1_p1_if_q <= register6_q_net;
  cav1_p1_integrated_i <= register10_q_net;
  cav1_p1_integrated_q <= register11_q_net;
  cav1_p1_phase_out <= register12_q_net;
  cav1_p1_window_start_net <= cav1_p1_window_start;
  cav1_p1_window_stop_net <= cav1_p1_window_stop;
  cav1_p2_amp_out <= register20_q_net;
  cav1_p2_calibration_coeff_net <= cav1_p2_calibration_coeff;
  cav1_p2_chan_sel_net <= cav1_p2_chan_sel;
  cav1_p2_comparison_phase <= register23_q_net;
  cav1_p2_dc_freq <= register30_q_net;
  cav1_p2_dc_img <= register29_q_net;
  cav1_p2_dc_real <= register28_q_net;
  cav1_p2_if_amp <= register24_q_net;
  cav1_p2_if_i <= register26_q_net;
  cav1_p2_if_phase <= register25_q_net;
  cav1_p2_if_q <= register1_q_net;
  cav1_p2_integrated_i <= register17_q_net;
  cav1_p2_integrated_q <= register18_q_net;
  cav1_p2_phase_out <= register19_q_net;
  cav1_p2_window_start_net <= cav1_p2_window_start;
  cav1_p2_window_stop_net <= cav1_p2_window_stop;
  cav2_nco_phase_adj_net <= cav2_nco_phase_adj;
  cav2_nco_phase_reset_net <= cav2_nco_phase_reset;
  cav2_p1_amp_out <= register93_q_net;
  cav2_p1_calibration_coeff_net <= cav2_p1_calibration_coeff;
  cav2_p1_chan_sel_net <= cav2_p1_chan_sel;
  cav2_p1_comparison_phase <= register96_q_net;
  cav2_p1_dc_freq <= register103_q_net;
  cav2_p1_dc_img <= register102_q_net;
  cav2_p1_dc_real <= register101_q_net;
  cav2_p1_if_amp <= register97_q_net;
  cav2_p1_if_i <= register99_q_net;
  cav2_p1_if_phase <= register98_q_net;
  cav2_p1_if_q <= register100_q_net;
  cav2_p1_integrated_i <= register90_q_net;
  cav2_p1_integrated_q <= register91_q_net;
  cav2_p1_phase_out <= register92_q_net;
  cav2_p1_window_start_net <= cav2_p1_window_start;
  cav2_p1_window_stop_net <= cav2_p1_window_stop;
  cav2_p2_amp_out <= register121_q_net;
  cav2_p2_calibration_coeff_net <= cav2_p2_calibration_coeff;
  cav2_p2_chan_sel_net <= cav2_p2_chan_sel;
  cav2_p2_comparison_phase <= register124_q_net;
  cav2_p2_dc_freq <= register131_q_net;
  cav2_p2_dc_img <= register130_q_net;
  cav2_p2_dc_real <= register129_q_net;
  cav2_p2_if_amp <= register125_q_net;
  cav2_p2_if_i <= register127_q_net;
  cav2_p2_if_phase <= register126_q_net;
  cav2_p2_if_q <= register128_q_net;
  cav2_p2_integrated_i <= register118_q_net;
  cav2_p2_integrated_q <= register119_q_net;
  cav2_p2_phase_out <= register120_q_net;
  cav2_p2_window_start_net <= cav2_p2_window_start;
  cav2_p2_window_stop_net <= cav2_p2_window_stop;
  cav2_freq_eval_start_net <= cav2_freq_eval_start;
  cav2_freq_eval_stop_net <= cav2_freq_eval_stop;
  cav2_reg_latch_pt_net <= cav2_reg_latch_pt;
  rf_ref_amp <= register76_q_net;
  rf_ref_chan_sel_net <= rf_ref_chan_sel;
  rf_ref_i <= register80_q_net;
  rf_ref_phase <= register78_q_net;
  rf_ref_q <= register82_q_net;
  status_0 <= register27_q_net;
  cav1_reg_latch_pt_net <= cav1_reg_latch_pt;
  cav1_freq_eval_start_net <= cav1_freq_eval_start;
  cav1_freq_eval_stop_net <= cav1_freq_eval_stop;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  dest_clk_net <= clk_8;
  dest_ce_net <= ce_8;
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p1_if_phi,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample1_q_net
  );
  down_sample10 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p1_amp_out,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample10_q_net
  );
  down_sample11 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p1_if_amp,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample11_q_net
  );
  down_sample14 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 15,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 15,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p1_comp_phi,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample14_q_net
  );
  down_sample15 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p2_if_phi,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample15_q_net
  );
  down_sample16 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p2_amp_out,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample16_q_net
  );
  down_sample17 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p2_if_amp,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample17_q_net
  );
  down_sample2 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p1_if_i,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample2_q_net
  );
  down_sample20 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 15,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 15,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p2_comp_phi,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample20_q_net
  );
  down_sample21 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p2_if_i,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample21_q_net
  );
  down_sample22 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p2_if_q,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample22_q_net
  );
  down_sample23 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p2_dc_i,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample23_q_net
  );
  down_sample24 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p2_dc_q,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample24_q_net
  );
  down_sample25 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 18,
    d_width => 32,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 18,
    q_width => 32
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p2_dc_freq,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample25_q_net
  );
  down_sample26 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p2_integ_i,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample26_q_net
  );
  down_sample27 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p2_integ_q,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample27_q_net
  );
  down_sample28 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 15,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 15,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p2_phi_out,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample28_q_net
  );
  down_sample29 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => ref_amp,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample29_q_net
  );
  down_sample3 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p1_if_q,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample3_q_net
  );
  down_sample30 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => ref_phi,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample30_q_net
  );
  down_sample31 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => ref_i,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample31_q_net
  );
  down_sample32 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => ref_q,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample32_q_net
  );
  down_sample33 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p1_if_amp,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample33_q_net
  );
  down_sample34 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p1_if_phi,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample34_q_net
  );
  down_sample35 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p1_if_i,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample35_q_net
  );
  down_sample36 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p1_if_q,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample36_q_net
  );
  down_sample37 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p1_dc_i,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample37_q_net
  );
  down_sample38 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p1_dc_q,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample38_q_net
  );
  down_sample39 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 18,
    d_width => 32,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 18,
    q_width => 32
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p1_dc_freq,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample39_q_net
  );
  down_sample4 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p1_dc_i,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample4_q_net
  );
  down_sample40 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p1_integ_i,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample40_q_net
  );
  down_sample41 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p1_integ_q,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample41_q_net
  );
  down_sample42 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 15,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 15,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p1_phi_out,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample42_q_net
  );
  down_sample43 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p1_amp_out,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample43_q_net
  );
  down_sample46 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 15,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 15,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p1_comp_phi,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample46_q_net
  );
  down_sample47 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p2_if_amp,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample47_q_net
  );
  down_sample48 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p2_if_phi,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample48_q_net
  );
  down_sample49 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p2_if_i,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample49_q_net
  );
  down_sample5 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p1_dc_q,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample5_q_net
  );
  down_sample50 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p2_if_q,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample50_q_net
  );
  down_sample51 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p2_dc_i,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample51_q_net
  );
  down_sample52 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p2_dc_q,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample52_q_net
  );
  down_sample53 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 18,
    d_width => 32,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 18,
    q_width => 32
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p2_dc_freq,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample53_q_net
  );
  down_sample54 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p2_integ_i,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample54_q_net
  );
  down_sample55 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p2_integ_q,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample55_q_net
  );
  down_sample56 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 15,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 15,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p2_phi_out,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample56_q_net
  );
  down_sample57 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p2_amp_out,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample57_q_net
  );
  down_sample6 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 18,
    d_width => 32,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 18,
    q_width => 32
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p1_dc_freq,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample6_q_net
  );
  down_sample60 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 15,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 15,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c2p2_comp_phi,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample60_q_net
  );
  down_sample7 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p1_integ_i,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample7_q_net
  );
  down_sample8 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 16,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 16,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p1_integ_q,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample8_q_net
  );
  down_sample9 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 15,
    d_width => 18,
    ds_ratio => 8,
    latency => 1,
    phase => 7,
    q_arith => xlSigned,
    q_bin_pt => 15,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => c1p1_phi_out,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => dest_clk_net,
    dest_ce => dest_ce_net,
    q => down_sample9_q_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register46_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register1_q_net
  );
  register10 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register2_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register10_q_net
  );
  register100 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register107_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register100_q_net
  );
  register101 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register108_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register101_q_net
  );
  register102 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register109_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register102_q_net
  );
  register103 : entity work.example_xlregister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register110_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register103_q_net
  );
  register104 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample33_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register104_q_net
  );
  register105 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample34_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register105_q_net
  );
  register106 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample35_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register106_q_net
  );
  register107 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample36_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register107_q_net
  );
  register108 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample37_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register108_q_net
  );
  register109 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample38_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register109_q_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register31_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register11_q_net
  );
  register110 : entity work.example_xlregister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample39_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register110_q_net
  );
  register111 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample40_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register111_q_net
  );
  register112 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample41_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register112_q_net
  );
  register113 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample42_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register113_q_net
  );
  register114 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample43_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register114_q_net
  );
  register117 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample46_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register117_q_net
  );
  register118 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register139_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register118_q_net
  );
  register119 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register140_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register119_q_net
  );
  register12 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register32_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register12_q_net
  );
  register120 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register141_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register120_q_net
  );
  register121 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register142_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register121_q_net
  );
  register124 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register145_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register124_q_net
  );
  register125 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register132_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register125_q_net
  );
  register126 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register133_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register126_q_net
  );
  register127 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register134_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register127_q_net
  );
  register128 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register135_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register128_q_net
  );
  register129 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register136_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register129_q_net
  );
  register13 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register33_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register13_q_net
  );
  register130 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register137_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register130_q_net
  );
  register131 : entity work.example_xlregister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register138_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register131_q_net
  );
  register132 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample47_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register132_q_net
  );
  register133 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample48_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register133_q_net
  );
  register134 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample49_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register134_q_net
  );
  register135 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample50_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register135_q_net
  );
  register136 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample51_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register136_q_net
  );
  register137 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample52_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register137_q_net
  );
  register138 : entity work.example_xlregister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample53_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register138_q_net
  );
  register139 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample54_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register139_q_net
  );
  register140 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample55_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register140_q_net
  );
  register141 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample56_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register141_q_net
  );
  register142 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample57_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register142_q_net
  );
  register145 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample60_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register145_q_net
  );
  register146 : entity work.example_xlregister 
  generic map (
    d_width => 4,
    init_value => b"0000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register147_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register146_q_net
  );
  register147 : entity work.example_xlregister 
  generic map (
    d_width => 4,
    init_value => b"0000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav2_p1_chan_sel_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register147_q_net
  );
  register148 : entity work.example_xlregister 
  generic map (
    d_width => 4,
    init_value => b"0000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register149_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register148_q_net
  );
  register149 : entity work.example_xlregister 
  generic map (
    d_width => 4,
    init_value => b"0000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav2_p2_chan_sel_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register149_q_net
  );
  register150 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register151_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register150_q_net
  );
  register151 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav2_p1_window_start_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register151_q_net
  );
  register152 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register153_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register152_q_net
  );
  register153 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav2_p1_window_stop_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register153_q_net
  );
  register154 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register155_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register154_q_net
  );
  register155 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav2_p2_window_start_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register155_q_net
  );
  register156 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register157_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register156_q_net
  );
  register157 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav2_p2_window_stop_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register157_q_net
  );
  register158 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => register159_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register158_q_net
  );
  register159 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav2_nco_phase_reset_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register159_q_net
  );
  register16 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register36_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register16_q_net
  );
  register160 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register161_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register160_q_net
  );
  register161 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav2_nco_phase_adj_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register161_q_net
  );
  register17 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register47_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register17_q_net
  );
  register18 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register48_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register18_q_net
  );
  register19 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register49_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register19_q_net
  );
  register198 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register199_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register198_q_net
  );
  register199 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav1_p1_calibration_coeff_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register199_q_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample7_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register2_q_net
  );
  register20 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register50_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register20_q_net
  );
  register200 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register201_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register200_q_net
  );
  register201 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav1_p2_calibration_coeff_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register201_q_net
  );
  register202 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register203_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register202_q_net
  );
  register203 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav2_p1_calibration_coeff_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register203_q_net
  );
  register204 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register205_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register204_q_net
  );
  register205 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav2_p2_calibration_coeff_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register205_q_net
  );
  register23 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register53_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register23_q_net
  );
  register24 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register54_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register24_q_net
  );
  register25 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register55_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register25_q_net
  );
  register26 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register56_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register26_q_net
  );
  register27 : entity work.example_xlregister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => versionnumber_op_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register27_q_net
  );
  register28 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register57_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register28_q_net
  );
  register29 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register58_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register29_q_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register39_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register3_q_net
  );
  register30 : entity work.example_xlregister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register59_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register30_q_net
  );
  register31 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample8_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register31_q_net
  );
  register32 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample9_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register32_q_net
  );
  register33 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample10_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register33_q_net
  );
  register36 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample14_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register36_q_net
  );
  register39 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample11_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register39_q_net
  );
  register4 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register40_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register4_q_net
  );
  register40 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample1_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register40_q_net
  );
  register41 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample2_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register41_q_net
  );
  register42 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample3_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register42_q_net
  );
  register43 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample4_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register43_q_net
  );
  register44 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample5_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register44_q_net
  );
  register45 : entity work.example_xlregister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample6_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register45_q_net
  );
  register46 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample22_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register46_q_net
  );
  register47 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample26_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register47_q_net
  );
  register48 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample27_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register48_q_net
  );
  register49 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample28_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register49_q_net
  );
  register5 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register41_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register5_q_net
  );
  register50 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample16_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register50_q_net
  );
  register53 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample20_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register53_q_net
  );
  register54 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample17_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register54_q_net
  );
  register55 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample15_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register55_q_net
  );
  register56 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample21_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register56_q_net
  );
  register57 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample23_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register57_q_net
  );
  register58 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample24_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register58_q_net
  );
  register59 : entity work.example_xlregister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample25_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register59_q_net
  );
  register6 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register42_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register6_q_net
  );
  register60 : entity work.example_xlregister 
  generic map (
    d_width => 4,
    init_value => b"0000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register61_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register60_q_net
  );
  register61 : entity work.example_xlregister 
  generic map (
    d_width => 4,
    init_value => b"0000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav1_p1_chan_sel_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register61_q_net
  );
  register62 : entity work.example_xlregister 
  generic map (
    d_width => 4,
    init_value => b"0000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register63_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register62_q_net
  );
  register63 : entity work.example_xlregister 
  generic map (
    d_width => 4,
    init_value => b"0000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav1_p2_chan_sel_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register63_q_net
  );
  register64 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register65_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register64_q_net
  );
  register65 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav1_p1_window_start_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register65_q_net
  );
  register66 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000001100100"
  )
  port map (
    en => "1",
    rst => "0",
    d => register67_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register66_q_net
  );
  register67 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000001100100"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav1_p1_window_stop_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register67_q_net
  );
  register68 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register69_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register68_q_net
  );
  register69 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav1_p2_window_start_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register69_q_net
  );
  register7 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register43_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register7_q_net
  );
  register70 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000001100100"
  )
  port map (
    en => "1",
    rst => "0",
    d => register71_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register70_q_net
  );
  register71 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000001100100"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav1_p2_window_stop_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register71_q_net
  );
  register72 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => register73_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register72_q_net
  );
  register73 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav1_nco_phase_reset_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register73_q_net
  );
  register74 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register75_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register74_q_net
  );
  register75 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav1_nco_phase_adj_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register75_q_net
  );
  register76 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register77_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register76_q_net
  );
  register77 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample29_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register77_q_net
  );
  register78 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register79_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register78_q_net
  );
  register79 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample30_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register79_q_net
  );
  register8 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register44_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register8_q_net
  );
  register80 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register81_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register80_q_net
  );
  register81 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample31_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register81_q_net
  );
  register82 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register83_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register82_q_net
  );
  register83 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample32_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register83_q_net
  );
  register88 : entity work.example_xlregister 
  generic map (
    d_width => 4,
    init_value => b"0000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register89_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register88_q_net
  );
  register89 : entity work.example_xlregister 
  generic map (
    d_width => 4,
    init_value => b"0000"
  )
  port map (
    en => "1",
    rst => "0",
    d => rf_ref_chan_sel_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register89_q_net
  );
  register9 : entity work.example_xlregister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register45_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register9_q_net
  );
  register90 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register111_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register90_q_net
  );
  register91 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register112_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register91_q_net
  );
  register92 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register113_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register92_q_net
  );
  register93 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register114_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register93_q_net
  );
  register96 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register117_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register96_q_net
  );
  register97 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register104_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register97_q_net
  );
  register98 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register105_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register98_q_net
  );
  register99 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register106_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register99_q_net
  );
  register51 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register52_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register51_q_net
  );
  register52 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav2_freq_eval_start_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register52_q_net
  );
  register84 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register85_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register84_q_net
  );
  register85 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav2_freq_eval_stop_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register85_q_net
  );
  up_sample1 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register72_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c1_nco_reset
  );
  up_sample10 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 4,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 4
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register88_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => ref_chan_sel
  );
  up_sample11 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 4,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 4
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register146_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c2p1_chan_sel
  );
  up_sample12 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 4,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 4
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register148_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c2p2_chan_sel
  );
  up_sample13 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register150_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c2p1_win_start
  );
  up_sample14 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register152_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c2p1_win_stop
  );
  up_sample15 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register154_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c2p2_win_start
  );
  up_sample16 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register156_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c2p2_win_stop
  );
  up_sample17 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register158_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c2_nco_reset
  );
  up_sample18 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 26,
    d_width => 26,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 26,
    q_width => 26
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register160_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c2_nco_phi
  );
  up_sample19 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 4,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 4
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register60_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c1p1_chan_sel
  );
  up_sample2 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register70_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c1p2_win_stop
  );
  up_sample3 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register68_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c1p2_win_start
  );
  up_sample38 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 17,
    d_width => 18,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register198_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c1p1_cal_coeff
  );
  up_sample39 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 17,
    d_width => 18,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register200_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c1p2_cal_coeff
  );
  up_sample4 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register66_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c1p1_win_stop
  );
  up_sample40 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 17,
    d_width => 18,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register202_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c2p1_cal_coeff
  );
  up_sample41 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 17,
    d_width => 18,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register204_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c2p2_cal_coeff
  );
  up_sample5 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register64_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c1p1_win_start
  );
  up_sample6 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 4,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 4
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register62_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c1p2_chan_sel
  );
  up_sample7 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 26,
    d_width => 26,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 26,
    q_width => 26
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register74_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c1_nco_phi
  );
  register86 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register87_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register86_q_net
  );
  register87 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav2_reg_latch_pt_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register87_q_net
  );
  versionnumber : entity work.sysgen_constant_fb6e2a12b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => versionnumber_op_net
  );
  up_sample9 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register51_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c2_freq_win_start
  );
  up_sample22 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register84_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c2_freq_win_stop
  );
  up_sample23 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register86_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => ca_reg_latch_pt_x0
  );
  register34 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register35_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register34_q_net
  );
  register35 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav1_reg_latch_pt_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register35_q_net
  );
  up_sample8 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register34_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => ca_reg_latch_pt
  );
  register14 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register15_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register14_q_net
  );
  register15 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav1_freq_eval_start_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register15_q_net
  );
  up_sample20 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register14_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c1_freq_win_start
  );
  register21 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register22_q_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register21_q_net
  );
  register22 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => cav1_freq_eval_stop_net,
    clk => dest_clk_net,
    ce => dest_ce_net,
    q => register22_q_net
  );
  up_sample21 : entity work.example_xlusamp 
  generic map (
    copy_samples => 1,
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    latency => 1,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    d => register21_q_net,
    src_clk => dest_clk_net,
    src_ce => dest_ce_net,
    dest_clk => q_clk_net,
    dest_ce => d_ce_net,
    q => c1_freq_win_stop
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/BSA_streaming
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_bsa_streaming is
  port (
    diagnsync_ctl : in std_logic_vector( 1-1 downto 0 );
    diag7data : in std_logic_vector( 18-1 downto 0 );
    diag15data_x0 : in std_logic_vector( 18-1 downto 0 );
    diag6data : in std_logic_vector( 18-1 downto 0 );
    diag5data : in std_logic_vector( 18-1 downto 0 );
    diag4data : in std_logic_vector( 18-1 downto 0 );
    diag3data : in std_logic_vector( 18-1 downto 0 );
    diag2data : in std_logic_vector( 18-1 downto 0 );
    wfdata_0 : in std_logic_vector( 26-1 downto 0 );
    wfdata_1 : in std_logic_vector( 26-1 downto 0 );
    wfdata_2 : in std_logic_vector( 18-1 downto 0 );
    wfdata_3 : in std_logic_vector( 18-1 downto 0 );
    wfdata_4 : in std_logic_vector( 18-1 downto 0 );
    wfdata_5 : in std_logic_vector( 18-1 downto 0 );
    wfdata_6 : in std_logic_vector( 8-1 downto 0 );
    wfdata_7 : in std_logic_vector( 18-1 downto 0 );
    wfvalid_0 : in std_logic_vector( 1-1 downto 0 );
    wfvalid_1 : in std_logic_vector( 1-1 downto 0 );
    diag1data_x0 : in std_logic_vector( 18-1 downto 0 );
    diag8data : in std_logic_vector( 18-1 downto 0 );
    diag14data_x0 : in std_logic_vector( 18-1 downto 0 );
    diag9data : in std_logic_vector( 18-1 downto 0 );
    diag16data_x0 : in std_logic_vector( 18-1 downto 0 );
    diag13data_x0 : in std_logic_vector( 18-1 downto 0 );
    diag12data_x0 : in std_logic_vector( 18-1 downto 0 );
    diag11data_x0 : in std_logic_vector( 18-1 downto 0 );
    diag10data_x0 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    diagnrst_ctl : out std_logic_vector( 1-1 downto 0 );
    diag2sevr_ctl : out std_logic_vector( 3-1 downto 0 );
    diag3sevr_ctl : out std_logic_vector( 3-1 downto 0 );
    diag4sevr_ctl : out std_logic_vector( 3-1 downto 0 );
    diag5sevr_ctl : out std_logic_vector( 3-1 downto 0 );
    diag6sevr_ctl : out std_logic_vector( 3-1 downto 0 );
    diag7sevr_ctl : out std_logic_vector( 3-1 downto 0 );
    diag8sevr_ctl : out std_logic_vector( 3-1 downto 0 );
    diag1sevr_ctl : out std_logic_vector( 3-1 downto 0 );
    gateway_out : out std_logic_vector( 8-1 downto 0 );
    gateway_out1 : out std_logic_vector( 26-1 downto 0 );
    diag10data : out std_logic_vector( 18-1 downto 0 );
    diag10fixed : out std_logic_vector( 1-1 downto 0 );
    diag10sevr : out std_logic_vector( 2-1 downto 0 );
    diag11data : out std_logic_vector( 18-1 downto 0 );
    diag11fixed : out std_logic_vector( 1-1 downto 0 );
    diag11sevr : out std_logic_vector( 2-1 downto 0 );
    diag12data : out std_logic_vector( 18-1 downto 0 );
    diag12fixed : out std_logic_vector( 1-1 downto 0 );
    diag12sevr : out std_logic_vector( 2-1 downto 0 );
    diag13data : out std_logic_vector( 18-1 downto 0 );
    diag13fixed : out std_logic_vector( 1-1 downto 0 );
    diag13sevr : out std_logic_vector( 2-1 downto 0 );
    diag14data : out std_logic_vector( 18-1 downto 0 );
    diag14fixed : out std_logic_vector( 1-1 downto 0 );
    diag14sevr : out std_logic_vector( 2-1 downto 0 );
    diag15data : out std_logic_vector( 18-1 downto 0 );
    diag15fixed : out std_logic_vector( 1-1 downto 0 );
    diag15sevr : out std_logic_vector( 2-1 downto 0 );
    diag16data : out std_logic_vector( 18-1 downto 0 );
    diag16fixed : out std_logic_vector( 1-1 downto 0 );
    diag16sevr : out std_logic_vector( 2-1 downto 0 );
    diag17data : out std_logic_vector( 18-1 downto 0 );
    diag17fixed : out std_logic_vector( 1-1 downto 0 );
    diag17sevr : out std_logic_vector( 2-1 downto 0 );
    diag18data : out std_logic_vector( 18-1 downto 0 );
    diag18fixed : out std_logic_vector( 1-1 downto 0 );
    diag18sevr : out std_logic_vector( 2-1 downto 0 );
    diag19data : out std_logic_vector( 18-1 downto 0 );
    diag19fixed : out std_logic_vector( 1-1 downto 0 );
    diag19sevr : out std_logic_vector( 2-1 downto 0 );
    diag1data : out std_logic_vector( 18-1 downto 0 );
    diag1fixed : out std_logic_vector( 1-1 downto 0 );
    diag1sevr : out std_logic_vector( 2-1 downto 0 );
    diag20data : out std_logic_vector( 18-1 downto 0 );
    diag20fixed : out std_logic_vector( 1-1 downto 0 );
    diag20sevr : out std_logic_vector( 2-1 downto 0 );
    diag21data : out std_logic_vector( 18-1 downto 0 );
    diag21fixed : out std_logic_vector( 1-1 downto 0 );
    diag21sevr : out std_logic_vector( 2-1 downto 0 );
    diag22data : out std_logic_vector( 18-1 downto 0 );
    diag22fixed : out std_logic_vector( 1-1 downto 0 );
    diag22sevr : out std_logic_vector( 2-1 downto 0 );
    diag23data : out std_logic_vector( 18-1 downto 0 );
    diag23fixed : out std_logic_vector( 1-1 downto 0 );
    diag23sevr : out std_logic_vector( 2-1 downto 0 );
    diag24data : out std_logic_vector( 18-1 downto 0 );
    diag24fixed : out std_logic_vector( 1-1 downto 0 );
    diag24sevr : out std_logic_vector( 2-1 downto 0 );
    diag25data : out std_logic_vector( 18-1 downto 0 );
    diag25fixed : out std_logic_vector( 1-1 downto 0 );
    diag25sevr : out std_logic_vector( 2-1 downto 0 );
    diag26data : out std_logic_vector( 18-1 downto 0 );
    diag26fixed : out std_logic_vector( 1-1 downto 0 );
    diag26sevr : out std_logic_vector( 2-1 downto 0 );
    diag27data : out std_logic_vector( 18-1 downto 0 );
    diag27fixed : out std_logic_vector( 1-1 downto 0 );
    diag27sevr : out std_logic_vector( 2-1 downto 0 );
    diag28data : out std_logic_vector( 18-1 downto 0 );
    diag28fixed : out std_logic_vector( 1-1 downto 0 );
    diag28sevr : out std_logic_vector( 2-1 downto 0 );
    diag29data : out std_logic_vector( 18-1 downto 0 );
    diag29fixed : out std_logic_vector( 1-1 downto 0 );
    diag29sevr : out std_logic_vector( 2-1 downto 0 );
    diag2data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag2fixed : out std_logic_vector( 1-1 downto 0 );
    diag2sevr : out std_logic_vector( 2-1 downto 0 );
    diag30data : out std_logic_vector( 18-1 downto 0 );
    diag30fixed : out std_logic_vector( 1-1 downto 0 );
    diag30sevr : out std_logic_vector( 2-1 downto 0 );
    diag31data : out std_logic_vector( 18-1 downto 0 );
    diag31fixed : out std_logic_vector( 1-1 downto 0 );
    diag31sevr : out std_logic_vector( 2-1 downto 0 );
    diag3data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag3fixed : out std_logic_vector( 1-1 downto 0 );
    diag3sevr : out std_logic_vector( 2-1 downto 0 );
    diag4data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag4fixed : out std_logic_vector( 1-1 downto 0 );
    diag4sevr : out std_logic_vector( 2-1 downto 0 );
    diag5data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag5fixed : out std_logic_vector( 1-1 downto 0 );
    diag5sevr : out std_logic_vector( 2-1 downto 0 );
    diag6data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag6fixed : out std_logic_vector( 1-1 downto 0 );
    diag6sevr : out std_logic_vector( 2-1 downto 0 );
    diag7data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag7fixed : out std_logic_vector( 1-1 downto 0 );
    diag7sevr : out std_logic_vector( 2-1 downto 0 );
    diag8data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag8fixed : out std_logic_vector( 1-1 downto 0 );
    diag8sevr : out std_logic_vector( 2-1 downto 0 );
    diag9data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag9fixed : out std_logic_vector( 1-1 downto 0 );
    diag9sevr : out std_logic_vector( 2-1 downto 0 );
    diagnclk : out std_logic_vector( 1-1 downto 0 );
    diagnrst : out std_logic_vector( 1-1 downto 0 );
    diagnsync : out std_logic_vector( 1-1 downto 0 );
    wfdata_0_x0 : out std_logic_vector( 32-1 downto 0 );
    wfdata_1_x0 : out std_logic_vector( 32-1 downto 0 );
    wfdata_2_x0 : out std_logic_vector( 32-1 downto 0 );
    wfdata_3_x0 : out std_logic_vector( 32-1 downto 0 );
    wfdata_4_x0 : out std_logic_vector( 32-1 downto 0 );
    wfdata_5_x0 : out std_logic_vector( 32-1 downto 0 );
    wfdata_6_x0 : out std_logic_vector( 32-1 downto 0 );
    wfdata_7_x0 : out std_logic_vector( 32-1 downto 0 );
    wfvalid_0_x0 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_1_x0 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_2 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_3 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_4 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_5 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_6 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_7 : out std_logic_vector( 1-1 downto 0 )
  );
end example_bsa_streaming;
architecture structural of example_bsa_streaming is 
  signal constant20_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant21_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant22_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant23_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant24_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant25_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant26_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant44_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant45_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant46_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant47_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant48_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant49_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant50_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant51_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant52_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant53_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant54_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant55_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant56_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant57_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant58_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant59_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant6_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant60_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant61_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant62_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant63_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant65_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant66_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant67_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant68_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant69_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant7_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant70_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant71_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant8_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant9_op_net : std_logic_vector( 3-1 downto 0 );
  signal register2_q_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal register16_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant64_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant27_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant28_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant29_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant30_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant32_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant33_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant34_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant35_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant36_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant37_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant38_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant39_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant4_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant40_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant41_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant42_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant43_op_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal nco_sin : std_logic_vector( 26-1 downto 0 );
  signal nco_sin_x0 : std_logic_vector( 26-1 downto 0 );
  signal convert6_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert5_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert5_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal mult_p_net : std_logic_vector( 18-1 downto 0 );
  signal relational7_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational7_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x6 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x14 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x7 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x13 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x11 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x9 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x8 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x10 : std_logic_vector( 18-1 downto 0 );
  signal register33_q_net : std_logic_vector( 8-1 downto 0 );
  signal register27_q_net : std_logic_vector( 26-1 downto 0 );
  signal register111_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert55_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert75_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register98_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert56_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert116_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert76_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register99_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert57_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert77_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register100_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert58_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert78_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register101_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert51_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert79_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register102_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert52_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert80_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register103_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert53_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert81_dout_net : std_logic_vector( 2-1 downto 0 );
  signal convert91_dout_net : std_logic_vector( 2-1 downto 0 );
  signal convert62_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert82_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register124_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert71_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert83_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register127_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert72_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert84_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register132_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert13_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register128_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert73_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert85_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register113_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert74_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert86_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register114_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert59_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert87_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register115_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert60_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert88_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register116_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert61_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert89_dout_net : std_logic_vector( 2-1 downto 0 );
  signal convert132_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert66_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert90_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register140_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert67_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register143_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert68_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert92_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register144_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert69_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert93_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register129_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert70_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert94_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register5_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert6_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert14_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register130_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert63_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert95_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register131_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert64_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert96_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register21_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert7_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert15_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register22_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert8_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert16_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register23_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert17_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register24_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert10_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert18_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register25_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert19_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register26_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert12_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert20_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register97_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert54_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert65_dout_net : std_logic_vector( 2-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert1_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert27_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert28_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert29_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert30_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert31_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert32_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert33_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert34_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert35_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert36_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert37_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert38_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert39_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert40_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert41_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert42_dout_net : std_logic_vector( 1-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant10_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant11_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant12_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant13_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant14_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant15_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant16_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant17_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant18_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant19_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant31_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x12 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register54_q_net : std_logic_vector( 1-1 downto 0 );
  signal register61_q_net : std_logic_vector( 1-1 downto 0 );
  signal register20_q_net : std_logic_vector( 1-1 downto 0 );
  signal register60_q_net : std_logic_vector( 1-1 downto 0 );
  signal register59_q_net : std_logic_vector( 1-1 downto 0 );
  signal register66_q_net : std_logic_vector( 1-1 downto 0 );
  signal register69_q_net : std_logic_vector( 1-1 downto 0 );
  signal register68_q_net : std_logic_vector( 1-1 downto 0 );
  signal register77_q_net : std_logic_vector( 3-1 downto 0 );
  signal register74_q_net : std_logic_vector( 1-1 downto 0 );
  signal register73_q_net : std_logic_vector( 1-1 downto 0 );
  signal register72_q_net : std_logic_vector( 1-1 downto 0 );
  signal register71_q_net : std_logic_vector( 1-1 downto 0 );
  signal register19_q_net : std_logic_vector( 1-1 downto 0 );
  signal register70_q_net : std_logic_vector( 1-1 downto 0 );
  signal register65_q_net : std_logic_vector( 1-1 downto 0 );
  signal register64_q_net : std_logic_vector( 1-1 downto 0 );
  signal register63_q_net : std_logic_vector( 1-1 downto 0 );
  signal register62_q_net : std_logic_vector( 1-1 downto 0 );
  signal register76_q_net : std_logic_vector( 3-1 downto 0 );
  signal register75_q_net : std_logic_vector( 3-1 downto 0 );
  signal register67_q_net : std_logic_vector( 3-1 downto 0 );
  signal register81_q_net : std_logic_vector( 3-1 downto 0 );
  signal register80_q_net : std_logic_vector( 3-1 downto 0 );
  signal register93_q_net : std_logic_vector( 3-1 downto 0 );
  signal register88_q_net : std_logic_vector( 3-1 downto 0 );
  signal register86_q_net : std_logic_vector( 3-1 downto 0 );
  signal register17_q_net : std_logic_vector( 1-1 downto 0 );
  signal register91_q_net : std_logic_vector( 3-1 downto 0 );
  signal register90_q_net : std_logic_vector( 3-1 downto 0 );
  signal register89_q_net : std_logic_vector( 3-1 downto 0 );
  signal register87_q_net : std_logic_vector( 3-1 downto 0 );
  signal register95_q_net : std_logic_vector( 3-1 downto 0 );
  signal register94_q_net : std_logic_vector( 3-1 downto 0 );
  signal register92_q_net : std_logic_vector( 3-1 downto 0 );
  signal counter_op_net : std_logic_vector( 1-1 downto 0 );
  signal register18_q_net : std_logic_vector( 1-1 downto 0 );
  signal register79_q_net : std_logic_vector( 3-1 downto 0 );
  signal register78_q_net : std_logic_vector( 3-1 downto 0 );
  signal register85_q_net : std_logic_vector( 3-1 downto 0 );
  signal register84_q_net : std_logic_vector( 3-1 downto 0 );
  signal register83_q_net : std_logic_vector( 3-1 downto 0 );
  signal register82_q_net : std_logic_vector( 3-1 downto 0 );
  signal register96_q_net : std_logic_vector( 3-1 downto 0 );
  signal register15_q_net : std_logic_vector( 1-1 downto 0 );
  signal register14_q_net : std_logic_vector( 1-1 downto 0 );
  signal register13_q_net : std_logic_vector( 3-1 downto 0 );
  signal register12_q_net : std_logic_vector( 3-1 downto 0 );
  signal register11_q_net_x15 : std_logic_vector( 3-1 downto 0 );
  signal register10_q_net : std_logic_vector( 3-1 downto 0 );
  signal register9_q_net : std_logic_vector( 3-1 downto 0 );
  signal register8_q_net : std_logic_vector( 3-1 downto 0 );
  signal register7_q_net : std_logic_vector( 3-1 downto 0 );
  signal register3_q_net : std_logic_vector( 1-1 downto 0 );
  signal register6_q_net : std_logic_vector( 3-1 downto 0 );
  signal register28_q_net : std_logic_vector( 26-1 downto 0 );
  signal register29_q_net : std_logic_vector( 18-1 downto 0 );
  signal register30_q_net : std_logic_vector( 18-1 downto 0 );
  signal register31_q_net : std_logic_vector( 18-1 downto 0 );
  signal register32_q_net : std_logic_vector( 18-1 downto 0 );
  signal register34_q_net : std_logic_vector( 18-1 downto 0 );
  signal register35_q_net : std_logic_vector( 1-1 downto 0 );
  signal register36_q_net : std_logic_vector( 1-1 downto 0 );
  signal register37_q_net : std_logic_vector( 1-1 downto 0 );
  signal register38_q_net : std_logic_vector( 1-1 downto 0 );
  signal register39_q_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 1-1 downto 0 );
  signal register40_q_net : std_logic_vector( 1-1 downto 0 );
  signal register41_q_net : std_logic_vector( 1-1 downto 0 );
  signal register42_q_net : std_logic_vector( 1-1 downto 0 );
  signal register53_q_net : std_logic_vector( 1-1 downto 0 );
  signal register52_q_net : std_logic_vector( 1-1 downto 0 );
  signal register51_q_net : std_logic_vector( 1-1 downto 0 );
  signal register58_q_net : std_logic_vector( 1-1 downto 0 );
  signal register57_q_net : std_logic_vector( 1-1 downto 0 );
  signal register56_q_net : std_logic_vector( 1-1 downto 0 );
  signal register55_q_net : std_logic_vector( 1-1 downto 0 );
begin
  diagnrst_ctl <= constant31_op_net;
  diag2sevr_ctl <= constant64_op_net;
  diag3sevr_ctl <= constant64_op_net;
  diag4sevr_ctl <= constant64_op_net;
  diag5sevr_ctl <= constant64_op_net;
  diag6sevr_ctl <= constant64_op_net;
  diag7sevr_ctl <= constant64_op_net;
  diag8sevr_ctl <= constant64_op_net;
  diag1sevr_ctl <= constant64_op_net;
  logical_y_net <= diagnsync_ctl;
  register11_q_net_x2 <= diag7data;
  register11_q_net_x12 <= diag15data_x0;
  register11_q_net_x0 <= diag6data;
  register11_q_net_x3 <= diag5data;
  register11_q_net_x5 <= diag4data;
  register11_q_net <= diag3data;
  register11_q_net_x4 <= diag2data;
  nco_sin <= wfdata_0;
  nco_sin_x0 <= wfdata_1;
  convert6_dout_net <= wfdata_2;
  convert5_dout_net_x0 <= wfdata_3;
  convert1_dout_net <= wfdata_4;
  convert5_dout_net <= wfdata_5;
  convert4_dout_net <= wfdata_6;
  mult_p_net <= wfdata_7;
  relational7_op_net <= wfvalid_0;
  relational7_op_net_x0 <= wfvalid_1;
  register11_q_net_x6 <= diag1data_x0;
  register11_q_net_x1 <= diag8data;
  register11_q_net_x14 <= diag14data_x0;
  register11_q_net_x7 <= diag9data;
  register11_q_net_x13 <= diag16data_x0;
  register11_q_net_x11 <= diag13data_x0;
  register11_q_net_x9 <= diag12data_x0;
  register11_q_net_x8 <= diag11data_x0;
  register11_q_net_x10 <= diag10data_x0;
  gateway_out <= register33_q_net;
  gateway_out1 <= register27_q_net;
  diag10data <= register111_q_net;
  diag10fixed <= convert55_dout_net;
  diag10sevr <= convert75_dout_net;
  diag11data <= register98_q_net;
  diag11fixed <= convert56_dout_net;
  diag11sevr <= convert76_dout_net;
  diag12data <= register99_q_net;
  diag12fixed <= convert57_dout_net;
  diag12sevr <= convert77_dout_net;
  diag13data <= register100_q_net;
  diag13fixed <= convert58_dout_net;
  diag13sevr <= convert78_dout_net;
  diag14data <= register101_q_net;
  diag14fixed <= convert51_dout_net;
  diag14sevr <= convert79_dout_net;
  diag15data <= register102_q_net;
  diag15fixed <= convert52_dout_net;
  diag15sevr <= convert80_dout_net;
  diag16data <= register103_q_net;
  diag16fixed <= convert53_dout_net;
  diag16sevr <= convert81_dout_net;
  diag17data <= convert116_dout_net;
  diag17fixed <= convert62_dout_net;
  diag17sevr <= convert82_dout_net;
  diag18data <= register124_q_net;
  diag18fixed <= convert71_dout_net;
  diag18sevr <= convert83_dout_net;
  diag19data <= register127_q_net;
  diag19fixed <= convert72_dout_net;
  diag19sevr <= convert84_dout_net;
  diag1data <= register132_q_net;
  diag1fixed <= convert4_dout_net_x0;
  diag1sevr <= convert13_dout_net;
  diag20data <= register128_q_net;
  diag20fixed <= convert73_dout_net;
  diag20sevr <= convert85_dout_net;
  diag21data <= register113_q_net;
  diag21fixed <= convert74_dout_net;
  diag21sevr <= convert86_dout_net;
  diag22data <= register114_q_net;
  diag22fixed <= convert59_dout_net;
  diag22sevr <= convert87_dout_net;
  diag23data <= register115_q_net;
  diag23fixed <= convert60_dout_net;
  diag23sevr <= convert88_dout_net;
  diag24data <= register116_q_net;
  diag24fixed <= convert61_dout_net;
  diag24sevr <= convert89_dout_net;
  diag25data <= convert132_dout_net;
  diag25fixed <= convert66_dout_net;
  diag25sevr <= convert90_dout_net;
  diag26data <= register140_q_net;
  diag26fixed <= convert67_dout_net;
  diag26sevr <= convert91_dout_net;
  diag27data <= register143_q_net;
  diag27fixed <= convert68_dout_net;
  diag27sevr <= convert92_dout_net;
  diag28data <= register144_q_net;
  diag28fixed <= convert69_dout_net;
  diag28sevr <= convert93_dout_net;
  diag29data <= register129_q_net;
  diag29fixed <= convert70_dout_net;
  diag29sevr <= convert94_dout_net;
  diag2data_x0 <= register5_q_net;
  diag2fixed <= convert6_dout_net_x0;
  diag2sevr <= convert14_dout_net;
  diag30data <= register130_q_net;
  diag30fixed <= convert63_dout_net;
  diag30sevr <= convert95_dout_net;
  diag31data <= register131_q_net;
  diag31fixed <= convert64_dout_net;
  diag31sevr <= convert96_dout_net;
  diag3data_x0 <= register21_q_net;
  diag3fixed <= convert7_dout_net;
  diag3sevr <= convert15_dout_net;
  diag4data_x0 <= register22_q_net;
  diag4fixed <= convert8_dout_net;
  diag4sevr <= convert16_dout_net;
  diag5data_x0 <= register23_q_net;
  diag5fixed <= convert9_dout_net;
  diag5sevr <= convert17_dout_net;
  diag6data_x0 <= register24_q_net;
  diag6fixed <= convert10_dout_net;
  diag6sevr <= convert18_dout_net;
  diag7data_x0 <= register25_q_net;
  diag7fixed <= convert11_dout_net;
  diag7sevr <= convert19_dout_net;
  diag8data_x0 <= register26_q_net;
  diag8fixed <= convert12_dout_net;
  diag8sevr <= convert20_dout_net;
  diag9data_x0 <= register97_q_net;
  diag9fixed <= convert54_dout_net;
  diag9sevr <= convert65_dout_net;
  diagnclk <= convert2_dout_net;
  diagnrst <= convert_dout_net;
  diagnsync <= convert1_dout_net_x0;
  wfdata_0_x0 <= convert27_dout_net;
  wfdata_1_x0 <= convert28_dout_net;
  wfdata_2_x0 <= convert29_dout_net;
  wfdata_3_x0 <= convert30_dout_net;
  wfdata_4_x0 <= convert31_dout_net;
  wfdata_5_x0 <= convert32_dout_net;
  wfdata_6_x0 <= convert33_dout_net;
  wfdata_7_x0 <= convert34_dout_net;
  wfvalid_0_x0 <= convert35_dout_net;
  wfvalid_1_x0 <= convert36_dout_net;
  wfvalid_2 <= convert37_dout_net;
  wfvalid_3 <= convert38_dout_net;
  wfvalid_4 <= convert39_dout_net;
  wfvalid_5 <= convert40_dout_net;
  wfvalid_6 <= convert41_dout_net;
  wfvalid_7 <= convert42_dout_net;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  constant1 : entity work.sysgen_constant_8d20022674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant10 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant10_op_net
  );
  constant11 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant11_op_net
  );
  constant12 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant12_op_net
  );
  constant13 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant13_op_net
  );
  constant14 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant14_op_net
  );
  constant15 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant15_op_net
  );
  constant16 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant16_op_net
  );
  constant17 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant17_op_net
  );
  constant18 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant18_op_net
  );
  constant19 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant19_op_net
  );
  constant2 : entity work.sysgen_constant_8d20022674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant20 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant20_op_net
  );
  constant21 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant21_op_net
  );
  constant22 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant22_op_net
  );
  constant23 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant23_op_net
  );
  constant24 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant24_op_net
  );
  constant25 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant25_op_net
  );
  constant26 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant26_op_net
  );
  constant27 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant27_op_net
  );
  constant28 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant28_op_net
  );
  constant29 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant29_op_net
  );
  constant3 : entity work.sysgen_constant_8d20022674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  constant30 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant30_op_net
  );
  constant31 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant31_op_net
  );
  constant32 : entity work.sysgen_constant_8d20022674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant32_op_net
  );
  constant33 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant33_op_net
  );
  constant34 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant34_op_net
  );
  constant35 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant35_op_net
  );
  constant36 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant36_op_net
  );
  constant37 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant37_op_net
  );
  constant38 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant38_op_net
  );
  constant39 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant39_op_net
  );
  constant4 : entity work.sysgen_constant_8d20022674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant4_op_net
  );
  constant40 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant40_op_net
  );
  constant41 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant41_op_net
  );
  constant42 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant42_op_net
  );
  constant43 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant43_op_net
  );
  constant44 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant44_op_net
  );
  constant45 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant45_op_net
  );
  constant46 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant46_op_net
  );
  constant47 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant47_op_net
  );
  constant48 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant48_op_net
  );
  constant49 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant49_op_net
  );
  constant5 : entity work.sysgen_constant_8d20022674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant5_op_net
  );
  constant50 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant50_op_net
  );
  constant51 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant51_op_net
  );
  constant52 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant52_op_net
  );
  constant53 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant53_op_net
  );
  constant54 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant54_op_net
  );
  constant55 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant55_op_net
  );
  constant56 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant56_op_net
  );
  constant57 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant57_op_net
  );
  constant58 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant58_op_net
  );
  constant59 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant59_op_net
  );
  constant6 : entity work.sysgen_constant_8d20022674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant6_op_net
  );
  constant60 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant60_op_net
  );
  constant61 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant61_op_net
  );
  constant62 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant62_op_net
  );
  constant63 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant63_op_net
  );
  constant64 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant64_op_net
  );
  constant65 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant65_op_net
  );
  constant66 : entity work.sysgen_constant_8d20022674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant66_op_net
  );
  constant67 : entity work.sysgen_constant_8d20022674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant67_op_net
  );
  constant68 : entity work.sysgen_constant_8d20022674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant68_op_net
  );
  constant69 : entity work.sysgen_constant_8d20022674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant69_op_net
  );
  constant7 : entity work.sysgen_constant_8d20022674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant7_op_net
  );
  constant70 : entity work.sysgen_constant_8d20022674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant70_op_net
  );
  constant71 : entity work.sysgen_constant_8d20022674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant71_op_net
  );
  constant8 : entity work.sysgen_constant_8d20022674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant8_op_net
  );
  constant9 : entity work.sysgen_constant_1dd3b42785 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant9_op_net
  );
  convert : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register2_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert_dout_net
  );
  convert1 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register1_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert1_dout_net_x0
  );
  convert10 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register16_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert10_dout_net
  );
  convert11 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register15_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert11_dout_net
  );
  convert116 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 0,
    din_width => 18,
    dout_arith => 2,
    dout_bin_pt => 0,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => constant71_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    dout => convert116_dout_net
  );
  convert12 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register14_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert12_dout_net
  );
  convert13 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register13_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert13_dout_net
  );
  convert132 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 0,
    din_width => 18,
    dout_arith => 2,
    dout_bin_pt => 0,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => constant7_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    dout => convert132_dout_net
  );
  convert14 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register12_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert14_dout_net
  );
  convert15 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register11_q_net_x15,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert15_dout_net
  );
  convert16 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register10_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert16_dout_net
  );
  convert17 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register9_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert17_dout_net
  );
  convert18 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register8_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert18_dout_net
  );
  convert19 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register7_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert19_dout_net
  );
  convert2 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register3_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    dout => convert2_dout_net
  );
  convert20 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register6_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert20_dout_net
  );
  convert27 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 24,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 24,
    dout_width => 32,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register27_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert27_dout_net
  );
  convert28 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 24,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 24,
    dout_width => 32,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register28_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert28_dout_net
  );
  convert29 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 16,
    din_width => 18,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 32,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register29_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert29_dout_net
  );
  convert30 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 16,
    din_width => 18,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 32,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register30_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert30_dout_net
  );
  convert31 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 16,
    din_width => 18,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 32,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register31_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert31_dout_net
  );
  convert32 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 16,
    din_width => 18,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 32,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register32_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert32_dout_net
  );
  convert33 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 8,
    dout_arith => 2,
    dout_bin_pt => 0,
    dout_width => 32,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register33_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert33_dout_net
  );
  convert34 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 16,
    din_width => 18,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 32,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register34_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert34_dout_net
  );
  convert35 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register35_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert35_dout_net
  );
  convert36 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register36_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert36_dout_net
  );
  convert37 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register37_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert37_dout_net
  );
  convert38 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register38_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert38_dout_net
  );
  convert39 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register39_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert39_dout_net
  );
  convert4 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert4_dout_net_x0
  );
  convert40 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register40_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert40_dout_net
  );
  convert41 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register41_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert41_dout_net
  );
  convert42 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register42_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert42_dout_net
  );
  convert51 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register53_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert51_dout_net
  );
  convert52 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register52_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert52_dout_net
  );
  convert53 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register51_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert53_dout_net
  );
  convert54 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register58_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert54_dout_net
  );
  convert55 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register57_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert55_dout_net
  );
  convert56 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register56_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert56_dout_net
  );
  convert57 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register55_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert57_dout_net
  );
  convert58 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register54_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert58_dout_net
  );
  convert59 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register61_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert59_dout_net
  );
  convert6 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register20_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert6_dout_net_x0
  );
  convert60 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register60_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert60_dout_net
  );
  convert61 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register59_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert61_dout_net
  );
  convert62 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register66_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert62_dout_net
  );
  convert63 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register69_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert63_dout_net
  );
  convert64 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register68_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert64_dout_net
  );
  convert65 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register77_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert65_dout_net
  );
  convert66 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register74_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert66_dout_net
  );
  convert67 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register73_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert67_dout_net
  );
  convert68 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register72_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert68_dout_net
  );
  convert69 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register71_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert69_dout_net
  );
  convert7 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register19_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert7_dout_net
  );
  convert70 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register70_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert70_dout_net
  );
  convert71 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register65_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert71_dout_net
  );
  convert72 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register64_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert72_dout_net
  );
  convert73 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register63_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert73_dout_net
  );
  convert74 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register62_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert74_dout_net
  );
  convert75 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register76_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert75_dout_net
  );
  convert76 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register75_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert76_dout_net
  );
  convert77 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register67_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert77_dout_net
  );
  convert78 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register81_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert78_dout_net
  );
  convert79 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register80_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert79_dout_net
  );
  convert8 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register18_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert8_dout_net
  );
  convert80 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register79_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert80_dout_net
  );
  convert81 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register78_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert81_dout_net
  );
  convert82 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register85_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert82_dout_net
  );
  convert83 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register84_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert83_dout_net
  );
  convert84 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register83_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert84_dout_net
  );
  convert85 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register82_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert85_dout_net
  );
  convert86 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register96_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert86_dout_net
  );
  convert87 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register93_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert87_dout_net
  );
  convert88 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register88_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert88_dout_net
  );
  convert89 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register86_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert89_dout_net
  );
  convert9 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register17_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert9_dout_net
  );
  convert90 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register91_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert90_dout_net
  );
  convert91 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register90_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert91_dout_net
  );
  convert92 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register89_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert92_dout_net
  );
  convert93 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register87_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert93_dout_net
  );
  convert94 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register95_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert94_dout_net
  );
  convert95 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register94_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert95_dout_net
  );
  convert96 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register92_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert96_dout_net
  );
  counter : entity work.sysgen_counter_6798bb4fe3 
  port map (
    clr => '0',
    clk => q_clk_net,
    ce => d_ce_net,
    op => counter_op_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register1_q_net
  );
  register10 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant64_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register10_q_net
  );
  register100 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x11,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register100_q_net
  );
  register101 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x14,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register101_q_net
  );
  register102 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x12,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register102_q_net
  );
  register103 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x13,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register103_q_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant64_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net_x15
  );
  register111 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x10,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register111_q_net
  );
  register113 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant67_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register113_q_net
  );
  register114 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant66_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register114_q_net
  );
  register115 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant32_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register115_q_net
  );
  register116 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant8_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register116_q_net
  );
  register12 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant64_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register12_q_net
  );
  register124 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant70_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register124_q_net
  );
  register127 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant69_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register127_q_net
  );
  register128 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant68_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register128_q_net
  );
  register129 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant3_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register129_q_net
  );
  register13 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant64_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register13_q_net
  );
  register130 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant2_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register130_q_net
  );
  register131 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant1_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register131_q_net
  );
  register132 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x6,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register132_q_net
  );
  register14 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant40_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register14_q_net
  );
  register140 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant6_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register140_q_net
  );
  register143 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant5_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register143_q_net
  );
  register144 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant4_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register144_q_net
  );
  register15 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant39_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register15_q_net
  );
  register16 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant38_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register16_q_net
  );
  register17 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant37_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register17_q_net
  );
  register18 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant36_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register18_q_net
  );
  register19 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant35_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register19_q_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant31_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register2_q_net
  );
  register20 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant34_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register20_q_net
  );
  register21 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register21_q_net
  );
  register22 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x5,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register22_q_net
  );
  register23 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x3,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register23_q_net
  );
  register24 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register24_q_net
  );
  register25 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x2,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register25_q_net
  );
  register26 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x1,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register26_q_net
  );
  register27 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => nco_sin,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register27_q_net
  );
  register28 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => nco_sin_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register28_q_net
  );
  register29 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert6_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register29_q_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => counter_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register3_q_net
  );
  register30 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert5_dout_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register30_q_net
  );
  register31 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert1_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register31_q_net
  );
  register32 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert5_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register32_q_net
  );
  register33 : entity work.example_xlregister 
  generic map (
    d_width => 8,
    init_value => b"00000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register33_q_net
  );
  register34 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => mult_p_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register34_q_net
  );
  register35 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => relational7_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register35_q_net
  );
  register36 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => relational7_op_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register36_q_net
  );
  register37 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => relational7_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register37_q_net
  );
  register38 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => relational7_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register38_q_net
  );
  register39 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => relational7_op_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register39_q_net
  );
  register4 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant33_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register4_q_net
  );
  register40 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => relational7_op_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register40_q_net
  );
  register41 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => relational7_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register41_q_net
  );
  register42 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => relational7_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register42_q_net
  );
  register5 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x4,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register5_q_net
  );
  register51 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant48_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register51_q_net
  );
  register52 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant47_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register52_q_net
  );
  register53 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant46_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register53_q_net
  );
  register54 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant45_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register54_q_net
  );
  register55 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant44_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register55_q_net
  );
  register56 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant43_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register56_q_net
  );
  register57 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant42_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register57_q_net
  );
  register58 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant41_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register58_q_net
  );
  register59 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant56_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register59_q_net
  );
  register6 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant64_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register6_q_net
  );
  register60 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant55_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register60_q_net
  );
  register61 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant54_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register61_q_net
  );
  register62 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant53_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register62_q_net
  );
  register63 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant52_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register63_q_net
  );
  register64 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant51_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register64_q_net
  );
  register65 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant50_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register65_q_net
  );
  register66 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant49_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register66_q_net
  );
  register67 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant12_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register67_q_net
  );
  register68 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant63_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register68_q_net
  );
  register69 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant62_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register69_q_net
  );
  register7 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant64_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register7_q_net
  );
  register70 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant61_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register70_q_net
  );
  register71 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant60_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register71_q_net
  );
  register72 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant59_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register72_q_net
  );
  register73 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant58_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register73_q_net
  );
  register74 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant57_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register74_q_net
  );
  register75 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant11_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register75_q_net
  );
  register76 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant10_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register76_q_net
  );
  register77 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant9_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register77_q_net
  );
  register78 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant16_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register78_q_net
  );
  register79 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant15_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register79_q_net
  );
  register8 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant64_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register8_q_net
  );
  register80 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant14_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register80_q_net
  );
  register81 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant13_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register81_q_net
  );
  register82 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant20_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register82_q_net
  );
  register83 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant19_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register83_q_net
  );
  register84 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant18_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register84_q_net
  );
  register85 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant17_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register85_q_net
  );
  register86 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant24_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register86_q_net
  );
  register87 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant28_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register87_q_net
  );
  register88 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant23_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register88_q_net
  );
  register89 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant27_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register89_q_net
  );
  register9 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant64_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register9_q_net
  );
  register90 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant26_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register90_q_net
  );
  register91 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant25_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register91_q_net
  );
  register92 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant65_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register92_q_net
  );
  register93 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant22_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register93_q_net
  );
  register94 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant30_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register94_q_net
  );
  register95 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant29_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register95_q_net
  );
  register96 : entity work.example_xlregister 
  generic map (
    d_width => 3,
    init_value => b"000"
  )
  port map (
    en => "1",
    rst => "0",
    d => constant21_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register96_q_net
  );
  register97 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x7,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register97_q_net
  );
  register98 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x8,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register98_q_net
  );
  register99 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register11_q_net_x9,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register99_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/DDC NCO1/pulse_catcher
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_pulse_catcher_x0 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_pulse_catcher_x0;
architecture structural of example_pulse_catcher_x0 is 
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal q_ce_net : std_logic;
  signal convert_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 1-1 downto 0 );
  signal register7_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
begin
  out1 <= register_q_net;
  register7_q_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  convert : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register7_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert_dout_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 5,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => convert_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => register7_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  register_x0 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    d => delay1_q_net,
    rst => delay_q_net,
    en => convert_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/DDC NCO1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_ddc_nco1_x0 is
  port (
    phase_ctrl : in std_logic_vector( 26-1 downto 0 );
    phase_reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    tvalid : out std_logic;
    sine : out std_logic_vector( 26-1 downto 0 );
    cosine : out std_logic_vector( 26-1 downto 0 );
    nco_out_1 : out std_logic_vector( 26-1 downto 0 );
    nco_out_2 : out std_logic_vector( 26-1 downto 0 )
  );
end example_ddc_nco1_x0;
architecture structural of example_ddc_nco1_x0 is 
  signal dds_compiler_6_0_m_axis_data_tvalid_net : std_logic;
  signal nco_sin : std_logic_vector( 26-1 downto 0 );
  signal nco_cos : std_logic_vector( 26-1 downto 0 );
  signal down_sample6_q_net : std_logic_vector( 26-1 downto 0 );
  signal register7_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal register_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant21_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 1-1 downto 0 );
  signal dds_compiler_6_0_s_axis_phase_tready_net : std_logic;
  signal logical_y_net : std_logic;
begin
  tvalid <= dds_compiler_6_0_m_axis_data_tvalid_net;
  sine <= nco_sin;
  cosine <= nco_cos;
  nco_out_1 <= nco_sin;
  nco_out_2 <= nco_cos;
  down_sample6_q_net <= phase_ctrl;
  register7_q_net <= phase_reset;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  pulse_catcher : entity work.example_pulse_catcher_x0 
  port map (
    in1 => register7_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => register_q_net
  );
  constant21 : entity work.sysgen_constant_589172b339 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant21_op_net
  );
  convert : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert_dout_net
  );
  dds_compiler_6_0 : entity work.xldds_compiler_bccfbee4cea02d59adc7b3443a88c30b 
  port map (
    s_axis_phase_tvalid => logical_y_net,
    s_axis_phase_tdata_resync => register_q_net,
    s_axis_phase_tdata_pinc => down_sample6_q_net,
    m_axis_data_tready => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s_axis_phase_tready => dds_compiler_6_0_s_axis_phase_tready_net,
    m_axis_data_tvalid => dds_compiler_6_0_m_axis_data_tvalid_net,
    m_axis_data_tdata_sine => nco_sin,
    m_axis_data_tdata_cosine => nco_cos
  );
  logical : entity work.sysgen_logical_90a43f8277 
  port map (
    clr => '0',
    d0 => constant21_op_net,
    d1 => convert_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y(0) => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem_x0 is
  port (
    i : in std_logic_vector( 26-1 downto 0 );
    q : in std_logic_vector( 26-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    i_norm : out std_logic_vector( 18-1 downto 0 );
    q_norm : out std_logic_vector( 18-1 downto 0 );
    bit : out std_logic_vector( 4-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4 : out std_logic_vector( 37-1 downto 0 )
  );
end example_subsystem_x0;
architecture structural of example_subsystem_x0 is 
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal mcode_done_net : std_logic_vector( 1-1 downto 0 );
  signal absolute_op_net : std_logic_vector( 27-1 downto 0 );
  signal absolute1_op_net : std_logic_vector( 27-1 downto 0 );
begin
  i_norm <= convert9_dout_net;
  q_norm <= convert4_dout_net;
  bit <= mcode_bit_net;
  register11_q_net <= i;
  register11_q_net_x0 <= q;
  gateway_out27 <= mcode_bit_net;
  gateway_out5 <= mcode_q_norm_net;
  gateway_out6 <= delay1_q_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out1 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out3 <= mcode_i_norm_net;
  gateway_out4 <= mcode_q_norm_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  mcode : entity work.sysgen_mcode_block_d71a35a319 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    i_int => delay_q_net,
    q_int => delay1_q_net,
    i_int_abs => absolute_op_net,
    q_int_abs => absolute1_op_net,
    i_norm => mcode_i_norm_net,
    q_norm => mcode_q_norm_net,
    done => mcode_done_net,
    bit => mcode_bit_net
  );
  absolute : entity work.sysgen_abs_50a30d246f 
  port map (
    clr => '0',
    a => register11_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => absolute_op_net
  );
  absolute1 : entity work.sysgen_abs_50a30d246f 
  port map (
    clr => '0',
    a => register11_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    op => absolute1_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 26
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 26
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  convert4 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 27,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mcode_q_norm_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert4_dout_net
  );
  convert9 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 27,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mcode_i_norm_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert9_dout_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Subsystem4/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x5 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x5;
architecture structural of example_posedge_pulse_x5 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  inverter5_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => inverter5_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem4_x0 is
  port (
    d : in std_logic_vector( 26-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem4_x0;
architecture structural of example_subsystem4_x0 is 
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register3_q_net : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  register3_q_net <= d;
  convert3_dout_net <= reset;
  inverter5_op_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x5 
  port map (
    in1 => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => register3_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Subsystem5/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x6 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x6;
architecture structural of example_posedge_pulse_x6 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  inverter5_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => inverter5_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem5 is
  port (
    d : in std_logic_vector( 26-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem5;
architecture structural of example_subsystem5 is 
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register4_q_net : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  register4_q_net <= d;
  convert3_dout_net <= reset;
  inverter5_op_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x6 
  port map (
    in1 => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => register4_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_iq_latch_normalize is
  port (
    i : in std_logic_vector( 18-1 downto 0 );
    q : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    i_out : out std_logic_vector( 18-1 downto 0 );
    q_out : out std_logic_vector( 18-1 downto 0 );
    bit : out std_logic_vector( 4-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out11 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4 : out std_logic_vector( 37-1 downto 0 )
  );
end example_iq_latch_normalize;
architecture structural of example_iq_latch_normalize is 
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal mult_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal accumulator5_q_net : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal register3_q_net : std_logic_vector( 26-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 26-1 downto 0 );
  signal inverter4_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert10_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert7_dout_net : std_logic_vector( 1-1 downto 0 );
begin
  i_out <= convert9_dout_net;
  q_out <= convert4_dout_net;
  bit <= mcode_bit_net;
  mult_p_net <= i;
  mult2_p_net <= q;
  convert11_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out5_x0 <= accumulator5_q_net;
  gateway_out9 <= convert4_dout_net;
  gateway_out1_x0 <= convert9_dout_net;
  gateway_out4_x0 <= register11_q_net_x0;
  gateway_out7 <= accumulator4_q_net;
  gateway_out11 <= register11_q_net_x0;
  gateway_out13 <= mcode_bit_net;
  gateway_out14 <= register11_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out5 <= mcode_q_norm_net;
  gateway_out6 <= delay1_q_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out1 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out3 <= mcode_i_norm_net;
  gateway_out4 <= mcode_q_norm_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  subsystem : entity work.example_subsystem_x0 
  port map (
    i => register11_q_net_x0,
    q => register11_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    i_norm => convert9_dout_net,
    q_norm => convert4_dout_net,
    bit => mcode_bit_net,
    gateway_out27 => mcode_bit_net,
    gateway_out5 => mcode_q_norm_net,
    gateway_out6 => delay1_q_net,
    gateway_out22 => mcode_i_norm_net,
    gateway_out24 => delay_q_net,
    gateway_out1 => convert4_dout_net,
    gateway_out2 => convert9_dout_net,
    gateway_out3 => mcode_i_norm_net,
    gateway_out4 => mcode_q_norm_net
  );
  subsystem4 : entity work.example_subsystem4_x0 
  port map (
    d => register3_q_net,
    reset => convert3_dout_net,
    latch => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x0
  );
  subsystem5 : entity work.example_subsystem5 
  port map (
    d => register4_q_net,
    reset => convert3_dout_net,
    latch => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net
  );
  accumulator4 : entity work.sysgen_accum_34d1bd443e 
  port map (
    clr => '0',
    b => mult_p_net,
    rst => inverter4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => accumulator4_q_net
  );
  accumulator5 : entity work.sysgen_accum_34d1bd443e 
  port map (
    clr => '0',
    b => mult2_p_net,
    rst => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => accumulator5_q_net
  );
  convert10 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert10_dout_net
  );
  convert7 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert7_dout_net
  );
  inverter4 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert7_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter4_op_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => accumulator4_q_net,
    rst => convert3_dout_net,
    en => convert7_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register3_q_net
  );
  inverter5 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert10_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter5_op_net
  );
  register4 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => accumulator5_q_net,
    rst => convert3_dout_net,
    en => convert10_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register4_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem_x4 is
  port (
    i : in std_logic_vector( 26-1 downto 0 );
    q : in std_logic_vector( 26-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    i_norm : out std_logic_vector( 18-1 downto 0 );
    q_norm : out std_logic_vector( 18-1 downto 0 );
    bit : out std_logic_vector( 4-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem_x4;
architecture structural of example_subsystem_x4 is 
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal absolute_op_net : std_logic_vector( 27-1 downto 0 );
  signal absolute1_op_net : std_logic_vector( 27-1 downto 0 );
  signal mcode_done_net : std_logic_vector( 1-1 downto 0 );
begin
  i_norm <= convert9_dout_net;
  q_norm <= convert4_dout_net;
  bit <= mcode_bit_net;
  register11_q_net <= i;
  register11_q_net_x0 <= q;
  gateway_out1 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out3 <= mcode_i_norm_net;
  gateway_out4 <= mcode_q_norm_net;
  gateway_out5 <= mcode_q_norm_net;
  gateway_out6 <= delay1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  absolute : entity work.sysgen_abs_50a30d246f 
  port map (
    clr => '0',
    a => register11_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => absolute_op_net
  );
  absolute1 : entity work.sysgen_abs_50a30d246f 
  port map (
    clr => '0',
    a => register11_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    op => absolute1_op_net
  );
  convert4 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 27,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mcode_q_norm_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert4_dout_net
  );
  convert9 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 27,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mcode_i_norm_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert9_dout_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 26
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 26
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  mcode : entity work.sysgen_mcode_block_d71a35a319 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    i_int => delay_q_net,
    q_int => delay1_q_net,
    i_int_abs => absolute_op_net,
    q_int_abs => absolute1_op_net,
    i_norm => mcode_i_norm_net,
    q_norm => mcode_q_norm_net,
    done => mcode_done_net,
    bit => mcode_bit_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Subsystem4/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x27 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x27;
architecture structural of example_posedge_pulse_x27 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  inverter5_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => inverter5_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem4_x8 is
  port (
    d : in std_logic_vector( 26-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem4_x8;
architecture structural of example_subsystem4_x8 is 
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register3_q_net : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  register3_q_net <= d;
  convert3_dout_net <= reset;
  inverter5_op_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x27 
  port map (
    in1 => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => register3_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Subsystem5/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x28 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x28;
architecture structural of example_posedge_pulse_x28 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  inverter5_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => inverter5_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem5_x5 is
  port (
    d : in std_logic_vector( 26-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem5_x5;
architecture structural of example_subsystem5_x5 is 
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register4_q_net : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  register4_q_net <= d;
  convert3_dout_net <= reset;
  inverter5_op_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x28 
  port map (
    in1 => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => register4_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_iq_latch_normalize1 is
  port (
    i : in std_logic_vector( 18-1 downto 0 );
    q : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    i_out : out std_logic_vector( 18-1 downto 0 );
    q_out : out std_logic_vector( 18-1 downto 0 );
    bit : out std_logic_vector( 4-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 )
  );
end example_iq_latch_normalize1;
architecture structural of example_iq_latch_normalize1 is 
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal register3_q_net : std_logic_vector( 26-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 26-1 downto 0 );
  signal inverter4_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert10_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert7_dout_net : std_logic_vector( 1-1 downto 0 );
begin
  i_out <= convert9_dout_net;
  q_out <= convert4_dout_net;
  bit <= mcode_bit_net;
  mult4_p_net <= i;
  mult5_p_net <= q;
  convert11_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out1_x0 <= convert9_dout_net;
  gateway_out11 <= register11_q_net_x0;
  gateway_out13 <= mcode_bit_net;
  gateway_out14 <= register11_q_net;
  gateway_out4_x0 <= register11_q_net_x0;
  gateway_out5_x0 <= accumulator5_q_net;
  gateway_out7 <= accumulator4_q_net;
  gateway_out9 <= convert4_dout_net;
  gateway_out1 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out3 <= mcode_i_norm_net;
  gateway_out4 <= mcode_q_norm_net;
  gateway_out5 <= mcode_q_norm_net;
  gateway_out6 <= delay1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  subsystem : entity work.example_subsystem_x4 
  port map (
    i => register11_q_net_x0,
    q => register11_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    i_norm => convert9_dout_net,
    q_norm => convert4_dout_net,
    bit => mcode_bit_net,
    gateway_out1 => convert4_dout_net,
    gateway_out2 => convert9_dout_net,
    gateway_out22 => mcode_i_norm_net,
    gateway_out24 => delay_q_net,
    gateway_out27 => mcode_bit_net,
    gateway_out3 => mcode_i_norm_net,
    gateway_out4 => mcode_q_norm_net,
    gateway_out5 => mcode_q_norm_net,
    gateway_out6 => delay1_q_net
  );
  subsystem4 : entity work.example_subsystem4_x8 
  port map (
    d => register3_q_net,
    reset => convert3_dout_net,
    latch => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x0
  );
  subsystem5 : entity work.example_subsystem5_x5 
  port map (
    d => register4_q_net,
    reset => convert3_dout_net,
    latch => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net
  );
  accumulator4 : entity work.sysgen_accum_34d1bd443e 
  port map (
    clr => '0',
    b => mult4_p_net,
    rst => inverter4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => accumulator4_q_net
  );
  accumulator5 : entity work.sysgen_accum_34d1bd443e 
  port map (
    clr => '0',
    b => mult5_p_net,
    rst => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => accumulator5_q_net
  );
  convert10 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert10_dout_net
  );
  convert7 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert7_dout_net
  );
  inverter4 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert7_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter4_op_net
  );
  inverter5 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert10_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter5_op_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => accumulator4_q_net,
    rst => convert3_dout_net,
    en => convert7_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register3_q_net
  );
  register4 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => accumulator5_q_net,
    rst => convert3_dout_net,
    en => convert10_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register4_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_iq_integration1 is
  port (
    cav_windowed_imag : in std_logic_vector( 18-1 downto 0 );
    cav_windowed_real : in std_logic_vector( 18-1 downto 0 );
    ref_windowed_q : in std_logic_vector( 18-1 downto 0 );
    ref_windowed_i : in std_logic_vector( 18-1 downto 0 );
    window_profile : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    cav_int_q : out std_logic_vector( 18-1 downto 0 );
    cav_int_i : out std_logic_vector( 18-1 downto 0 );
    ref_int_q : out std_logic_vector( 18-1 downto 0 );
    ref_int_i : out std_logic_vector( 18-1 downto 0 );
    gateway_out5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out11 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out3_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x2 : out std_logic_vector( 37-1 downto 0 );
    gateway_out1_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x0 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out4_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out9_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x0 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x1 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x0 : out std_logic_vector( 26-1 downto 0 )
  );
end example_iq_integration1;
architecture structural of example_iq_integration1 is 
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal accumulator5_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal mcode_q_norm_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  cav_int_q <= convert4_dout_net;
  cav_int_i <= convert9_dout_net;
  ref_int_q <= convert4_dout_net_x0;
  ref_int_i <= convert9_dout_net_x0;
  mult2_p_net <= cav_windowed_imag;
  mult_p_net <= cav_windowed_real;
  mult5_p_net <= ref_windowed_q;
  mult4_p_net <= ref_windowed_i;
  convert11_dout_net <= window_profile;
  convert3_dout_net <= reset;
  gateway_out5 <= accumulator5_q_net_x0;
  gateway_out9 <= convert4_dout_net;
  gateway_out1 <= convert9_dout_net;
  gateway_out4 <= register11_q_net_x0;
  gateway_out7 <= accumulator4_q_net_x0;
  gateway_out11 <= register11_q_net_x0;
  gateway_out13 <= mcode_bit_net;
  gateway_out14 <= register11_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out5_x0 <= mcode_q_norm_net;
  gateway_out6 <= delay1_q_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out1_x1 <= convert4_dout_net;
  gateway_out2_x0 <= convert9_dout_net;
  gateway_out3_x0 <= mcode_i_norm_net;
  gateway_out4_x2 <= mcode_q_norm_net;
  gateway_out1_x2 <= convert9_dout_net_x0;
  gateway_out11_x0 <= register11_q_net_x1;
  gateway_out13_x0 <= mcode_bit_net_x0;
  gateway_out14_x0 <= register11_q_net_x2;
  gateway_out4_x1 <= register11_q_net_x1;
  gateway_out5_x2 <= accumulator5_q_net;
  gateway_out7_x0 <= accumulator4_q_net;
  gateway_out9_x0 <= convert4_dout_net_x0;
  gateway_out1_x0 <= convert4_dout_net_x0;
  gateway_out2 <= convert9_dout_net_x0;
  gateway_out22_x0 <= mcode_i_norm_net_x0;
  gateway_out24_x0 <= delay_q_net_x0;
  gateway_out27_x0 <= mcode_bit_net_x0;
  gateway_out3 <= mcode_i_norm_net_x0;
  gateway_out4_x0 <= mcode_q_norm_net_x0;
  gateway_out5_x1 <= mcode_q_norm_net_x0;
  gateway_out6_x0 <= delay1_q_net_x0;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  iq_latch_normalize : entity work.example_iq_latch_normalize 
  port map (
    i => mult_p_net,
    q => mult2_p_net,
    window => convert11_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    i_out => convert9_dout_net,
    q_out => convert4_dout_net,
    bit => mcode_bit_net,
    gateway_out5_x0 => accumulator5_q_net_x0,
    gateway_out9 => convert4_dout_net,
    gateway_out1_x0 => convert9_dout_net,
    gateway_out4_x0 => register11_q_net_x0,
    gateway_out7 => accumulator4_q_net_x0,
    gateway_out11 => register11_q_net_x0,
    gateway_out13 => mcode_bit_net,
    gateway_out14 => register11_q_net,
    gateway_out27 => mcode_bit_net,
    gateway_out5 => mcode_q_norm_net,
    gateway_out6 => delay1_q_net,
    gateway_out22 => mcode_i_norm_net,
    gateway_out24 => delay_q_net,
    gateway_out1 => convert4_dout_net,
    gateway_out2 => convert9_dout_net,
    gateway_out3 => mcode_i_norm_net,
    gateway_out4 => mcode_q_norm_net
  );
  iq_latch_normalize1 : entity work.example_iq_latch_normalize1 
  port map (
    i => mult4_p_net,
    q => mult5_p_net,
    window => convert11_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    i_out => convert9_dout_net_x0,
    q_out => convert4_dout_net_x0,
    bit => mcode_bit_net_x0,
    gateway_out1_x0 => convert9_dout_net_x0,
    gateway_out11 => register11_q_net_x1,
    gateway_out13 => mcode_bit_net_x0,
    gateway_out14 => register11_q_net_x2,
    gateway_out4_x0 => register11_q_net_x1,
    gateway_out5_x0 => accumulator5_q_net,
    gateway_out7 => accumulator4_q_net,
    gateway_out9 => convert4_dout_net_x0,
    gateway_out1 => convert4_dout_net_x0,
    gateway_out2 => convert9_dout_net_x0,
    gateway_out22 => mcode_i_norm_net_x0,
    gateway_out24 => delay_q_net_x0,
    gateway_out27 => mcode_bit_net_x0,
    gateway_out3 => mcode_i_norm_net_x0,
    gateway_out4 => mcode_q_norm_net_x0,
    gateway_out5 => mcode_q_norm_net_x0,
    gateway_out6 => delay1_q_net_x0
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem_x5 is
  port (
    i : in std_logic_vector( 26-1 downto 0 );
    q : in std_logic_vector( 26-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    i_norm : out std_logic_vector( 18-1 downto 0 );
    q_norm : out std_logic_vector( 18-1 downto 0 );
    bit : out std_logic_vector( 4-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem_x5;
architecture structural of example_subsystem_x5 is 
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal absolute_op_net : std_logic_vector( 27-1 downto 0 );
  signal absolute1_op_net : std_logic_vector( 27-1 downto 0 );
  signal mcode_done_net : std_logic_vector( 1-1 downto 0 );
begin
  i_norm <= convert9_dout_net;
  q_norm <= convert4_dout_net;
  bit <= mcode_bit_net;
  register11_q_net <= i;
  register11_q_net_x0 <= q;
  gateway_out1 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out3 <= mcode_i_norm_net;
  gateway_out4 <= mcode_q_norm_net;
  gateway_out5 <= mcode_q_norm_net;
  gateway_out6 <= delay1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  absolute : entity work.sysgen_abs_50a30d246f 
  port map (
    clr => '0',
    a => register11_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => absolute_op_net
  );
  absolute1 : entity work.sysgen_abs_50a30d246f 
  port map (
    clr => '0',
    a => register11_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    op => absolute1_op_net
  );
  convert4 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 27,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mcode_q_norm_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert4_dout_net
  );
  convert9 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 27,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mcode_i_norm_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert9_dout_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 26
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 26
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  mcode : entity work.sysgen_mcode_block_d71a35a319 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    i_int => delay_q_net,
    q_int => delay1_q_net,
    i_int_abs => absolute_op_net,
    q_int_abs => absolute1_op_net,
    i_norm => mcode_i_norm_net,
    q_norm => mcode_q_norm_net,
    done => mcode_done_net,
    bit => mcode_bit_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Subsystem4/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x30 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x30;
architecture structural of example_posedge_pulse_x30 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  inverter5_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => inverter5_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem4_x9 is
  port (
    d : in std_logic_vector( 26-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem4_x9;
architecture structural of example_subsystem4_x9 is 
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register3_q_net : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  register3_q_net <= d;
  convert3_dout_net <= reset;
  inverter5_op_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x30 
  port map (
    in1 => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => register3_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Subsystem5/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x31 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x31;
architecture structural of example_posedge_pulse_x31 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  inverter5_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => inverter5_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem5_x6 is
  port (
    d : in std_logic_vector( 26-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem5_x6;
architecture structural of example_subsystem5_x6 is 
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register4_q_net : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  register4_q_net <= d;
  convert3_dout_net <= reset;
  inverter5_op_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x31 
  port map (
    in1 => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => register4_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_iq_latch_normalize_x1 is
  port (
    i : in std_logic_vector( 18-1 downto 0 );
    q : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    i_out : out std_logic_vector( 18-1 downto 0 );
    q_out : out std_logic_vector( 18-1 downto 0 );
    bit : out std_logic_vector( 4-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 )
  );
end example_iq_latch_normalize_x1;
architecture structural of example_iq_latch_normalize_x1 is 
  signal convert7_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal mult_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal register3_q_net : std_logic_vector( 26-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 26-1 downto 0 );
  signal inverter4_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert10_dout_net : std_logic_vector( 1-1 downto 0 );
begin
  i_out <= convert9_dout_net;
  q_out <= convert4_dout_net;
  bit <= mcode_bit_net;
  mult_p_net <= i;
  mult2_p_net <= q;
  convert11_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out1_x0 <= convert9_dout_net;
  gateway_out11 <= register11_q_net_x0;
  gateway_out13 <= mcode_bit_net;
  gateway_out14 <= register11_q_net;
  gateway_out4_x0 <= register11_q_net_x0;
  gateway_out5_x0 <= accumulator5_q_net;
  gateway_out7 <= accumulator4_q_net;
  gateway_out9 <= convert4_dout_net;
  gateway_out1 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out3 <= mcode_i_norm_net;
  gateway_out4 <= mcode_q_norm_net;
  gateway_out5 <= mcode_q_norm_net;
  gateway_out6 <= delay1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  subsystem : entity work.example_subsystem_x5 
  port map (
    i => register11_q_net_x0,
    q => register11_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    i_norm => convert9_dout_net,
    q_norm => convert4_dout_net,
    bit => mcode_bit_net,
    gateway_out1 => convert4_dout_net,
    gateway_out2 => convert9_dout_net,
    gateway_out22 => mcode_i_norm_net,
    gateway_out24 => delay_q_net,
    gateway_out27 => mcode_bit_net,
    gateway_out3 => mcode_i_norm_net,
    gateway_out4 => mcode_q_norm_net,
    gateway_out5 => mcode_q_norm_net,
    gateway_out6 => delay1_q_net
  );
  subsystem4 : entity work.example_subsystem4_x9 
  port map (
    d => register3_q_net,
    reset => convert3_dout_net,
    latch => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x0
  );
  subsystem5 : entity work.example_subsystem5_x6 
  port map (
    d => register4_q_net,
    reset => convert3_dout_net,
    latch => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net
  );
  accumulator4 : entity work.sysgen_accum_34d1bd443e 
  port map (
    clr => '0',
    b => mult_p_net,
    rst => inverter4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => accumulator4_q_net
  );
  accumulator5 : entity work.sysgen_accum_34d1bd443e 
  port map (
    clr => '0',
    b => mult2_p_net,
    rst => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => accumulator5_q_net
  );
  convert10 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert10_dout_net
  );
  convert7 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert7_dout_net
  );
  inverter4 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert7_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter4_op_net
  );
  inverter5 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert10_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter5_op_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => accumulator4_q_net,
    rst => convert3_dout_net,
    en => convert7_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register3_q_net
  );
  register4 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => accumulator5_q_net,
    rst => convert3_dout_net,
    en => convert10_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register4_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem_x6 is
  port (
    i : in std_logic_vector( 26-1 downto 0 );
    q : in std_logic_vector( 26-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    i_norm : out std_logic_vector( 18-1 downto 0 );
    q_norm : out std_logic_vector( 18-1 downto 0 );
    bit : out std_logic_vector( 4-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem_x6;
architecture structural of example_subsystem_x6 is 
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal absolute_op_net : std_logic_vector( 27-1 downto 0 );
  signal absolute1_op_net : std_logic_vector( 27-1 downto 0 );
  signal mcode_done_net : std_logic_vector( 1-1 downto 0 );
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
begin
  i_norm <= convert9_dout_net;
  q_norm <= convert4_dout_net;
  bit <= mcode_bit_net;
  register11_q_net <= i;
  register11_q_net_x0 <= q;
  gateway_out1 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out3 <= mcode_i_norm_net;
  gateway_out4 <= mcode_q_norm_net;
  gateway_out5 <= mcode_q_norm_net;
  gateway_out6 <= delay1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  absolute : entity work.sysgen_abs_50a30d246f 
  port map (
    clr => '0',
    a => register11_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => absolute_op_net
  );
  absolute1 : entity work.sysgen_abs_50a30d246f 
  port map (
    clr => '0',
    a => register11_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    op => absolute1_op_net
  );
  convert4 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 27,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mcode_q_norm_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert4_dout_net
  );
  convert9 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 27,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mcode_i_norm_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert9_dout_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 26
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 26
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  mcode : entity work.sysgen_mcode_block_d71a35a319 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    i_int => delay_q_net,
    q_int => delay1_q_net,
    i_int_abs => absolute_op_net,
    q_int_abs => absolute1_op_net,
    i_norm => mcode_i_norm_net,
    q_norm => mcode_q_norm_net,
    done => mcode_done_net,
    bit => mcode_bit_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Subsystem4/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x32 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x32;
architecture structural of example_posedge_pulse_x32 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  inverter5_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => inverter5_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem4_x10 is
  port (
    d : in std_logic_vector( 26-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem4_x10;
architecture structural of example_subsystem4_x10 is 
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register3_q_net : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  register3_q_net <= d;
  convert3_dout_net <= reset;
  inverter5_op_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x32 
  port map (
    in1 => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => register3_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Subsystem5/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x17 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x17;
architecture structural of example_posedge_pulse_x17 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  inverter5_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => inverter5_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem5_x2 is
  port (
    d : in std_logic_vector( 26-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem5_x2;
architecture structural of example_subsystem5_x2 is 
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register4_q_net : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  register4_q_net <= d;
  convert3_dout_net <= reset;
  inverter5_op_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x17 
  port map (
    in1 => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => register4_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_iq_latch_normalize1_x2 is
  port (
    i : in std_logic_vector( 18-1 downto 0 );
    q : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    i_out : out std_logic_vector( 18-1 downto 0 );
    q_out : out std_logic_vector( 18-1 downto 0 );
    bit : out std_logic_vector( 4-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 )
  );
end example_iq_latch_normalize1_x2;
architecture structural of example_iq_latch_normalize1_x2 is 
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal register3_q_net : std_logic_vector( 26-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 26-1 downto 0 );
  signal inverter4_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert10_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert7_dout_net : std_logic_vector( 1-1 downto 0 );
begin
  i_out <= convert9_dout_net;
  q_out <= convert4_dout_net;
  bit <= mcode_bit_net;
  mult4_p_net <= i;
  mult5_p_net <= q;
  convert11_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out1_x0 <= convert9_dout_net;
  gateway_out11 <= register11_q_net_x0;
  gateway_out13 <= mcode_bit_net;
  gateway_out14 <= register11_q_net;
  gateway_out4_x0 <= register11_q_net_x0;
  gateway_out5_x0 <= accumulator5_q_net;
  gateway_out7 <= accumulator4_q_net;
  gateway_out9 <= convert4_dout_net;
  gateway_out1 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out3 <= mcode_i_norm_net;
  gateway_out4 <= mcode_q_norm_net;
  gateway_out5 <= mcode_q_norm_net;
  gateway_out6 <= delay1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  subsystem : entity work.example_subsystem_x6 
  port map (
    i => register11_q_net_x0,
    q => register11_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    i_norm => convert9_dout_net,
    q_norm => convert4_dout_net,
    bit => mcode_bit_net,
    gateway_out1 => convert4_dout_net,
    gateway_out2 => convert9_dout_net,
    gateway_out22 => mcode_i_norm_net,
    gateway_out24 => delay_q_net,
    gateway_out27 => mcode_bit_net,
    gateway_out3 => mcode_i_norm_net,
    gateway_out4 => mcode_q_norm_net,
    gateway_out5 => mcode_q_norm_net,
    gateway_out6 => delay1_q_net
  );
  subsystem4 : entity work.example_subsystem4_x10 
  port map (
    d => register3_q_net,
    reset => convert3_dout_net,
    latch => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x0
  );
  subsystem5 : entity work.example_subsystem5_x2 
  port map (
    d => register4_q_net,
    reset => convert3_dout_net,
    latch => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net
  );
  accumulator4 : entity work.sysgen_accum_34d1bd443e 
  port map (
    clr => '0',
    b => mult4_p_net,
    rst => inverter4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => accumulator4_q_net
  );
  accumulator5 : entity work.sysgen_accum_34d1bd443e 
  port map (
    clr => '0',
    b => mult5_p_net,
    rst => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => accumulator5_q_net
  );
  convert10 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert10_dout_net
  );
  convert7 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert7_dout_net
  );
  inverter4 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert7_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter4_op_net
  );
  inverter5 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert10_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter5_op_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => accumulator4_q_net,
    rst => convert3_dout_net,
    en => convert7_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register3_q_net
  );
  register4 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => accumulator5_q_net,
    rst => convert3_dout_net,
    en => convert10_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register4_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_iq_integration2_x0 is
  port (
    cav_windowed_imag : in std_logic_vector( 18-1 downto 0 );
    cav_windowed_real : in std_logic_vector( 18-1 downto 0 );
    ref_windowed_q : in std_logic_vector( 18-1 downto 0 );
    ref_windowed_i : in std_logic_vector( 18-1 downto 0 );
    window_profile : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    cav_int_q : out std_logic_vector( 18-1 downto 0 );
    cav_int_i : out std_logic_vector( 18-1 downto 0 );
    ref_int_q : out std_logic_vector( 18-1 downto 0 );
    ref_int_i : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x2 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x2 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x0 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out4_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out9_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x0 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 )
  );
end example_iq_integration2_x0;
architecture structural of example_iq_integration2_x0 is 
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal mcode_q_norm_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  cav_int_q <= convert4_dout_net;
  cav_int_i <= convert9_dout_net;
  ref_int_q <= convert4_dout_net_x0;
  ref_int_i <= convert9_dout_net_x0;
  mult2_p_net <= cav_windowed_imag;
  mult_p_net <= cav_windowed_real;
  mult5_p_net <= ref_windowed_q;
  mult4_p_net <= ref_windowed_i;
  convert11_dout_net <= window_profile;
  convert3_dout_net <= reset;
  gateway_out1 <= convert9_dout_net;
  gateway_out11 <= register11_q_net_x0;
  gateway_out13 <= mcode_bit_net;
  gateway_out14 <= register11_q_net;
  gateway_out4 <= register11_q_net_x0;
  gateway_out5 <= accumulator5_q_net_x0;
  gateway_out7 <= accumulator4_q_net_x0;
  gateway_out9 <= convert4_dout_net;
  gateway_out1_x0 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out3_x0 <= mcode_i_norm_net;
  gateway_out4_x2 <= mcode_q_norm_net;
  gateway_out5_x2 <= mcode_q_norm_net;
  gateway_out6_x0 <= delay1_q_net;
  gateway_out1_x2 <= convert9_dout_net_x0;
  gateway_out11_x0 <= register11_q_net_x1;
  gateway_out13_x0 <= mcode_bit_net_x0;
  gateway_out14_x0 <= register11_q_net_x2;
  gateway_out4_x1 <= register11_q_net_x1;
  gateway_out5_x1 <= accumulator5_q_net;
  gateway_out7_x0 <= accumulator4_q_net;
  gateway_out9_x0 <= convert4_dout_net_x0;
  gateway_out1_x1 <= convert4_dout_net_x0;
  gateway_out2_x0 <= convert9_dout_net_x0;
  gateway_out22_x0 <= mcode_i_norm_net_x0;
  gateway_out24_x0 <= delay_q_net_x0;
  gateway_out27_x0 <= mcode_bit_net_x0;
  gateway_out3 <= mcode_i_norm_net_x0;
  gateway_out4_x0 <= mcode_q_norm_net_x0;
  gateway_out5_x0 <= mcode_q_norm_net_x0;
  gateway_out6 <= delay1_q_net_x0;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  iq_latch_normalize : entity work.example_iq_latch_normalize_x1 
  port map (
    i => mult_p_net,
    q => mult2_p_net,
    window => convert11_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    i_out => convert9_dout_net,
    q_out => convert4_dout_net,
    bit => mcode_bit_net,
    gateway_out1_x0 => convert9_dout_net,
    gateway_out11 => register11_q_net_x0,
    gateway_out13 => mcode_bit_net,
    gateway_out14 => register11_q_net,
    gateway_out4_x0 => register11_q_net_x0,
    gateway_out5_x0 => accumulator5_q_net_x0,
    gateway_out7 => accumulator4_q_net_x0,
    gateway_out9 => convert4_dout_net,
    gateway_out1 => convert4_dout_net,
    gateway_out2 => convert9_dout_net,
    gateway_out22 => mcode_i_norm_net,
    gateway_out24 => delay_q_net,
    gateway_out27 => mcode_bit_net,
    gateway_out3 => mcode_i_norm_net,
    gateway_out4 => mcode_q_norm_net,
    gateway_out5 => mcode_q_norm_net,
    gateway_out6 => delay1_q_net
  );
  iq_latch_normalize1 : entity work.example_iq_latch_normalize1_x2 
  port map (
    i => mult4_p_net,
    q => mult5_p_net,
    window => convert11_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    i_out => convert9_dout_net_x0,
    q_out => convert4_dout_net_x0,
    bit => mcode_bit_net_x0,
    gateway_out1_x0 => convert9_dout_net_x0,
    gateway_out11 => register11_q_net_x1,
    gateway_out13 => mcode_bit_net_x0,
    gateway_out14 => register11_q_net_x2,
    gateway_out4_x0 => register11_q_net_x1,
    gateway_out5_x0 => accumulator5_q_net,
    gateway_out7 => accumulator4_q_net,
    gateway_out9 => convert4_dout_net_x0,
    gateway_out1 => convert4_dout_net_x0,
    gateway_out2 => convert9_dout_net_x0,
    gateway_out22 => mcode_i_norm_net_x0,
    gateway_out24 => delay_q_net_x0,
    gateway_out27 => mcode_bit_net_x0,
    gateway_out3 => mcode_i_norm_net_x0,
    gateway_out4 => mcode_q_norm_net_x0,
    gateway_out5 => mcode_q_norm_net_x0,
    gateway_out6 => delay1_q_net_x0
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Masking_n_delay
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_masking_n_delay is
  port (
    phi_reset_trig : in std_logic_vector( 1-1 downto 0 );
    start_pt : in std_logic_vector( 16-1 downto 0 );
    stop_pt : in std_logic_vector( 16-1 downto 0 );
    flo_start : in std_logic_vector( 16-1 downto 0 );
    flo_stop : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    trig_reset : out std_logic_vector( 1-1 downto 0 );
    counter_x0 : out std_logic_vector( 8-1 downto 0 );
    eval_window : out std_logic_vector( 1-1 downto 0 );
    flo_window : out std_logic_vector( 1-1 downto 0 );
    stream_valid : out std_logic_vector( 1-1 downto 0 )
  );
end example_masking_n_delay;
architecture structural of example_masking_n_delay is 
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal relational7_op_net : std_logic_vector( 1-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 1-1 downto 0 );
  signal register33_q_net : std_logic_vector( 16-1 downto 0 );
  signal register34_q_net : std_logic_vector( 16-1 downto 0 );
  signal register3_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal register4_q_net : std_logic_vector( 16-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal register2_q_net : std_logic_vector( 16-1 downto 0 );
  signal down_sample3_q_net : std_logic_vector( 16-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal register3_q_net : std_logic_vector( 16-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 16-1 downto 0 );
  signal constant4_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical2_y_net : std_logic_vector( 1-1 downto 0 );
  signal register10_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 16-1 downto 0 );
  signal convert7_dout_net : std_logic_vector( 1-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert8_dout_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 16-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 16-1 downto 0 );
  signal down_sample2_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay6_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay7_q_net : std_logic_vector( 8-1 downto 0 );
  signal register5_q_net : std_logic_vector( 16-1 downto 0 );
  signal register6_q_net : std_logic_vector( 16-1 downto 0 );
  signal relational6_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational2_op_net : std_logic_vector( 1-1 downto 0 );
begin
  trig_reset <= convert3_dout_net;
  counter_x0 <= convert4_dout_net;
  eval_window <= convert11_dout_net;
  flo_window <= convert2_dout_net;
  stream_valid <= relational7_op_net;
  down_sample2_q_net <= phi_reset_trig;
  register33_q_net <= start_pt;
  register34_q_net <= stop_pt;
  register3_q_net_x0 <= flo_start;
  register4_q_net <= flo_stop;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000001100100"
  )
  port map (
    en => "1",
    rst => "0",
    d => register3_q_net_x0,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register2_q_net
  );
  down_sample3 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register2_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample3_q_net
  );
  down_sample4 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register3_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample4_q_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000001100100"
  )
  port map (
    en => "1",
    rst => "0",
    d => register4_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register3_q_net
  );
  constant1 : entity work.sysgen_constant_1c061e35c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant4 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant4_op_net
  );
  convert11 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => logical1_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert11_dout_net
  );
  convert2 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => logical2_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert2_dout_net
  );
  convert3 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register10_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert3_dout_net
  );
  convert4 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 16,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 8,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => counter_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert4_dout_net
  );
  convert7 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => relational3_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert7_dout_net
  );
  convert8 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert8_dout_net
  );
  counter : entity work.example_xlcounter_limit 
  generic map (
    cnt_15_0 => 32768,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "example_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 16
  )
  port map (
    clr => '0',
    rst => convert3_dout_net,
    en => register1_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => counter_op_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  delay2 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '1',
    d => down_sample1_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay2_q_net
  );
  delay3 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '1',
    d => down_sample2_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay3_q_net
  );
  delay4 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay4_q_net
  );
  delay6 : entity work.example_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay6_q_net
  );
  delay7 : entity work.example_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay7_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register5_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample1_q_net
  );
  down_sample2 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register6_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample2_q_net_x0
  );
  logical1 : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => convert8_dout_net,
    d1 => convert7_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical1_y_net
  );
  logical2 : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational6_op_net,
    d1 => relational1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical2_y_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => convert3_dout_net,
    en => convert3_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register1_q_net
  );
  register10 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample2_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register10_q_net
  );
  register5 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register33_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register5_q_net
  );
  register6 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000001100100"
  )
  port map (
    en => "1",
    rst => "0",
    d => register34_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register6_q_net
  );
  relational1 : entity work.sysgen_relational_4cc2e42350 
  port map (
    clr => '0',
    a => delay7_q_net,
    b => down_sample4_q_net,
    en => relational2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational1_op_net
  );
  relational2 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => constant1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational2_op_net
  );
  relational3 : entity work.sysgen_relational_4cc2e42350 
  port map (
    clr => '0',
    a => delay4_q_net,
    b => delay3_q_net,
    en => relational2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational3_op_net
  );
  relational4 : entity work.sysgen_relational_d39f20029b 
  port map (
    clr => '0',
    a => delay1_q_net,
    b => delay2_q_net,
    en => relational2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
  relational6 : entity work.sysgen_relational_d39f20029b 
  port map (
    clr => '0',
    a => delay6_q_net,
    b => down_sample3_q_net,
    en => relational2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational6_op_net
  );
  relational7 : entity work.sysgen_relational_78f65d41b5 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => constant4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational7_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/PA_select/Channel Select1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_channel_select1_x0 is
  port (
    in0 : in std_logic_vector( 18-1 downto 0 );
    in1 : in std_logic_vector( 18-1 downto 0 );
    ch_id : in std_logic_vector( 4-1 downto 0 );
    ch_sel : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out0 : out std_logic_vector( 18-1 downto 0 );
    out1 : out std_logic_vector( 18-1 downto 0 )
  );
end example_channel_select1_x0;
architecture structural of example_channel_select1_x0 is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal amp : std_logic_vector( 18-1 downto 0 );
  signal phase : std_logic_vector( 18-1 downto 0 );
  signal channel : std_logic_vector( 4-1 downto 0 );
  signal register29_q_net : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal constant13_op_net : std_logic_vector( 4-1 downto 0 );
  signal delay_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal register2_q_net : std_logic_vector( 18-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register6_q_net : std_logic_vector( 1-1 downto 0 );
  signal last : std_logic_vector( 1-1 downto 0 );
begin
  out0 <= down_sample1_q_net;
  out1 <= down_sample_q_net;
  amp <= in0;
  phase <= in1;
  channel <= ch_id;
  register29_q_net <= ch_sel;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  constant13 : entity work.sysgen_constant_ff2f539dd4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant13_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => phase,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => amp,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay1_q_net
  );
  down_sample : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register3_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register2_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample1_q_net
  );
  register_x0 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register_q_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay1_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register1_q_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register1_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register2_q_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register3_q_net
  );
  register6 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => last,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register6_q_net
  );
  relational : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => channel,
    b => register29_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => channel,
    b => constant13_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => last
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/PA_select
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_pa_select_x0 is
  port (
    pa_bus_1 : in std_logic_vector( 18-1 downto 0 );
    pa_chan_sel : in std_logic_vector( 4-1 downto 0 );
    pa_bus_2 : in std_logic_vector( 18-1 downto 0 );
    pa_bus_3 : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    amp : out std_logic_vector( 18-1 downto 0 );
    phase : out std_logic_vector( 18-1 downto 0 )
  );
end example_pa_select_x0;
architecture structural of example_pa_select_x0 is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal amp_x0 : std_logic_vector( 18-1 downto 0 );
  signal register29_q_net : std_logic_vector( 4-1 downto 0 );
  signal phase_x0 : std_logic_vector( 18-1 downto 0 );
  signal channel : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  amp <= down_sample1_q_net;
  phase <= down_sample_q_net;
  amp_x0 <= pa_bus_1;
  register29_q_net <= pa_chan_sel;
  phase_x0 <= pa_bus_2;
  channel <= pa_bus_3;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  channel_select1 : entity work.example_channel_select1_x0 
  port map (
    in0 => amp_x0,
    in1 => phase_x0,
    ch_id => channel,
    ch_sel => register29_q_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out0 => down_sample1_q_net,
    out1 => down_sample_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/PA_select1/Channel Select1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_channel_select1_x1 is
  port (
    in0 : in std_logic_vector( 18-1 downto 0 );
    in1 : in std_logic_vector( 18-1 downto 0 );
    ch_id : in std_logic_vector( 4-1 downto 0 );
    ch_sel : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out0 : out std_logic_vector( 18-1 downto 0 );
    out1 : out std_logic_vector( 18-1 downto 0 )
  );
end example_channel_select1_x1;
architecture structural of example_channel_select1_x1 is 
  signal delay1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal register2_q_net : std_logic_vector( 18-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register6_q_net : std_logic_vector( 1-1 downto 0 );
  signal last : std_logic_vector( 1-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal amp : std_logic_vector( 18-1 downto 0 );
  signal phase : std_logic_vector( 18-1 downto 0 );
  signal channel : std_logic_vector( 4-1 downto 0 );
  signal register30_q_net : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal constant13_op_net : std_logic_vector( 4-1 downto 0 );
  signal delay_q_net : std_logic_vector( 18-1 downto 0 );
begin
  out0 <= down_sample1_q_net;
  out1 <= down_sample_q_net;
  amp <= in0;
  phase <= in1;
  channel <= ch_id;
  register30_q_net <= ch_sel;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  constant13 : entity work.sysgen_constant_ff2f539dd4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant13_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => phase,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => amp,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay1_q_net
  );
  down_sample : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register3_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register2_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample1_q_net
  );
  register_x0 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register_q_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay1_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register1_q_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register1_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register2_q_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register3_q_net
  );
  register6 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => last,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register6_q_net
  );
  relational : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => channel,
    b => register30_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => channel,
    b => constant13_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => last
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/PA_select1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_pa_select1 is
  port (
    pa_bus_1 : in std_logic_vector( 18-1 downto 0 );
    pa_chan_sel : in std_logic_vector( 4-1 downto 0 );
    pa_bus_2 : in std_logic_vector( 18-1 downto 0 );
    pa_bus_3 : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    amp : out std_logic_vector( 18-1 downto 0 );
    phase : out std_logic_vector( 18-1 downto 0 )
  );
end example_pa_select1;
architecture structural of example_pa_select1 is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal amp_x0 : std_logic_vector( 18-1 downto 0 );
  signal register30_q_net : std_logic_vector( 4-1 downto 0 );
  signal phase_x0 : std_logic_vector( 18-1 downto 0 );
  signal channel : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  amp <= down_sample1_q_net;
  phase <= down_sample_q_net;
  amp_x0 <= pa_bus_1;
  register30_q_net <= pa_chan_sel;
  phase_x0 <= pa_bus_2;
  channel <= pa_bus_3;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  channel_select1 : entity work.example_channel_select1_x1 
  port map (
    in0 => amp_x0,
    in1 => phase_x0,
    ch_id => channel,
    ch_sel => register30_q_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out0 => down_sample1_q_net,
    out1 => down_sample_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem1/Channel Select3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_channel_select3_x0 is
  port (
    in0 : in std_logic_vector( 18-1 downto 0 );
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    ch_id : in std_logic_vector( 4-1 downto 0 );
    ch_sel : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out0 : out std_logic_vector( 18-1 downto 0 );
    out1 : out std_logic_vector( 18-1 downto 0 )
  );
end example_channel_select3_x0;
architecture structural of example_channel_select3_x0 is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal ddci : std_logic_vector( 18-1 downto 0 );
  signal ddcq : std_logic_vector( 18-1 downto 0 );
  signal ddcsync : std_logic_vector( 1-1 downto 0 );
  signal ddcchannel : std_logic_vector( 4-1 downto 0 );
  signal register30_q_net : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal constant13_op_net : std_logic_vector( 4-1 downto 0 );
  signal delay_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal register2_q_net : std_logic_vector( 18-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register6_q_net : std_logic_vector( 1-1 downto 0 );
  signal last : std_logic_vector( 1-1 downto 0 );
begin
  out0 <= down_sample1_q_net;
  out1 <= down_sample_q_net;
  ddci <= in0;
  ddcq <= in1;
  ddcsync <= in2;
  ddcchannel <= ch_id;
  register30_q_net <= ch_sel;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  constant13 : entity work.sysgen_constant_ff2f539dd4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant13_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => ddcq,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => ddci,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay1_q_net
  );
  down_sample : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register3_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register2_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample1_q_net
  );
  register_x0 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register_q_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay1_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register1_q_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register1_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register2_q_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register3_q_net
  );
  register6 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => last,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register6_q_net
  );
  relational : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => ddcchannel,
    b => register30_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => ddcchannel,
    b => constant13_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => last
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem1_x1 is
  port (
    iq_stream_in_1 : in std_logic_vector( 18-1 downto 0 );
    iq_chan_sel : in std_logic_vector( 4-1 downto 0 );
    iq_stream_in_2 : in std_logic_vector( 18-1 downto 0 );
    iq_stream_in_3 : in std_logic_vector( 4-1 downto 0 );
    iq_stream_in_4 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    ddci : out std_logic_vector( 18-1 downto 0 );
    ddcq : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem1_x1;
architecture structural of example_subsystem1_x1 is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal ddci_x0 : std_logic_vector( 18-1 downto 0 );
  signal register30_q_net : std_logic_vector( 4-1 downto 0 );
  signal ddcq_x0 : std_logic_vector( 18-1 downto 0 );
  signal ddcchannel : std_logic_vector( 4-1 downto 0 );
  signal ddcsync : std_logic_vector( 1-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  ddci <= down_sample1_q_net;
  ddcq <= down_sample_q_net;
  ddci_x0 <= iq_stream_in_1;
  register30_q_net <= iq_chan_sel;
  ddcq_x0 <= iq_stream_in_2;
  ddcchannel <= iq_stream_in_3;
  ddcsync <= iq_stream_in_4;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  channel_select3 : entity work.example_channel_select3_x0 
  port map (
    in0 => ddci_x0,
    in1 => ddcq_x0,
    in2 => ddcsync,
    ch_id => ddcchannel,
    ch_sel => register30_q_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out0 => down_sample1_q_net,
    out1 => down_sample_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem10/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x34 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x34;
architecture structural of example_posedge_pulse_x34 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem10
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem10 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem10;
architecture structural of example_subsystem10 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample1_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x34 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample1_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem11/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x35 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x35;
architecture structural of example_posedge_pulse_x35 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem11
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem11 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem11;
architecture structural of example_subsystem11 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x35 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem12/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x36 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x36;
architecture structural of example_posedge_pulse_x36 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem12
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem12 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem12;
architecture structural of example_subsystem12 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x36 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem13/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x33 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x33;
architecture structural of example_posedge_pulse_x33 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem13
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem13 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem13;
architecture structural of example_subsystem13 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample1_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x33 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample1_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem14/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x9 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x9;
architecture structural of example_posedge_pulse_x9 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem14
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem14 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem14;
architecture structural of example_subsystem14 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x9 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem2/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x13 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x13;
architecture structural of example_posedge_pulse_x13 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem2_x4 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem2_x4;
architecture structural of example_subsystem2_x4 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample1_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x13 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample1_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem3/Channel Select3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_channel_select3_x1 is
  port (
    in0 : in std_logic_vector( 18-1 downto 0 );
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    ch_id : in std_logic_vector( 4-1 downto 0 );
    ch_sel : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out0 : out std_logic_vector( 18-1 downto 0 );
    out1 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 )
  );
end example_channel_select3_x1;
architecture structural of example_channel_select3_x1 is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 1-1 downto 0 );
  signal ddci : std_logic_vector( 18-1 downto 0 );
  signal ddcq : std_logic_vector( 18-1 downto 0 );
  signal ddcsync : std_logic_vector( 1-1 downto 0 );
  signal ddcchannel : std_logic_vector( 4-1 downto 0 );
  signal register29_q_net : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal constant13_op_net : std_logic_vector( 4-1 downto 0 );
  signal delay_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal register2_q_net : std_logic_vector( 18-1 downto 0 );
  signal register5_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register6_q_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 1-1 downto 0 );
  signal last : std_logic_vector( 1-1 downto 0 );
begin
  out0 <= down_sample1_q_net;
  out1 <= down_sample_q_net;
  out2 <= down_sample2_q_net;
  ddci <= in0;
  ddcq <= in1;
  ddcsync <= in2;
  ddcchannel <= ch_id;
  register29_q_net <= ch_sel;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  constant13 : entity work.sysgen_constant_ff2f539dd4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant13_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => ddcq,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => ddci,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay1_q_net
  );
  delay2 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => ddcsync,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay2_q_net
  );
  down_sample : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register3_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register2_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample1_q_net
  );
  down_sample2 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register5_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample2_q_net
  );
  register_x0 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register_q_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay1_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register1_q_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register1_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register2_q_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register3_q_net
  );
  register4 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => delay2_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register4_q_net
  );
  register5 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => register4_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register5_q_net
  );
  register6 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => last,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register6_q_net
  );
  relational : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => ddcchannel,
    b => register29_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => ddcchannel,
    b => constant13_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => last
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem3_x2 is
  port (
    iq_stream_in_1 : in std_logic_vector( 18-1 downto 0 );
    iq_chan_sel : in std_logic_vector( 4-1 downto 0 );
    iq_stream_in_2 : in std_logic_vector( 18-1 downto 0 );
    iq_stream_in_3 : in std_logic_vector( 4-1 downto 0 );
    iq_stream_in_4 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    ddci : out std_logic_vector( 18-1 downto 0 );
    ddcq : out std_logic_vector( 18-1 downto 0 );
    sync : out std_logic_vector( 1-1 downto 0 )
  );
end example_subsystem3_x2;
architecture structural of example_subsystem3_x2 is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 1-1 downto 0 );
  signal ddci_x0 : std_logic_vector( 18-1 downto 0 );
  signal register29_q_net : std_logic_vector( 4-1 downto 0 );
  signal ddcq_x0 : std_logic_vector( 18-1 downto 0 );
  signal ddcchannel : std_logic_vector( 4-1 downto 0 );
  signal ddcsync : std_logic_vector( 1-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  ddci <= down_sample1_q_net;
  ddcq <= down_sample_q_net;
  sync <= down_sample2_q_net;
  ddci_x0 <= iq_stream_in_1;
  register29_q_net <= iq_chan_sel;
  ddcq_x0 <= iq_stream_in_2;
  ddcchannel <= iq_stream_in_3;
  ddcsync <= iq_stream_in_4;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  channel_select3 : entity work.example_channel_select3_x1 
  port map (
    in0 => ddci_x0,
    in1 => ddcq_x0,
    in2 => ddcsync,
    ch_id => ddcchannel,
    ch_sel => register29_q_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out0 => down_sample1_q_net,
    out1 => down_sample_q_net,
    out2 => down_sample2_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem4/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x37 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x37;
architecture structural of example_posedge_pulse_x37 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem4_x11 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out8 : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem4_x11;
architecture structural of example_subsystem4_x11 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  gateway_out1 <= logical_y_net;
  gateway_out8 <= register11_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x37 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem5/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x38 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x38;
architecture structural of example_posedge_pulse_x38 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem5_x7 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem5_x7;
architecture structural of example_subsystem5_x7 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample1_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x38 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample1_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem6/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x39 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x39;
architecture structural of example_posedge_pulse_x39 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem6
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem6 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem6;
architecture structural of example_subsystem6 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x39 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem7/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x40 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x40;
architecture structural of example_posedge_pulse_x40 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem7
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem7 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem7;
architecture structural of example_subsystem7 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample1_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x40 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample1_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem8/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x41 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x41;
architecture structural of example_posedge_pulse_x41 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem8
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem8 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem8;
architecture structural of example_subsystem8 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample1_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x41 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample1_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem9/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x48 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x48;
architecture structural of example_posedge_pulse_x48 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/Subsystem9
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem9_x0 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem9_x0;
architecture structural of example_subsystem9_x0 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x48 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_Masking_window
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_c1p1_masking_window is
  port (
    counter : in std_logic_vector( 8-1 downto 0 );
    start_pt : in std_logic_vector( 16-1 downto 0 );
    stop_pt : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    eval_window : out std_logic_vector( 1-1 downto 0 )
  );
end example_c1p1_masking_window;
architecture structural of example_c1p1_masking_window is 
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal register31_q_net : std_logic_vector( 16-1 downto 0 );
  signal register32_q_net : std_logic_vector( 16-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 16-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 16-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 16-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 8-1 downto 0 );
  signal register5_q_net : std_logic_vector( 16-1 downto 0 );
  signal register6_q_net : std_logic_vector( 16-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational2_op_net : std_logic_vector( 1-1 downto 0 );
begin
  eval_window <= convert11_dout_net;
  convert4_dout_net <= counter;
  register31_q_net <= start_pt;
  register32_q_net <= stop_pt;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  constant1 : entity work.sysgen_constant_1c061e35c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  convert11 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => logical1_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert11_dout_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  delay2 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '1',
    d => down_sample1_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay2_q_net
  );
  delay3 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '1',
    d => down_sample2_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay3_q_net
  );
  delay4 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay4_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register5_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample1_q_net
  );
  down_sample2 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register6_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample2_q_net
  );
  logical1 : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => relational3_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical1_y_net
  );
  register5 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register31_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register5_q_net
  );
  register6 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000001100100"
  )
  port map (
    en => "1",
    rst => "0",
    d => register32_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register6_q_net
  );
  relational2 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => constant1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational2_op_net
  );
  relational3 : entity work.sysgen_relational_4cc2e42350 
  port map (
    clr => '0',
    a => delay4_q_net,
    b => delay3_q_net,
    en => relational2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational3_op_net
  );
  relational4 : entity work.sysgen_relational_d39f20029b 
  port map (
    clr => '0',
    a => delay1_q_net,
    b => delay2_q_net,
    en => relational2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_PA_conversion/Subsystem1/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x15 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x15;
architecture structural of example_posedge_pulse_x15 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  delay1_q_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => delay1_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => delay1_q_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_PA_conversion/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem1_x0 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem1_x0;
architecture structural of example_subsystem1_x0 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_1_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  cordic_6_0_1_m_axis_dout_tdata_real_net <= d;
  convert3_dout_net <= reset;
  delay1_q_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x15 
  port map (
    in1 => delay1_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => cordic_6_0_1_m_axis_dout_tdata_real_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_PA_conversion/Subsystem2/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x52 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x52;
architecture structural of example_posedge_pulse_x52 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  delay_q_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => delay_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => delay_q_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_PA_conversion/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem2_x2 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem2_x2;
architecture structural of example_subsystem2_x2 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  cordic_6_0_m_axis_dout_tdata_phase_net <= d;
  convert3_dout_net <= reset;
  delay_q_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x52 
  port map (
    in1 => delay_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => cordic_6_0_m_axis_dout_tdata_phase_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_PA_conversion/Subsystem3/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x53 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x53;
architecture structural of example_posedge_pulse_x53 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  delay_q_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => delay_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => delay_q_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_PA_conversion/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem3_x5 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem3_x5;
architecture structural of example_subsystem3_x5 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  cordic_6_0_m_axis_dout_tdata_real_net <= d;
  convert3_dout_net <= reset;
  delay_q_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x53 
  port map (
    in1 => delay_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => cordic_6_0_m_axis_dout_tdata_real_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_PA_conversion/Subsystem4/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x16 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x16;
architecture structural of example_posedge_pulse_x16 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  delay1_q_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => delay1_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => delay1_q_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_PA_conversion/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem4_x3 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem4_x3;
architecture structural of example_subsystem4_x3 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_1_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  cordic_6_0_1_m_axis_dout_tdata_phase_net <= d;
  convert3_dout_net <= reset;
  delay1_q_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x16 
  port map (
    in1 => delay1_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => cordic_6_0_1_m_axis_dout_tdata_phase_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_PA_conversion
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_c1p1_pa_conversion_x0 is
  port (
    cav_int_q : in std_logic_vector( 18-1 downto 0 );
    cav_int_i : in std_logic_vector( 18-1 downto 0 );
    ref_int_q : in std_logic_vector( 18-1 downto 0 );
    ref_int_i : in std_logic_vector( 18-1 downto 0 );
    cal_coefficient : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    phi_diff : out std_logic_vector( 18-1 downto 0 );
    phi_diff_ready : out std_logic_vector( 1-1 downto 0 );
    ref_phi_out : out std_logic_vector( 18-1 downto 0 );
    ref_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav_phi_out : out std_logic_vector( 18-1 downto 0 );
    cav_amp_out : out std_logic_vector( 18-1 downto 0 )
  );
end example_c1p1_pa_conversion_x0;
architecture structural of example_c1p1_pa_conversion_x0 is 
  signal addsub_s_net : std_logic_vector( 18-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal down_sample7_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal cordic_6_0_1_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_1_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal constant4_op_net : std_logic_vector( 16-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational2_op_net : std_logic_vector( 1-1 downto 0 );
  signal clock_enable_probe2_q_net : std_logic_vector( 1-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 1-1 downto 0 );
  signal clock_enable_probe1_q_net : std_logic_vector( 1-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 1-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 18-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 18-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 16-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tvalid_net : std_logic;
  signal cordic_6_0_1_m_axis_dout_tvalid_net : std_logic;
begin
  phi_diff <= addsub_s_net;
  phi_diff_ready <= relational_op_net;
  ref_phi_out <= register11_q_net_x2;
  ref_amp_out <= register11_q_net;
  cav_phi_out <= register11_q_net_x0;
  cav_amp_out <= register11_q_net_x1;
  convert4_dout_net <= cav_int_q;
  convert9_dout_net <= cav_int_i;
  convert4_dout_net_x0 <= ref_int_q;
  convert9_dout_net_x0 <= ref_int_i;
  down_sample7_q_net <= cal_coefficient;
  convert3_dout_net <= reset;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  subsystem1_x0 : entity work.example_subsystem1_x0 
  port map (
    d => cordic_6_0_1_m_axis_dout_tdata_real_net,
    reset => convert3_dout_net,
    latch => delay1_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net
  );
  subsystem2_x0 : entity work.example_subsystem2_x2 
  port map (
    d => cordic_6_0_m_axis_dout_tdata_phase_net,
    reset => convert3_dout_net,
    latch => delay_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x0
  );
  subsystem3 : entity work.example_subsystem3_x5 
  port map (
    d => cordic_6_0_m_axis_dout_tdata_real_net,
    reset => convert3_dout_net,
    latch => delay_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x1
  );
  subsystem4 : entity work.example_subsystem4_x3 
  port map (
    d => cordic_6_0_1_m_axis_dout_tdata_phase_net,
    reset => convert3_dout_net,
    latch => delay1_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x2
  );
  constant4 : entity work.sysgen_constant_1c061e35c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant4_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 21,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational1_op_net,
    d1 => relational2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
  relational1 : entity work.sysgen_relational_55569134aa 
  port map (
    clr => '0',
    a => constant4_op_net,
    b => convert9_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational1_op_net
  );
  clock_enable_probe2 : entity work.example_xlceprobe 
  generic map (
    d_width => 18,
    q_width => 1
  )
  port map (
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => clock_enable_probe2_q_net
  );
  down_sample2 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => clock_enable_probe2_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample2_q_net
  );
  relational2 : entity work.sysgen_relational_55569134aa 
  port map (
    clr => '0',
    a => constant4_op_net,
    b => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational2_op_net
  );
  clock_enable_probe1 : entity work.example_xlceprobe 
  generic map (
    d_width => 18,
    q_width => 1
  )
  port map (
    d => convert4_dout_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => clock_enable_probe1_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => clock_enable_probe1_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample1_q_net
  );
  addsub : entity work.example_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 15,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 19,
    core_name0 => "example_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 15,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub1_s_net,
    b => delay4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub_s_net
  );
  addsub1 : entity work.example_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 15,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 17,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 21,
    core_name0 => "example_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 15,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => register11_q_net_x0,
    b => down_sample7_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub1_s_net
  );
  constant_x0 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  delay4 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net_x2,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay4_q_net
  );
  relational : entity work.sysgen_relational_a432dce3f8 
  port map (
    clr => '0',
    a => addsub_s_net,
    b => constant_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational_op_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 21,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => logical1_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  logical1 : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational3_op_net,
    d1 => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical1_y_net
  );
  relational3 : entity work.sysgen_relational_9b53ed3669 
  port map (
    clr => '0',
    a => convert4_dout_net_x0,
    b => constant5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational3_op_net
  );
  relational4 : entity work.sysgen_relational_9b53ed3669 
  port map (
    clr => '0',
    a => convert9_dout_net_x0,
    b => constant5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
  constant5 : entity work.sysgen_constant_1c061e35c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant5_op_net
  );
  cordic_6_0 : entity work.xlcordic_b0006847a679caa89b70cd0e3ba875d8 
  port map (
    s_axis_cartesian_tvalid => down_sample2_q_net(0),
    s_axis_cartesian_tdata_imag => convert4_dout_net,
    s_axis_cartesian_tdata_real => convert9_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    m_axis_dout_tvalid => cordic_6_0_m_axis_dout_tvalid_net,
    m_axis_dout_tdata_phase => cordic_6_0_m_axis_dout_tdata_phase_net,
    m_axis_dout_tdata_real => cordic_6_0_m_axis_dout_tdata_real_net
  );
  cordic_6_0_1 : entity work.xlcordic_b0006847a679caa89b70cd0e3ba875d8 
  port map (
    s_axis_cartesian_tvalid => down_sample1_q_net(0),
    s_axis_cartesian_tdata_imag => convert4_dout_net_x0,
    s_axis_cartesian_tdata_real => convert9_dout_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    m_axis_dout_tvalid => cordic_6_0_1_m_axis_dout_tvalid_net,
    m_axis_dout_tdata_phase => cordic_6_0_1_m_axis_dout_tdata_phase_net,
    m_axis_dout_tdata_real => cordic_6_0_1_m_axis_dout_tdata_real_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_PA_conversion1/Subsystem1/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x14 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x14;
architecture structural of example_posedge_pulse_x14 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  delay1_q_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => delay1_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => delay1_q_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_PA_conversion1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem1_x3 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem1_x3;
architecture structural of example_subsystem1_x3 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_1_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  cordic_6_0_1_m_axis_dout_tdata_real_net <= d;
  convert3_dout_net <= reset;
  delay1_q_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x14 
  port map (
    in1 => delay1_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => cordic_6_0_1_m_axis_dout_tdata_real_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_PA_conversion1/Subsystem2/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x12 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x12;
architecture structural of example_posedge_pulse_x12 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  delay_q_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => delay_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => delay_q_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_PA_conversion1/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem2_x0 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem2_x0;
architecture structural of example_subsystem2_x0 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  cordic_6_0_m_axis_dout_tdata_phase_net <= d;
  convert3_dout_net <= reset;
  delay_q_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x12 
  port map (
    in1 => delay_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => cordic_6_0_m_axis_dout_tdata_phase_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_PA_conversion1/Subsystem3/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x4 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x4;
architecture structural of example_posedge_pulse_x4 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  delay_q_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => delay_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => delay_q_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_PA_conversion1/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem3_x0 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem3_x0;
architecture structural of example_subsystem3_x0 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  cordic_6_0_m_axis_dout_tdata_real_net <= d;
  convert3_dout_net <= reset;
  delay_q_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x4 
  port map (
    in1 => delay_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => cordic_6_0_m_axis_dout_tdata_real_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_PA_conversion1/Subsystem4/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x7 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x7;
architecture structural of example_posedge_pulse_x7 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  delay1_q_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => delay1_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => delay1_q_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_PA_conversion1/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem4_x1 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem4_x1;
architecture structural of example_subsystem4_x1 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_1_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  cordic_6_0_1_m_axis_dout_tdata_phase_net <= d;
  convert3_dout_net <= reset;
  delay1_q_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x7 
  port map (
    in1 => delay1_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => cordic_6_0_1_m_axis_dout_tdata_phase_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_PA_conversion1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_c1p1_pa_conversion1_x0 is
  port (
    cav_int_q : in std_logic_vector( 18-1 downto 0 );
    cav_int_i : in std_logic_vector( 18-1 downto 0 );
    ref_int_q : in std_logic_vector( 18-1 downto 0 );
    ref_int_i : in std_logic_vector( 18-1 downto 0 );
    cal_coefficient : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    phi_diff : out std_logic_vector( 18-1 downto 0 );
    phi_diff_ready : out std_logic_vector( 1-1 downto 0 );
    ref_phi_out : out std_logic_vector( 18-1 downto 0 );
    ref_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav_phi_out : out std_logic_vector( 18-1 downto 0 );
    cav_amp_out : out std_logic_vector( 18-1 downto 0 )
  );
end example_c1p1_pa_conversion1_x0;
architecture structural of example_c1p1_pa_conversion1_x0 is 
  signal addsub_s_net : std_logic_vector( 18-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal down_sample3_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal cordic_6_0_1_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_1_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 18-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tvalid_net : std_logic;
  signal down_sample2_q_net : std_logic;
  signal cordic_6_0_1_m_axis_dout_tvalid_net : std_logic;
  signal down_sample1_q_net : std_logic;
  signal clock_enable_probe1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clock_enable_probe2_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant4_op_net : std_logic_vector( 16-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 16-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational2_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  phi_diff <= addsub_s_net;
  phi_diff_ready <= relational_op_net;
  ref_phi_out <= register11_q_net_x2;
  ref_amp_out <= register11_q_net_x0;
  cav_phi_out <= register11_q_net_x1;
  cav_amp_out <= register11_q_net;
  convert4_dout_net <= cav_int_q;
  convert9_dout_net <= cav_int_i;
  convert4_dout_net_x0 <= ref_int_q;
  convert9_dout_net_x0 <= ref_int_i;
  down_sample3_q_net <= cal_coefficient;
  convert3_dout_net <= reset;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  subsystem1_x0 : entity work.example_subsystem1_x3 
  port map (
    d => cordic_6_0_1_m_axis_dout_tdata_real_net,
    reset => convert3_dout_net,
    latch => delay1_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x0
  );
  subsystem2_x0 : entity work.example_subsystem2_x0 
  port map (
    d => cordic_6_0_m_axis_dout_tdata_phase_net,
    reset => convert3_dout_net,
    latch => delay_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x1
  );
  subsystem3 : entity work.example_subsystem3_x0 
  port map (
    d => cordic_6_0_m_axis_dout_tdata_real_net,
    reset => convert3_dout_net,
    latch => delay_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net
  );
  subsystem4 : entity work.example_subsystem4_x1 
  port map (
    d => cordic_6_0_1_m_axis_dout_tdata_phase_net,
    reset => convert3_dout_net,
    latch => delay1_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x2
  );
  addsub : entity work.example_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 15,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 19,
    core_name0 => "example_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 15,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub1_s_net,
    b => delay4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub_s_net
  );
  addsub1 : entity work.example_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 15,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 17,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 21,
    core_name0 => "example_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 15,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => register11_q_net_x1,
    b => down_sample3_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub1_s_net
  );
  cordic_6_0 : entity work.xlcordic_b0006847a679caa89b70cd0e3ba875d8 
  port map (
    s_axis_cartesian_tvalid => down_sample2_q_net,
    s_axis_cartesian_tdata_imag => convert4_dout_net,
    s_axis_cartesian_tdata_real => convert9_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    m_axis_dout_tvalid => cordic_6_0_m_axis_dout_tvalid_net,
    m_axis_dout_tdata_phase => cordic_6_0_m_axis_dout_tdata_phase_net,
    m_axis_dout_tdata_real => cordic_6_0_m_axis_dout_tdata_real_net
  );
  cordic_6_0_1 : entity work.xlcordic_b0006847a679caa89b70cd0e3ba875d8 
  port map (
    s_axis_cartesian_tvalid => down_sample1_q_net,
    s_axis_cartesian_tdata_imag => convert4_dout_net_x0,
    s_axis_cartesian_tdata_real => convert9_dout_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    m_axis_dout_tvalid => cordic_6_0_1_m_axis_dout_tvalid_net,
    m_axis_dout_tdata_phase => cordic_6_0_1_m_axis_dout_tdata_phase_net,
    m_axis_dout_tdata_real => cordic_6_0_1_m_axis_dout_tdata_real_net
  );
  clock_enable_probe1 : entity work.example_xlceprobe 
  generic map (
    d_width => 18,
    q_width => 1
  )
  port map (
    d => convert4_dout_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => clock_enable_probe1_q_net
  );
  clock_enable_probe2 : entity work.example_xlceprobe 
  generic map (
    d_width => 18,
    q_width => 1
  )
  port map (
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => clock_enable_probe2_q_net
  );
  constant_x0 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant4 : entity work.sysgen_constant_1c061e35c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant4_op_net
  );
  constant5 : entity work.sysgen_constant_1c061e35c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant5_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 21,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 21,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => logical1_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  delay4 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net_x2,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay4_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => clock_enable_probe1_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q(0) => down_sample1_q_net
  );
  down_sample2 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => clock_enable_probe2_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q(0) => down_sample2_q_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational1_op_net,
    d1 => relational2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
  logical1 : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational3_op_net,
    d1 => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical1_y_net
  );
  relational : entity work.sysgen_relational_a432dce3f8 
  port map (
    clr => '0',
    a => addsub_s_net,
    b => constant_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_55569134aa 
  port map (
    clr => '0',
    a => constant4_op_net,
    b => convert9_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational1_op_net
  );
  relational2 : entity work.sysgen_relational_55569134aa 
  port map (
    clr => '0',
    a => constant4_op_net,
    b => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational2_op_net
  );
  relational3 : entity work.sysgen_relational_9b53ed3669 
  port map (
    clr => '0',
    a => convert4_dout_net_x0,
    b => constant5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational3_op_net
  );
  relational4 : entity work.sysgen_relational_9b53ed3669 
  port map (
    clr => '0',
    a => convert9_dout_net_x0,
    b => constant5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p1_window_wf 
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_c1p1_window_wf is
  port (
    cav_img : in std_logic_vector( 18-1 downto 0 );
    cav_real : in std_logic_vector( 18-1 downto 0 );
    ref_img : in std_logic_vector( 18-1 downto 0 );
    ref_real : in std_logic_vector( 18-1 downto 0 );
    pt_window : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    cav_windowed_imag : out std_logic_vector( 18-1 downto 0 );
    cav_windowed_real : out std_logic_vector( 18-1 downto 0 );
    ref_windowed_imag : out std_logic_vector( 18-1 downto 0 );
    ref_windowed_real : out std_logic_vector( 18-1 downto 0 )
  );
end example_c1p1_window_wf;
architecture structural of example_c1p1_window_wf is 
  signal mult2_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert5_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert6_dout_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  cav_windowed_imag <= mult2_p_net;
  cav_windowed_real <= mult_p_net;
  ref_windowed_imag <= mult5_p_net;
  ref_windowed_real <= mult4_p_net;
  convert5_dout_net <= cav_img;
  convert6_dout_net <= cav_real;
  down_sample_q_net <= ref_img;
  down_sample1_q_net <= ref_real;
  convert11_dout_net <= pt_window;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  mult : entity work.example_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 16,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 1,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 1,
    c_b_width => 1,
    c_baat => 18,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 16,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => convert6_dout_net,
    b => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult_p_net
  );
  mult2 : entity work.example_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 16,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 1,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 1,
    c_b_width => 1,
    c_baat => 18,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 16,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => convert5_dout_net,
    b => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult2_p_net
  );
  mult4 : entity work.example_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 1,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 1,
    c_b_width => 1,
    c_baat => 18,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 16,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => down_sample1_q_net,
    b => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult4_p_net
  );
  mult5 : entity work.example_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 1,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 1,
    c_b_width => 1,
    c_baat => 18,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 16,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => down_sample_q_net,
    b => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/delta_phi/phase_latching
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_phase_latching_x2 is
  port (
    phase : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    stop_value : out std_logic_vector( 18-1 downto 0 );
    start_value : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 18-1 downto 0 )
  );
end example_phase_latching_x2;
architecture structural of example_phase_latching_x2 is 
  signal delay6_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal addsub2_s_net : std_logic_vector( 2-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 2-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 1-1 downto 0 );
begin
  stop_value <= register1_q_net;
  start_value <= register_q_net;
  mult3_p_net <= phase;
  convert2_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out1 <= relational1_op_net;
  gateway_out2 <= delay5_q_net;
  gateway_out3 <= register_q_net;
  gateway_out4 <= register1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  addsub1 : entity work.sysgen_addsub_197d817482 
  port map (
    clr => '0',
    a => convert2_dout_net,
    b => delay4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_197d817482 
  port map (
    clr => '0',
    a => delay6_q_net,
    b => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub2_s_net
  );
  constant2 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  delay4 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay4_q_net
  );
  delay5 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => relational_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay5_q_net
  );
  delay6 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay6_q_net
  );
  register_x0 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => mult3_p_net,
    rst => convert3_dout_net,
    en => delay5_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register_q_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => mult3_p_net,
    rst => convert3_dout_net,
    en => relational1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register1_q_net
  );
  relational : entity work.sysgen_relational_3039862521 
  port map (
    clr => '0',
    a => addsub1_s_net,
    b => constant2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_3039862521 
  port map (
    clr => '0',
    a => addsub2_s_net,
    b => constant3_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/delta_phi/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x54 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x54;
architecture structural of example_posedge_pulse_x54 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  logical_y_net_x0 <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_60410e4e22 
  port map (
    clr => '0',
    ip => logical_y_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => logical_y_net_x0,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/delta_phi
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_delta_phi_x2 is
  port (
    phase : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    d_phi : out std_logic_vector( 19-1 downto 0 );
    val_latched : out std_logic_vector( 1-1 downto 0 );
    gateway_out27 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 18-1 downto 0 )
  );
end example_delta_phi_x2;
architecture structural of example_delta_phi_x2 is 
  signal addsub3_s_net : std_logic_vector( 19-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net_x0 : std_logic_vector( 1-1 downto 0 );
begin
  d_phi <= addsub3_s_net;
  val_latched <= delay_q_net;
  mult3_p_net <= phase;
  convert2_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out27 <= addsub3_s_net;
  gateway_out28 <= register_q_net;
  gateway_out29 <= register1_q_net;
  gateway_out1 <= relational1_op_net;
  gateway_out2 <= delay5_q_net;
  gateway_out3 <= register_q_net;
  gateway_out4 <= register1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  phase_latching : entity work.example_phase_latching_x2 
  port map (
    phase => mult3_p_net,
    window => convert2_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    stop_value => register1_q_net,
    start_value => register_q_net,
    gateway_out1 => relational1_op_net,
    gateway_out2 => delay5_q_net,
    gateway_out3 => register_q_net,
    gateway_out4 => register1_q_net
  );
  posedge_pulse : entity work.example_posedge_pulse_x54 
  port map (
    in1 => logical_y_net_x0,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  addsub3 : entity work.example_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 15,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 19,
    core_name0 => "example_c_addsub_v12_0_i0",
    en_arith => xlUnsigned,
    en_bin_pt => 0,
    en_width => 1,
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 15,
    s_width => 19
  )
  port map (
    clr => '0',
    a => register1_q_net,
    b => register_q_net,
    en => delay2_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub3_s_net
  );
  constant_x0 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  convert1 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert1_dout_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 5,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  delay2 : entity work.example_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => inverter_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay2_q_net
  );
  inverter : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert1_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter_op_net
  );
  logical : entity work.sysgen_logical_eeabe80b4e 
  port map (
    clr => '0',
    d0 => relational_op_net,
    d1 => relational1_op_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net_x0
  );
  relational : entity work.sysgen_relational_a432dce3f8 
  port map (
    clr => '0',
    a => register1_q_net,
    b => constant_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_a432dce3f8 
  port map (
    clr => '0',
    a => register_q_net,
    b => constant1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational1_op_net_x0
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/delta_t
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_delta_t_x2 is
  port (
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    dt : out std_logic_vector( 32-1 downto 0 );
    gateway_out1 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6 : out std_logic_vector( 10-1 downto 0 )
  );
end example_delta_t_x2;
architecture structural of example_delta_t_x2 is 
  signal mult1_p_net : std_logic_vector( 32-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal counter2_op_net : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net : std_logic_vector( 10-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 42-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
begin
  dt <= mult1_p_net;
  convert2_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out1 <= mult1_p_net;
  gateway_out2 <= counter2_op_net;
  gateway_out6 <= register2_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  constant1 : entity work.sysgen_constant_5e1e20acbb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  convert1 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert1_dout_net
  );
  counter2 : entity work.example_xlcounter_free 
  generic map (
    core_name0 => "example_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    clr => '0',
    rst => convert3_dout_net,
    en => delay_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => counter2_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => convert1_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  mult1 : entity work.example_xlmult 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 10,
    b_arith => xlUnsigned,
    b_bin_pt => 42,
    b_width => 42,
    c_a_type => 1,
    c_a_width => 10,
    c_b_type => 1,
    c_b_width => 42,
    c_baat => 10,
    c_output_width => 52,
    c_type => 1,
    core_name0 => "example_mult_gen_v12_0_i3",
    extra_registers => 1,
    multsign => 1,
    overflow => 2,
    p_arith => xlSigned,
    p_bin_pt => 32,
    p_width => 32,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => register2_q_net,
    b => constant1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult1_p_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 10,
    init_value => b"0000000000"
  )
  port map (
    d => counter2_op_net,
    rst => convert3_dout_net,
    en => convert1_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register2_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_freq_err1_x2 is
  port (
    raw_phase : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cav1_pt_cntr : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    nco_err : out std_logic_vector( 32-1 downto 0 );
    freq_err : out std_logic_vector( 32-1 downto 0 );
    gateway_out11 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29 : out std_logic_vector( 18-1 downto 0 );
    gateway_out : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2_x0 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6 : out std_logic_vector( 10-1 downto 0 )
  );
end example_freq_err1_x2;
architecture structural of example_freq_err1_x2 is 
  signal convert_dout_net : std_logic_vector( 32-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 32-1 downto 0 );
  signal cordic_6_0_2_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 8-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 19-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net : std_logic_vector( 10-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant8_op_net : std_logic_vector( 26-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 84-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 32-1 downto 0 );
  signal register2_q_net_x0 : std_logic_vector( 51-1 downto 0 );
  signal divide_op_net : std_logic_vector( 51-1 downto 0 );
  signal divide1_op_net : std_logic_vector( 84-1 downto 0 );
begin
  nco_err <= convert_dout_net;
  freq_err <= down_sample2_q_net;
  cordic_6_0_2_m_axis_dout_tdata_phase_net <= raw_phase;
  convert2_dout_net <= window;
  convert3_dout_net_x0 <= reset;
  convert4_dout_net <= cav1_pt_cntr;
  gateway_out11 <= convert_dout_net;
  gateway_out19 <= mult3_p_net;
  gateway_out20 <= delay1_q_net;
  gateway_out3_x0 <= delay2_q_net;
  gateway_out4_x0 <= delay3_q_net;
  gateway_out5 <= down_sample2_q_net;
  gateway_out27 <= addsub3_s_net;
  gateway_out28 <= register_q_net;
  gateway_out29 <= register1_q_net;
  gateway_out <= mult3_p_net;
  gateway_out1 <= relational1_op_net;
  gateway_out2 <= delay5_q_net;
  gateway_out3 <= register_q_net;
  gateway_out4 <= register1_q_net;
  gateway_out5_x0 <= convert3_dout_net;
  gateway_out1_x0 <= mult1_p_net;
  gateway_out2_x0 <= counter2_op_net;
  gateway_out6 <= register2_q_net;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  delta_phi : entity work.example_delta_phi_x2 
  port map (
    phase => mult3_p_net,
    window => convert2_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    d_phi => addsub3_s_net,
    val_latched => delay_q_net,
    gateway_out27 => addsub3_s_net,
    gateway_out28 => register_q_net,
    gateway_out29 => register1_q_net,
    gateway_out1 => relational1_op_net,
    gateway_out2 => delay5_q_net,
    gateway_out3 => register_q_net,
    gateway_out4 => register1_q_net
  );
  delta_t : entity work.example_delta_t_x2 
  port map (
    window => convert2_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    dt => mult1_p_net,
    gateway_out1 => mult1_p_net,
    gateway_out2 => counter2_op_net,
    gateway_out6 => register2_q_net
  );
  constant8 : entity work.sysgen_constant_f6b8fa088a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant8_op_net
  );
  convert : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 33,
    din_width => 84,
    dout_arith => 2,
    dout_bin_pt => 32,
    dout_width => 32,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => down_sample_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert_dout_net
  );
  convert1 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 32,
    din_width => 51,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 32,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register2_q_net_x0,
    clk => q_clk_net,
    ce => d_ce_net,
    dout => convert1_dout_net
  );
  convert3 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert3_dout_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert3_dout_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  delay2 : entity work.example_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => cordic_6_0_2_m_axis_dout_tdata_phase_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay2_q_net
  );
  delay3 : entity work.example_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay3_q_net
  );
  divide : entity work.xldivider_generator_5d2a2b4531260672bf0520de139327f3 
  port map (
    a_tvalid => '1',
    b_tvalid => '1',
    a => addsub3_s_net,
    b => mult1_p_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => divide_op_net
  );
  divide1 : entity work.xldivider_generator_415962ac54b22c816540c773a5ef9f99 
  port map (
    a_tvalid => '1',
    b_tvalid => '1',
    a => register2_q_net_x0,
    b => constant8_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => divide1_op_net
  );
  down_sample : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 33,
    d_width => 84,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 33,
    q_width => 84
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => divide1_op_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample_q_net
  );
  down_sample2 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 18,
    d_width => 32,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 18,
    q_width => 32
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => convert1_dout_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample2_q_net
  );
  mult3 : entity work.example_xlmult 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 1,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_a_type => 1,
    c_a_width => 1,
    c_b_type => 0,
    c_b_width => 18,
    c_baat => 1,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i2",
    extra_registers => 1,
    multsign => 2,
    overflow => 2,
    p_arith => xlSigned,
    p_bin_pt => 15,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => convert2_dout_net,
    b => cordic_6_0_2_m_axis_dout_tdata_phase_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult3_p_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 51,
    init_value => b"000000000000000000000000000000000000000000000000000"
  )
  port map (
    d => divide_op_net,
    rst => convert3_dout_net,
    en => delay_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register2_q_net_x0
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_c1p2_freq_err_module1 is
  port (
    imag : in std_logic_vector( 18-1 downto 0 );
    real : in std_logic_vector( 18-1 downto 0 );
    flo_window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cav1_pt_cntr : in std_logic_vector( 8-1 downto 0 );
    c1p1_pt_window : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    nco_err_fb : out std_logic_vector( 32-1 downto 0 );
    freq_err : out std_logic_vector( 32-1 downto 0 );
    gateway_out11 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29 : out std_logic_vector( 18-1 downto 0 );
    gateway_out : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6 : out std_logic_vector( 10-1 downto 0 )
  );
end example_c1p2_freq_err_module1;
architecture structural of example_c1p2_freq_err_module1 is 
  signal convert_dout_net : std_logic_vector( 32-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 32-1 downto 0 );
  signal convert5_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert6_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 8-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 19-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net : std_logic_vector( 10-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal cordic_6_0_2_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_2_m_axis_dout_tvalid_net : std_logic;
  signal cordic_6_0_2_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample5_q_net : std_logic;
  signal clock_enable_probe4_q_net : std_logic_vector( 1-1 downto 0 );
begin
  nco_err_fb <= convert_dout_net;
  freq_err <= down_sample2_q_net;
  convert5_dout_net <= imag;
  convert6_dout_net <= real;
  convert2_dout_net <= flo_window;
  convert3_dout_net <= reset;
  convert4_dout_net <= cav1_pt_cntr;
  convert11_dout_net <= c1p1_pt_window;
  gateway_out11 <= convert_dout_net;
  gateway_out19 <= mult3_p_net;
  gateway_out20 <= delay1_q_net;
  gateway_out3 <= delay2_q_net;
  gateway_out4 <= delay3_q_net;
  gateway_out5_x0 <= down_sample2_q_net;
  gateway_out27 <= addsub3_s_net;
  gateway_out28 <= register_q_net;
  gateway_out29 <= register1_q_net;
  gateway_out <= mult3_p_net;
  gateway_out1_x0 <= relational1_op_net;
  gateway_out2_x0 <= delay5_q_net;
  gateway_out3_x0 <= register_q_net;
  gateway_out4_x0 <= register1_q_net;
  gateway_out5 <= convert3_dout_net_x0;
  gateway_out1 <= mult1_p_net;
  gateway_out2 <= counter2_op_net;
  gateway_out6 <= register2_q_net;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  freq_err1 : entity work.example_freq_err1_x2 
  port map (
    raw_phase => cordic_6_0_2_m_axis_dout_tdata_phase_net,
    window => convert2_dout_net,
    reset => convert3_dout_net,
    cav1_pt_cntr => convert4_dout_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    nco_err => convert_dout_net,
    freq_err => down_sample2_q_net,
    gateway_out11 => convert_dout_net,
    gateway_out19 => mult3_p_net,
    gateway_out20 => delay1_q_net,
    gateway_out3_x0 => delay2_q_net,
    gateway_out4_x0 => delay3_q_net,
    gateway_out5 => down_sample2_q_net,
    gateway_out27 => addsub3_s_net,
    gateway_out28 => register_q_net,
    gateway_out29 => register1_q_net,
    gateway_out => mult3_p_net,
    gateway_out1 => relational1_op_net,
    gateway_out2 => delay5_q_net,
    gateway_out3 => register_q_net,
    gateway_out4 => register1_q_net,
    gateway_out5_x0 => convert3_dout_net_x0,
    gateway_out1_x0 => mult1_p_net,
    gateway_out2_x0 => counter2_op_net,
    gateway_out6 => register2_q_net
  );
  cordic_6_0_2 : entity work.xlcordic_c88945ce1c12987e2654d16a6b6a7865 
  port map (
    s_axis_cartesian_tvalid => down_sample5_q_net,
    s_axis_cartesian_tdata_imag => convert5_dout_net,
    s_axis_cartesian_tdata_real => convert6_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    m_axis_dout_tvalid => cordic_6_0_2_m_axis_dout_tvalid_net,
    m_axis_dout_tdata_phase => cordic_6_0_2_m_axis_dout_tdata_phase_net,
    m_axis_dout_tdata_real => cordic_6_0_2_m_axis_dout_tdata_real_net
  );
  clock_enable_probe4 : entity work.example_xlceprobe 
  generic map (
    d_width => 18,
    q_width => 1
  )
  port map (
    d => convert5_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => clock_enable_probe4_q_net
  );
  down_sample5 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => clock_enable_probe4_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q(0) => down_sample5_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/delta_phi/phase_latching
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_phase_latching_x1 is
  port (
    phase : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    stop_value : out std_logic_vector( 18-1 downto 0 );
    start_value : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 18-1 downto 0 )
  );
end example_phase_latching_x1;
architecture structural of example_phase_latching_x1 is 
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal addsub1_s_net : std_logic_vector( 2-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 1-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 2-1 downto 0 );
  signal delay6_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  stop_value <= register1_q_net;
  start_value <= register_q_net;
  mult3_p_net <= phase;
  convert2_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out1 <= relational1_op_net;
  gateway_out2 <= delay5_q_net;
  gateway_out3 <= register_q_net;
  gateway_out4 <= register1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  addsub1 : entity work.sysgen_addsub_197d817482 
  port map (
    clr => '0',
    a => convert2_dout_net,
    b => delay4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_197d817482 
  port map (
    clr => '0',
    a => delay6_q_net,
    b => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub2_s_net
  );
  constant2 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  delay4 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay4_q_net
  );
  delay5 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => relational_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay5_q_net
  );
  delay6 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay6_q_net
  );
  register_x0 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => mult3_p_net,
    rst => convert3_dout_net,
    en => delay5_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register_q_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => mult3_p_net,
    rst => convert3_dout_net,
    en => relational1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register1_q_net
  );
  relational : entity work.sysgen_relational_3039862521 
  port map (
    clr => '0',
    a => addsub1_s_net,
    b => constant2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_3039862521 
  port map (
    clr => '0',
    a => addsub2_s_net,
    b => constant3_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/delta_phi/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x26 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x26;
architecture structural of example_posedge_pulse_x26 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  logical_y_net_x0 <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_60410e4e22 
  port map (
    clr => '0',
    ip => logical_y_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => logical_y_net_x0,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/delta_phi
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_delta_phi_x1 is
  port (
    phase : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    d_phi : out std_logic_vector( 19-1 downto 0 );
    val_latched : out std_logic_vector( 1-1 downto 0 );
    gateway_out27 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 18-1 downto 0 )
  );
end example_delta_phi_x1;
architecture structural of example_delta_phi_x1 is 
  signal addsub3_s_net : std_logic_vector( 19-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net_x0 : std_logic_vector( 1-1 downto 0 );
begin
  d_phi <= addsub3_s_net;
  val_latched <= delay_q_net;
  mult3_p_net <= phase;
  convert2_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out27 <= addsub3_s_net;
  gateway_out28 <= register_q_net;
  gateway_out29 <= register1_q_net;
  gateway_out1 <= relational1_op_net;
  gateway_out2 <= delay5_q_net;
  gateway_out3 <= register_q_net;
  gateway_out4 <= register1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  phase_latching : entity work.example_phase_latching_x1 
  port map (
    phase => mult3_p_net,
    window => convert2_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    stop_value => register1_q_net,
    start_value => register_q_net,
    gateway_out1 => relational1_op_net,
    gateway_out2 => delay5_q_net,
    gateway_out3 => register_q_net,
    gateway_out4 => register1_q_net
  );
  posedge_pulse : entity work.example_posedge_pulse_x26 
  port map (
    in1 => logical_y_net_x0,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  addsub3 : entity work.example_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 15,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 19,
    core_name0 => "example_c_addsub_v12_0_i0",
    en_arith => xlUnsigned,
    en_bin_pt => 0,
    en_width => 1,
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 15,
    s_width => 19
  )
  port map (
    clr => '0',
    a => register1_q_net,
    b => register_q_net,
    en => delay2_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub3_s_net
  );
  constant_x0 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  convert1 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert1_dout_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 5,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  delay2 : entity work.example_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => inverter_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay2_q_net
  );
  inverter : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert1_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter_op_net
  );
  logical : entity work.sysgen_logical_eeabe80b4e 
  port map (
    clr => '0',
    d0 => relational_op_net,
    d1 => relational1_op_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net_x0
  );
  relational : entity work.sysgen_relational_a432dce3f8 
  port map (
    clr => '0',
    a => register1_q_net,
    b => constant_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_a432dce3f8 
  port map (
    clr => '0',
    a => register_q_net,
    b => constant1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational1_op_net_x0
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/delta_t
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_delta_t_x1 is
  port (
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    dt : out std_logic_vector( 32-1 downto 0 );
    gateway_out1 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6 : out std_logic_vector( 10-1 downto 0 )
  );
end example_delta_t_x1;
architecture structural of example_delta_t_x1 is 
  signal mult1_p_net : std_logic_vector( 32-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal counter2_op_net : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net : std_logic_vector( 10-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 42-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
begin
  dt <= mult1_p_net;
  convert2_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out1 <= mult1_p_net;
  gateway_out2 <= counter2_op_net;
  gateway_out6 <= register2_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  constant1 : entity work.sysgen_constant_5e1e20acbb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  convert1 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert1_dout_net
  );
  counter2 : entity work.example_xlcounter_free 
  generic map (
    core_name0 => "example_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    clr => '0',
    rst => convert3_dout_net,
    en => delay_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => counter2_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => convert1_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  mult1 : entity work.example_xlmult 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 10,
    b_arith => xlUnsigned,
    b_bin_pt => 42,
    b_width => 42,
    c_a_type => 1,
    c_a_width => 10,
    c_b_type => 1,
    c_b_width => 42,
    c_baat => 10,
    c_output_width => 52,
    c_type => 1,
    core_name0 => "example_mult_gen_v12_0_i3",
    extra_registers => 1,
    multsign => 1,
    overflow => 2,
    p_arith => xlSigned,
    p_bin_pt => 32,
    p_width => 32,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => register2_q_net,
    b => constant1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult1_p_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 10,
    init_value => b"0000000000"
  )
  port map (
    d => counter2_op_net,
    rst => convert3_dout_net,
    en => convert1_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register2_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_freq_err1_x1 is
  port (
    raw_phase : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cav1_pt_cntr : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    nco_err : out std_logic_vector( 32-1 downto 0 );
    freq_err : out std_logic_vector( 32-1 downto 0 );
    gateway_out11 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29 : out std_logic_vector( 18-1 downto 0 );
    gateway_out : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2_x0 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6 : out std_logic_vector( 10-1 downto 0 )
  );
end example_freq_err1_x1;
architecture structural of example_freq_err1_x1 is 
  signal divide_op_net : std_logic_vector( 51-1 downto 0 );
  signal divide1_op_net : std_logic_vector( 84-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 32-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 32-1 downto 0 );
  signal cordic_6_0_2_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 8-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 19-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net : std_logic_vector( 10-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant8_op_net : std_logic_vector( 26-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 84-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 32-1 downto 0 );
  signal register2_q_net_x0 : std_logic_vector( 51-1 downto 0 );
begin
  nco_err <= convert_dout_net;
  freq_err <= down_sample2_q_net;
  cordic_6_0_2_m_axis_dout_tdata_phase_net <= raw_phase;
  convert2_dout_net <= window;
  convert3_dout_net_x0 <= reset;
  convert4_dout_net <= cav1_pt_cntr;
  gateway_out11 <= convert_dout_net;
  gateway_out19 <= mult3_p_net;
  gateway_out20 <= delay1_q_net;
  gateway_out3_x0 <= delay2_q_net;
  gateway_out4_x0 <= delay3_q_net;
  gateway_out5 <= down_sample2_q_net;
  gateway_out27 <= addsub3_s_net;
  gateway_out28 <= register_q_net;
  gateway_out29 <= register1_q_net;
  gateway_out <= mult3_p_net;
  gateway_out1 <= relational1_op_net;
  gateway_out2 <= delay5_q_net;
  gateway_out3 <= register_q_net;
  gateway_out4 <= register1_q_net;
  gateway_out5_x0 <= convert3_dout_net;
  gateway_out1_x0 <= mult1_p_net;
  gateway_out2_x0 <= counter2_op_net;
  gateway_out6 <= register2_q_net;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  delta_phi : entity work.example_delta_phi_x1 
  port map (
    phase => mult3_p_net,
    window => convert2_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    d_phi => addsub3_s_net,
    val_latched => delay_q_net,
    gateway_out27 => addsub3_s_net,
    gateway_out28 => register_q_net,
    gateway_out29 => register1_q_net,
    gateway_out1 => relational1_op_net,
    gateway_out2 => delay5_q_net,
    gateway_out3 => register_q_net,
    gateway_out4 => register1_q_net
  );
  delta_t : entity work.example_delta_t_x1 
  port map (
    window => convert2_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    dt => mult1_p_net,
    gateway_out1 => mult1_p_net,
    gateway_out2 => counter2_op_net,
    gateway_out6 => register2_q_net
  );
  constant8 : entity work.sysgen_constant_f6b8fa088a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant8_op_net
  );
  convert : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 33,
    din_width => 84,
    dout_arith => 2,
    dout_bin_pt => 32,
    dout_width => 32,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => down_sample_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert_dout_net
  );
  convert1 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 32,
    din_width => 51,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 32,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register2_q_net_x0,
    clk => q_clk_net,
    ce => d_ce_net,
    dout => convert1_dout_net
  );
  convert3 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert3_dout_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert3_dout_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  delay2 : entity work.example_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => cordic_6_0_2_m_axis_dout_tdata_phase_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay2_q_net
  );
  delay3 : entity work.example_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay3_q_net
  );
  divide : entity work.xldivider_generator_5d2a2b4531260672bf0520de139327f3 
  port map (
    a_tvalid => '1',
    b_tvalid => '1',
    a => addsub3_s_net,
    b => mult1_p_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => divide_op_net
  );
  divide1 : entity work.xldivider_generator_415962ac54b22c816540c773a5ef9f99 
  port map (
    a_tvalid => '1',
    b_tvalid => '1',
    a => register2_q_net_x0,
    b => constant8_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => divide1_op_net
  );
  down_sample : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 33,
    d_width => 84,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 33,
    q_width => 84
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => divide1_op_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample_q_net
  );
  down_sample2 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 18,
    d_width => 32,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 18,
    q_width => 32
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => convert1_dout_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample2_q_net
  );
  mult3 : entity work.example_xlmult 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 1,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_a_type => 1,
    c_a_width => 1,
    c_b_type => 0,
    c_b_width => 18,
    c_baat => 1,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i2",
    extra_registers => 1,
    multsign => 2,
    overflow => 2,
    p_arith => xlSigned,
    p_bin_pt => 15,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => convert2_dout_net,
    b => cordic_6_0_2_m_axis_dout_tdata_phase_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult3_p_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 51,
    init_value => b"000000000000000000000000000000000000000000000000000"
  )
  port map (
    d => divide_op_net,
    rst => convert3_dout_net,
    en => delay_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register2_q_net_x0
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_c1p2_freq_err_module2 is
  port (
    imag : in std_logic_vector( 18-1 downto 0 );
    real : in std_logic_vector( 18-1 downto 0 );
    flo_window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cav1_pt_cntr : in std_logic_vector( 8-1 downto 0 );
    c1p1_pt_window : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    nco_err_fb : out std_logic_vector( 32-1 downto 0 );
    freq_err : out std_logic_vector( 32-1 downto 0 );
    gateway_out11 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29 : out std_logic_vector( 18-1 downto 0 );
    gateway_out : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6 : out std_logic_vector( 10-1 downto 0 )
  );
end example_c1p2_freq_err_module2;
architecture structural of example_c1p2_freq_err_module2 is 
  signal cordic_6_0_2_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 32-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 8-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 19-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net : std_logic_vector( 10-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal cordic_6_0_2_m_axis_dout_tvalid_net : std_logic;
  signal cordic_6_0_2_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample5_q_net : std_logic;
  signal clock_enable_probe4_q_net : std_logic_vector( 1-1 downto 0 );
begin
  nco_err_fb <= convert_dout_net_x0;
  freq_err <= down_sample2_q_net;
  convert_dout_net <= imag;
  convert1_dout_net <= real;
  convert2_dout_net <= flo_window;
  convert3_dout_net <= reset;
  convert4_dout_net <= cav1_pt_cntr;
  convert11_dout_net <= c1p1_pt_window;
  gateway_out11 <= convert_dout_net_x0;
  gateway_out19 <= mult3_p_net;
  gateway_out20 <= delay1_q_net;
  gateway_out3 <= delay2_q_net;
  gateway_out4 <= delay3_q_net;
  gateway_out5_x0 <= down_sample2_q_net;
  gateway_out27 <= addsub3_s_net;
  gateway_out28 <= register_q_net;
  gateway_out29 <= register1_q_net;
  gateway_out <= mult3_p_net;
  gateway_out1_x0 <= relational1_op_net;
  gateway_out2_x0 <= delay5_q_net;
  gateway_out3_x0 <= register_q_net;
  gateway_out4_x0 <= register1_q_net;
  gateway_out5 <= convert3_dout_net_x0;
  gateway_out1 <= mult1_p_net;
  gateway_out2 <= counter2_op_net;
  gateway_out6 <= register2_q_net;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  freq_err1 : entity work.example_freq_err1_x1 
  port map (
    raw_phase => cordic_6_0_2_m_axis_dout_tdata_phase_net,
    window => convert2_dout_net,
    reset => convert3_dout_net,
    cav1_pt_cntr => convert4_dout_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    nco_err => convert_dout_net_x0,
    freq_err => down_sample2_q_net,
    gateway_out11 => convert_dout_net_x0,
    gateway_out19 => mult3_p_net,
    gateway_out20 => delay1_q_net,
    gateway_out3_x0 => delay2_q_net,
    gateway_out4_x0 => delay3_q_net,
    gateway_out5 => down_sample2_q_net,
    gateway_out27 => addsub3_s_net,
    gateway_out28 => register_q_net,
    gateway_out29 => register1_q_net,
    gateway_out => mult3_p_net,
    gateway_out1 => relational1_op_net,
    gateway_out2 => delay5_q_net,
    gateway_out3 => register_q_net,
    gateway_out4 => register1_q_net,
    gateway_out5_x0 => convert3_dout_net_x0,
    gateway_out1_x0 => mult1_p_net,
    gateway_out2_x0 => counter2_op_net,
    gateway_out6 => register2_q_net
  );
  cordic_6_0_2 : entity work.xlcordic_c88945ce1c12987e2654d16a6b6a7865 
  port map (
    s_axis_cartesian_tvalid => down_sample5_q_net,
    s_axis_cartesian_tdata_imag => convert_dout_net,
    s_axis_cartesian_tdata_real => convert1_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    m_axis_dout_tvalid => cordic_6_0_2_m_axis_dout_tvalid_net,
    m_axis_dout_tdata_phase => cordic_6_0_2_m_axis_dout_tdata_phase_net,
    m_axis_dout_tdata_real => cordic_6_0_2_m_axis_dout_tdata_real_net
  );
  clock_enable_probe4 : entity work.example_xlceprobe 
  generic map (
    d_width => 18,
    q_width => 1
  )
  port map (
    d => convert_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => clock_enable_probe4_q_net
  );
  down_sample5 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => clock_enable_probe4_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q(0) => down_sample5_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1/c1p2_window_wf
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_c1p2_window_wf is
  port (
    cav_img : in std_logic_vector( 18-1 downto 0 );
    cav_real : in std_logic_vector( 18-1 downto 0 );
    ref_img : in std_logic_vector( 18-1 downto 0 );
    ref_real : in std_logic_vector( 18-1 downto 0 );
    pt_window : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    cav_windowed_imag : out std_logic_vector( 18-1 downto 0 );
    cav_windowed_real : out std_logic_vector( 18-1 downto 0 );
    ref_windowed_imag : out std_logic_vector( 18-1 downto 0 );
    ref_windowed_real : out std_logic_vector( 18-1 downto 0 )
  );
end example_c1p2_window_wf;
architecture structural of example_c1p2_window_wf is 
  signal mult2_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  cav_windowed_imag <= mult2_p_net;
  cav_windowed_real <= mult_p_net;
  ref_windowed_imag <= mult5_p_net;
  ref_windowed_real <= mult4_p_net;
  convert_dout_net <= cav_img;
  convert1_dout_net <= cav_real;
  down_sample_q_net <= ref_img;
  down_sample1_q_net <= ref_real;
  convert11_dout_net <= pt_window;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  mult : entity work.example_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 16,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 1,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 1,
    c_b_width => 1,
    c_baat => 18,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 16,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => convert1_dout_net,
    b => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult_p_net
  );
  mult2 : entity work.example_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 16,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 1,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 1,
    c_b_width => 1,
    c_baat => 18,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 16,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => convert_dout_net,
    b => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult2_p_net
  );
  mult4 : entity work.example_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 1,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 1,
    c_b_width => 1,
    c_baat => 18,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 16,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => down_sample1_q_net,
    b => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult4_p_net
  );
  mult5 : entity work.example_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 1,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 1,
    c_b_width => 1,
    c_baat => 18,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 16,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => down_sample_q_net,
    b => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_cav1 is
  port (
    pa_stream_1 : in std_logic_vector( 18-1 downto 0 );
    iq_stream_1 : in std_logic_vector( 18-1 downto 0 );
    pa_stream_2 : in std_logic_vector( 18-1 downto 0 );
    pa_stream_3 : in std_logic_vector( 4-1 downto 0 );
    iq_stream_2 : in std_logic_vector( 18-1 downto 0 );
    iq_stream_3 : in std_logic_vector( 4-1 downto 0 );
    iq_stream_4 : in std_logic_vector( 1-1 downto 0 );
    cav1_p1_chan_sel : in std_logic_vector( 4-1 downto 0 );
    cav1_p1_cal_coef : in std_logic_vector( 18-1 downto 0 );
    cav1_nco_phase_reset : in std_logic_vector( 1-1 downto 0 );
    cav1_p2_chan_sel : in std_logic_vector( 4-1 downto 0 );
    rf_ref_amp : in std_logic_vector( 18-1 downto 0 );
    rf_ref_phase : in std_logic_vector( 18-1 downto 0 );
    cav1_f_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav1_reg_latch_pt : in std_logic_vector( 16-1 downto 0 );
    rf_ref_q : in std_logic_vector( 18-1 downto 0 );
    cav1_nco_phase_adj : in std_logic_vector( 26-1 downto 0 );
    rf_ref_i : in std_logic_vector( 18-1 downto 0 );
    cav1_p1_window_start : in std_logic_vector( 16-1 downto 0 );
    cav1_p1_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav1_p2_window_start : in std_logic_vector( 16-1 downto 0 );
    cav1_p2_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav1_p2_cal_coef : in std_logic_vector( 18-1 downto 0 );
    cav1_f_window_start : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    c1p2_pt_window : out std_logic_vector( 1-1 downto 0 );
    ref_q_phase : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_dc_real : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_dc_img : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_dc_freq : out std_logic_vector( 32-1 downto 0 );
    c1p1_freq_err : out std_logic_vector( 32-1 downto 0 );
    cav1_p1_ref_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav1_pt_cntr : out std_logic_vector( 8-1 downto 0 );
    cav1_p2_dc_real : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_dc_img : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_dc_freq : out std_logic_vector( 32-1 downto 0 );
    cav1_p2_ref_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_ref_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_integrated_ref_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_integrated_ref_q : out std_logic_vector( 18-1 downto 0 );
    ref_i_amp : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_amp : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_phase : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_integrated_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_integrated_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_comparison_phase : out std_logic_vector( 18-1 downto 0 );
    dsp_cav1_reset : out std_logic_vector( 1-1 downto 0 );
    cav1_nco_fb : out std_logic_vector( 32-1 downto 0 );
    cav1_p1_windowed_ref_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_windowed_ref_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_windowed_img : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_windowed_real : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_integrated_ref_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_integrated_ref_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_integrated_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_integrated_q : out std_logic_vector( 18-1 downto 0 );
    reset : out std_logic_vector( 1-1 downto 0 );
    cav1_p1_comparison_phase : out std_logic_vector( 18-1 downto 0 );
    c1p1_pt_window : out std_logic_vector( 1-1 downto 0 );
    cav1_p1_ref_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_amp_out : out std_logic_vector( 18-1 downto 0 );
    flo_cav1_window : out std_logic_vector( 1-1 downto 0 );
    cav1_p1_if_amp : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_windowed_img : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_windowed_real : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_windowed_ref_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_windowed_ref_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_amp_out : out std_logic_vector( 18-1 downto 0 );
    c1p2_freq_err : out std_logic_vector( 32-1 downto 0 );
    cav1_p1_if_phase : out std_logic_vector( 18-1 downto 0 );
    ref_q_reg : out std_logic_vector( 18-1 downto 0 );
    cav1_sync : out std_logic_vector( 1-1 downto 0 );
    c1p2_ready : out std_logic_vector( 1-1 downto 0 );
    c1_ready : out std_logic_vector( 1-1 downto 0 );
    c1p1_ready : out std_logic_vector( 1-1 downto 0 );
    cav1_nco_sin : out std_logic_vector( 26-1 downto 0 );
    cav1_nco_cos : out std_logic_vector( 26-1 downto 0 );
    c1_stream_valid : out std_logic_vector( 1-1 downto 0 );
    ref_i_reg : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_if_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_if_q : out std_logic_vector( 18-1 downto 0 );
    gateway_out_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out10 : out std_logic_vector( 8-1 downto 0 );
    gateway_out11_x3 : out std_logic_vector( 1-1 downto 0 );
    gateway_out12 : out std_logic_vector( 32-1 downto 0 );
    gateway_out13_x1 : out std_logic_vector( 32-1 downto 0 );
    gateway_out6_x7 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out8_x3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x9 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x12 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x10 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x10 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7_x4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x3 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x4 : out std_logic_vector( 4-1 downto 0 );
    gateway_out5_x10 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x8 : out std_logic_vector( 26-1 downto 0 );
    gateway_out22_x2 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x11 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out3_x6 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x9 : out std_logic_vector( 37-1 downto 0 );
    gateway_out1_x10 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x2 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x9 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x5 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x1 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x5 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x3 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x1 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x3 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x8 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x8 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x6 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x0 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x7 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x6 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x5 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x7 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x2 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x7 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x6 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out7 : out std_logic_vector( 18-1 downto 0 );
    gateway_out8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9 : out std_logic_vector( 1-1 downto 0 );
    gateway_out44_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out46_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x0 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29 : out std_logic_vector( 18-1 downto 0 );
    gateway_out : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6 : out std_logic_vector( 10-1 downto 0 );
    gateway_out44 : out std_logic_vector( 18-1 downto 0 );
    gateway_out46 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x2 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x2 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27_x0 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x3 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x1 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2_x1 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6_x0 : out std_logic_vector( 10-1 downto 0 )
  );
end example_cav1;
architecture structural of example_cav1 is 
  signal accumulator4_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x14 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x2 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x13 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net_x2 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x2 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x12 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x11 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net_x1 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x1 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal logical_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 8-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 19-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net_x0 : std_logic_vector( 10-1 downto 0 );
  signal mult3_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal addsub3_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal register_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net_x0 : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net_x1 : std_logic_vector( 10-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal dds_compiler_6_0_m_axis_data_tvalid_net : std_logic;
  signal down_sample6_q_net : std_logic_vector( 26-1 downto 0 );
  signal register7_q_net : std_logic_vector( 1-1 downto 0 );
  signal down_sample1_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal down_sample7_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample3_q_net : std_logic_vector( 18-1 downto 0 );
  signal clock_enable_probe_q_net : std_logic_vector( 1-1 downto 0 );
  signal clock_enable_probe1_q_net : std_logic_vector( 1-1 downto 0 );
  signal complex_multiplier_6_0_m_axis_dout_tvalid_net : std_logic;
  signal complex_multiplier_6_0_m_axis_dout_tdata_imag_net : std_logic_vector( 33-1 downto 0 );
  signal complex_multiplier_6_0_m_axis_dout_tdata_real_net : std_logic_vector( 33-1 downto 0 );
  signal down_sample2_q_net : std_logic;
  signal complex_multiplier_6_0_1_m_axis_dout_tdata_imag_net : std_logic_vector( 33-1 downto 0 );
  signal complex_multiplier_6_0_1_m_axis_dout_tdata_real_net : std_logic_vector( 33-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 1-1 downto 0 );
  signal register5_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register8_q_net : std_logic_vector( 26-1 downto 0 );
  signal register6_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net_x2 : std_logic_vector( 16-1 downto 0 );
  signal complex_multiplier_6_0_1_m_axis_dout_tvalid_net : std_logic;
  signal amp : std_logic_vector( 18-1 downto 0 );
  signal ddci : std_logic_vector( 18-1 downto 0 );
  signal phase : std_logic_vector( 18-1 downto 0 );
  signal channel : std_logic_vector( 4-1 downto 0 );
  signal ddcq : std_logic_vector( 18-1 downto 0 );
  signal ddcchannel : std_logic_vector( 4-1 downto 0 );
  signal ddcsync : std_logic_vector( 1-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x23 : std_logic_vector( 18-1 downto 0 );
  signal convert6_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert5_dout_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample2_q_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal register11_q_net_x7 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x1 : std_logic_vector( 8-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample2_q_net_x1 : std_logic_vector( 32-1 downto 0 );
  signal register11_q_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x6 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x22 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x26 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x25 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x20 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x21 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 32-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal addsub_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x10 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x9 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x8 : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x15 : std_logic_vector( 18-1 downto 0 );
  signal mult2_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult4_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult5_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x24 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x16 : std_logic_vector( 18-1 downto 0 );
  signal down_sample2_q_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal nco_sin : std_logic_vector( 26-1 downto 0 );
  signal nco_cos : std_logic_vector( 26-1 downto 0 );
  signal relational7_op_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x17 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x18 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x19 : std_logic_vector( 18-1 downto 0 );
  signal register29_q_net : std_logic_vector( 4-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register35_q_net : std_logic_vector( 1-1 downto 0 );
  signal register30_q_net : std_logic_vector( 4-1 downto 0 );
  signal down_sample1_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal register4_q_net : std_logic_vector( 16-1 downto 0 );
  signal register5_q_net : std_logic_vector( 16-1 downto 0 );
  signal down_sample_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register36_q_net : std_logic_vector( 26-1 downto 0 );
  signal down_sample1_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal register31_q_net : std_logic_vector( 16-1 downto 0 );
  signal register32_q_net : std_logic_vector( 16-1 downto 0 );
  signal register33_q_net : std_logic_vector( 16-1 downto 0 );
  signal register34_q_net : std_logic_vector( 16-1 downto 0 );
  signal register2_q_net : std_logic_vector( 18-1 downto 0 );
  signal register3_q_net : std_logic_vector( 16-1 downto 0 );
  signal down_sample1_q_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal accumulator5_q_net : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x2 : std_logic_vector( 26-1 downto 0 );
begin
  amp <= pa_stream_1;
  ddci <= iq_stream_1;
  phase <= pa_stream_2;
  channel <= pa_stream_3;
  ddcq <= iq_stream_2;
  ddcchannel <= iq_stream_3;
  ddcsync <= iq_stream_4;
  c1p2_pt_window <= convert11_dout_net;
  ref_q_phase <= register11_q_net_x23;
  cav1_p1_dc_real <= convert6_dout_net;
  cav1_p1_dc_img <= convert5_dout_net;
  cav1_p1_dc_freq <= down_sample2_q_net_x0;
  c1p1_freq_err <= down_sample2_q_net_x0;
  cav1_p1_ref_phase_out <= register11_q_net_x7;
  cav1_pt_cntr <= convert4_dout_net_x1;
  cav1_p2_dc_real <= convert1_dout_net;
  cav1_p2_dc_img <= convert_dout_net;
  cav1_p2_dc_freq <= down_sample2_q_net_x1;
  cav1_p2_ref_phase_out <= register11_q_net_x3;
  cav1_p2_ref_amp_out <= register11_q_net_x6;
  cav1_p2_integrated_ref_i <= convert9_dout_net_x1;
  cav1_p2_integrated_ref_q <= convert4_dout_net_x2;
  ref_i_amp <= register11_q_net_x22;
  cav1_p2_if_amp <= register11_q_net_x26;
  cav1_p2_if_phase <= register11_q_net_x25;
  cav1_p2_if_i <= register11_q_net_x20;
  cav1_p2_if_q <= register11_q_net_x21;
  cav1_p2_integrated_i <= convert9_dout_net_x2;
  cav1_p2_integrated_q <= convert4_dout_net_x3;
  cav1_p2_comparison_phase <= addsub_s_net;
  dsp_cav1_reset <= convert3_dout_net_x1;
  cav1_nco_fb <= convert_dout_net_x1;
  cav1_p1_windowed_ref_i <= mult4_p_net;
  cav1_p1_windowed_ref_q <= mult5_p_net;
  cav1_p1_windowed_img <= mult2_p_net;
  cav1_p1_windowed_real <= mult_p_net;
  cav1_p1_integrated_ref_i <= convert9_dout_net;
  cav1_p1_integrated_ref_q <= convert4_dout_net_x0;
  cav1_p1_integrated_i <= convert9_dout_net_x0;
  cav1_p1_integrated_q <= convert4_dout_net;
  reset <= convert3_dout_net_x1;
  cav1_p1_comparison_phase <= addsub_s_net_x0;
  c1p1_pt_window <= convert11_dout_net_x0;
  cav1_p1_ref_amp_out <= register11_q_net_x10;
  cav1_p1_phase_out <= register11_q_net_x9;
  cav1_p1_amp_out <= register11_q_net_x8;
  flo_cav1_window <= convert2_dout_net;
  cav1_p1_if_amp <= register11_q_net_x15;
  cav1_p2_windowed_img <= mult2_p_net_x0;
  cav1_p2_windowed_real <= mult_p_net_x0;
  cav1_p2_windowed_ref_i <= mult4_p_net_x0;
  cav1_p2_windowed_ref_q <= mult5_p_net_x0;
  cav1_p2_phase_out <= register11_q_net_x5;
  cav1_p2_amp_out <= register11_q_net_x4;
  c1p2_freq_err <= down_sample2_q_net_x1;
  cav1_p1_if_phase <= register11_q_net_x24;
  ref_q_reg <= register11_q_net_x16;
  cav1_sync <= down_sample2_q_net_x3;
  c1p2_ready <= relational_op_net;
  c1_ready <= logical_y_net;
  c1p1_ready <= relational_op_net_x0;
  cav1_nco_sin <= nco_sin;
  cav1_nco_cos <= nco_cos;
  c1_stream_valid <= relational7_op_net;
  ref_i_reg <= register11_q_net_x17;
  cav1_p1_if_i <= register11_q_net_x18;
  cav1_p1_if_q <= register11_q_net_x19;
  register29_q_net <= cav1_p1_chan_sel;
  register1_q_net <= cav1_p1_cal_coef;
  register35_q_net <= cav1_nco_phase_reset;
  register30_q_net <= cav1_p2_chan_sel;
  down_sample1_q_net_x0 <= rf_ref_amp;
  down_sample_q_net <= rf_ref_phase;
  register4_q_net <= cav1_f_window_stop;
  register5_q_net <= cav1_reg_latch_pt;
  down_sample_q_net_x0 <= rf_ref_q;
  register36_q_net <= cav1_nco_phase_adj;
  down_sample1_q_net_x1 <= rf_ref_i;
  register31_q_net <= cav1_p1_window_start;
  register32_q_net <= cav1_p1_window_stop;
  register33_q_net <= cav1_p2_window_start;
  register34_q_net <= cav1_p2_window_stop;
  register2_q_net <= cav1_p2_cal_coef;
  register3_q_net <= cav1_f_window_start;
  gateway_out_x1 <= down_sample1_q_net_x4;
  gateway_out1_x9 <= down_sample_q_net_x3;
  gateway_out10 <= convert4_dout_net_x1;
  gateway_out11_x3 <= convert11_dout_net_x0;
  gateway_out12 <= convert_dout_net_x0;
  gateway_out13_x1 <= down_sample2_q_net_x0;
  gateway_out6_x7 <= convert5_dout_net;
  gateway_out7_x3 <= mult2_p_net;
  gateway_out8_x3 <= down_sample1_q_net_x3;
  gateway_out9_x3 <= down_sample_q_net_x2;
  gateway_out5_x9 <= accumulator5_q_net;
  gateway_out6_x9 <= mult2_p_net;
  gateway_out9_x4 <= convert4_dout_net;
  gateway_out1_x12 <= convert9_dout_net_x0;
  gateway_out2_x10 <= convert3_dout_net_x1;
  gateway_out4_x10 <= register11_q_net_x2;
  gateway_out7_x4 <= accumulator4_q_net;
  gateway_out8_x4 <= mult_p_net;
  gateway_out11_x5 <= register11_q_net_x2;
  gateway_out13_x3 <= mcode_bit_net_x0;
  gateway_out14_x2 <= register11_q_net_x1;
  gateway_out27_x4 <= mcode_bit_net_x0;
  gateway_out5_x10 <= mcode_q_norm_net_x0;
  gateway_out6_x8 <= delay1_q_net_x0;
  gateway_out22_x2 <= mcode_i_norm_net_x0;
  gateway_out24_x2 <= delay_q_net_x0;
  gateway_out1_x11 <= convert4_dout_net;
  gateway_out2_x8 <= convert9_dout_net_x0;
  gateway_out3_x6 <= mcode_i_norm_net_x0;
  gateway_out4_x9 <= mcode_q_norm_net_x0;
  gateway_out1_x10 <= convert9_dout_net;
  gateway_out11_x4 <= register11_q_net;
  gateway_out13_x2 <= mcode_bit_net;
  gateway_out14_x1 <= register11_q_net_x0;
  gateway_out2_x9 <= convert3_dout_net_x1;
  gateway_out4_x5 <= register11_q_net;
  gateway_out5_x5 <= accumulator5_q_net_x0;
  gateway_out6_x4 <= mult5_p_net;
  gateway_out7_x1 <= accumulator4_q_net_x0;
  gateway_out8_x1 <= mult4_p_net;
  gateway_out9_x1 <= convert4_dout_net_x0;
  gateway_out1_x6 <= convert4_dout_net_x0;
  gateway_out2_x5 <= convert9_dout_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out27_x1 <= mcode_bit_net;
  gateway_out3_x3 <= mcode_i_norm_net;
  gateway_out4_x4 <= mcode_q_norm_net;
  gateway_out5_x3 <= mcode_q_norm_net;
  gateway_out6_x3 <= delay1_q_net;
  gateway_out1_x5 <= convert9_dout_net_x2;
  gateway_out11_x1 <= register11_q_net_x14;
  gateway_out13 <= mcode_bit_net_x2;
  gateway_out14 <= register11_q_net_x13;
  gateway_out2_x3 <= convert3_dout_net_x1;
  gateway_out4_x3 <= register11_q_net_x14;
  gateway_out5_x4 <= accumulator5_q_net_x2;
  gateway_out6_x2 <= mult2_p_net_x0;
  gateway_out7_x0 <= accumulator4_q_net_x2;
  gateway_out8_x0 <= mult_p_net_x0;
  gateway_out9_x0 <= convert4_dout_net_x3;
  gateway_out1_x4 <= convert4_dout_net_x3;
  gateway_out2_x4 <= convert9_dout_net_x2;
  gateway_out22_x1 <= mcode_i_norm_net_x2;
  gateway_out24_x1 <= delay_q_net_x2;
  gateway_out27_x3 <= mcode_bit_net_x2;
  gateway_out3_x5 <= mcode_i_norm_net_x2;
  gateway_out4_x8 <= mcode_q_norm_net_x2;
  gateway_out5_x8 <= mcode_q_norm_net_x2;
  gateway_out6_x6 <= delay1_q_net_x4;
  gateway_out1_x8 <= convert9_dout_net_x1;
  gateway_out11_x2 <= register11_q_net_x12;
  gateway_out13_x0 <= mcode_bit_net_x1;
  gateway_out14_x0 <= register11_q_net_x11;
  gateway_out2_x7 <= convert3_dout_net_x1;
  gateway_out4_x6 <= register11_q_net_x12;
  gateway_out5_x7 <= accumulator5_q_net_x1;
  gateway_out6_x5 <= mult5_p_net_x0;
  gateway_out7_x2 <= accumulator4_q_net_x1;
  gateway_out8_x2 <= mult4_p_net_x0;
  gateway_out9_x2 <= convert4_dout_net_x2;
  gateway_out1_x7 <= convert4_dout_net_x2;
  gateway_out2_x6 <= convert9_dout_net_x1;
  gateway_out22_x0 <= mcode_i_norm_net_x1;
  gateway_out24_x0 <= delay_q_net_x1;
  gateway_out27_x2 <= mcode_bit_net_x1;
  gateway_out3_x4 <= mcode_i_norm_net_x1;
  gateway_out4_x7 <= mcode_q_norm_net_x1;
  gateway_out5_x6 <= mcode_q_norm_net_x1;
  gateway_out6_x1 <= delay1_q_net_x3;
  gateway_out1_x2 <= logical_y_net_x0;
  gateway_out7 <= down_sample_q_net_x3;
  gateway_out8 <= register11_q_net_x21;
  gateway_out9 <= convert3_dout_net_x1;
  gateway_out44_x0 <= convert6_dout_net;
  gateway_out46_x0 <= convert5_dout_net;
  gateway_out11_x0 <= convert_dout_net_x0;
  gateway_out19_x0 <= mult3_p_net;
  gateway_out20_x0 <= delay1_q_net_x1;
  gateway_out3_x0 <= delay2_q_net;
  gateway_out4_x0 <= delay3_q_net;
  gateway_out5_x0 <= down_sample2_q_net_x0;
  gateway_out27 <= addsub3_s_net;
  gateway_out28 <= register_q_net;
  gateway_out29 <= register1_q_net_x0;
  gateway_out <= mult3_p_net;
  gateway_out1_x0 <= relational1_op_net;
  gateway_out2_x0 <= delay5_q_net;
  gateway_out3 <= register_q_net;
  gateway_out4 <= register1_q_net_x0;
  gateway_out5 <= convert3_dout_net;
  gateway_out1 <= mult1_p_net;
  gateway_out2 <= counter2_op_net;
  gateway_out6 <= register2_q_net_x0;
  gateway_out44 <= convert1_dout_net;
  gateway_out46 <= convert_dout_net;
  gateway_out11 <= convert_dout_net_x1;
  gateway_out19 <= mult3_p_net_x0;
  gateway_out20 <= delay1_q_net_x2;
  gateway_out3_x2 <= delay2_q_net_x0;
  gateway_out4_x2 <= delay3_q_net_x0;
  gateway_out5_x2 <= down_sample2_q_net_x1;
  gateway_out27_x0 <= addsub3_s_net_x0;
  gateway_out28_x0 <= register_q_net_x0;
  gateway_out29_x0 <= register1_q_net_x1;
  gateway_out_x0 <= mult3_p_net_x0;
  gateway_out1_x3 <= relational1_op_net_x0;
  gateway_out2_x2 <= delay5_q_net_x0;
  gateway_out3_x1 <= register_q_net_x0;
  gateway_out4_x1 <= register1_q_net_x1;
  gateway_out5_x1 <= convert3_dout_net_x0;
  gateway_out1_x1 <= mult1_p_net_x0;
  gateway_out2_x1 <= counter2_op_net_x0;
  gateway_out6_x0 <= register2_q_net_x1;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  ddc_nco1 : entity work.example_ddc_nco1_x0 
  port map (
    phase_ctrl => down_sample6_q_net,
    phase_reset => register7_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    tvalid => dds_compiler_6_0_m_axis_data_tvalid_net,
    sine => nco_sin,
    cosine => nco_cos,
    nco_out_1 => nco_sin,
    nco_out_2 => nco_cos
  );
  iq_integration1 : entity work.example_iq_integration1 
  port map (
    cav_windowed_imag => mult2_p_net,
    cav_windowed_real => mult_p_net,
    ref_windowed_q => mult5_p_net,
    ref_windowed_i => mult4_p_net,
    window_profile => convert11_dout_net_x0,
    reset => convert3_dout_net_x1,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    cav_int_q => convert4_dout_net,
    cav_int_i => convert9_dout_net_x0,
    ref_int_q => convert4_dout_net_x0,
    ref_int_i => convert9_dout_net,
    gateway_out5 => accumulator5_q_net,
    gateway_out9 => convert4_dout_net,
    gateway_out1 => convert9_dout_net_x0,
    gateway_out4 => register11_q_net_x2,
    gateway_out7 => accumulator4_q_net,
    gateway_out11 => register11_q_net_x2,
    gateway_out13 => mcode_bit_net_x0,
    gateway_out14 => register11_q_net_x1,
    gateway_out27 => mcode_bit_net_x0,
    gateway_out5_x0 => mcode_q_norm_net_x0,
    gateway_out6 => delay1_q_net_x0,
    gateway_out22 => mcode_i_norm_net_x0,
    gateway_out24 => delay_q_net_x0,
    gateway_out1_x1 => convert4_dout_net,
    gateway_out2_x0 => convert9_dout_net_x0,
    gateway_out3_x0 => mcode_i_norm_net_x0,
    gateway_out4_x2 => mcode_q_norm_net_x0,
    gateway_out1_x2 => convert9_dout_net,
    gateway_out11_x0 => register11_q_net,
    gateway_out13_x0 => mcode_bit_net,
    gateway_out14_x0 => register11_q_net_x0,
    gateway_out4_x1 => register11_q_net,
    gateway_out5_x2 => accumulator5_q_net_x0,
    gateway_out7_x0 => accumulator4_q_net_x0,
    gateway_out9_x0 => convert4_dout_net_x0,
    gateway_out1_x0 => convert4_dout_net_x0,
    gateway_out2 => convert9_dout_net,
    gateway_out22_x0 => mcode_i_norm_net,
    gateway_out24_x0 => delay_q_net,
    gateway_out27_x0 => mcode_bit_net,
    gateway_out3 => mcode_i_norm_net,
    gateway_out4_x0 => mcode_q_norm_net,
    gateway_out5_x1 => mcode_q_norm_net,
    gateway_out6_x0 => delay1_q_net
  );
  iq_integration2 : entity work.example_iq_integration2_x0 
  port map (
    cav_windowed_imag => mult2_p_net_x0,
    cav_windowed_real => mult_p_net_x0,
    ref_windowed_q => mult5_p_net_x0,
    ref_windowed_i => mult4_p_net_x0,
    window_profile => convert11_dout_net,
    reset => convert3_dout_net_x1,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    cav_int_q => convert4_dout_net_x3,
    cav_int_i => convert9_dout_net_x2,
    ref_int_q => convert4_dout_net_x2,
    ref_int_i => convert9_dout_net_x1,
    gateway_out1 => convert9_dout_net_x2,
    gateway_out11 => register11_q_net_x14,
    gateway_out13 => mcode_bit_net_x2,
    gateway_out14 => register11_q_net_x13,
    gateway_out4 => register11_q_net_x14,
    gateway_out5 => accumulator5_q_net_x2,
    gateway_out7 => accumulator4_q_net_x2,
    gateway_out9 => convert4_dout_net_x3,
    gateway_out1_x0 => convert4_dout_net_x3,
    gateway_out2 => convert9_dout_net_x2,
    gateway_out22 => mcode_i_norm_net_x2,
    gateway_out24 => delay_q_net_x2,
    gateway_out27 => mcode_bit_net_x2,
    gateway_out3_x0 => mcode_i_norm_net_x2,
    gateway_out4_x2 => mcode_q_norm_net_x2,
    gateway_out5_x2 => mcode_q_norm_net_x2,
    gateway_out6_x0 => delay1_q_net_x4,
    gateway_out1_x2 => convert9_dout_net_x1,
    gateway_out11_x0 => register11_q_net_x12,
    gateway_out13_x0 => mcode_bit_net_x1,
    gateway_out14_x0 => register11_q_net_x11,
    gateway_out4_x1 => register11_q_net_x12,
    gateway_out5_x1 => accumulator5_q_net_x1,
    gateway_out7_x0 => accumulator4_q_net_x1,
    gateway_out9_x0 => convert4_dout_net_x2,
    gateway_out1_x1 => convert4_dout_net_x2,
    gateway_out2_x0 => convert9_dout_net_x1,
    gateway_out22_x0 => mcode_i_norm_net_x1,
    gateway_out24_x0 => delay_q_net_x1,
    gateway_out27_x0 => mcode_bit_net_x1,
    gateway_out3 => mcode_i_norm_net_x1,
    gateway_out4_x0 => mcode_q_norm_net_x1,
    gateway_out5_x0 => mcode_q_norm_net_x1,
    gateway_out6 => delay1_q_net_x3
  );
  masking_n_delay : entity work.example_masking_n_delay 
  port map (
    phi_reset_trig => down_sample2_q_net_x3,
    start_pt => register33_q_net,
    stop_pt => register34_q_net,
    flo_start => register3_q_net,
    flo_stop => register4_q_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    trig_reset => convert3_dout_net_x1,
    counter_x0 => convert4_dout_net_x1,
    eval_window => convert11_dout_net,
    flo_window => convert2_dout_net,
    stream_valid => relational7_op_net
  );
  pa_select : entity work.example_pa_select_x0 
  port map (
    pa_bus_1 => amp,
    pa_chan_sel => register29_q_net,
    pa_bus_2 => phase,
    pa_bus_3 => channel,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    amp => down_sample1_q_net_x2,
    phase => down_sample_q_net_x1
  );
  pa_select1 : entity work.example_pa_select1 
  port map (
    pa_bus_1 => amp,
    pa_chan_sel => register30_q_net,
    pa_bus_2 => phase,
    pa_bus_3 => channel,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    amp => down_sample1_q_net_x5,
    phase => down_sample_q_net_x4
  );
  subsystem1_x0 : entity work.example_subsystem1_x1 
  port map (
    iq_stream_in_1 => ddci,
    iq_chan_sel => register30_q_net,
    iq_stream_in_2 => ddcq,
    iq_stream_in_3 => ddcchannel,
    iq_stream_in_4 => ddcsync,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    ddci => down_sample1_q_net_x4,
    ddcq => down_sample_q_net_x3
  );
  subsystem10 : entity work.example_subsystem10 
  port map (
    d => down_sample1_q_net_x5,
    reset => convert3_dout_net_x1,
    cntr => convert4_dout_net_x1,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x26
  );
  subsystem11 : entity work.example_subsystem11 
  port map (
    d => down_sample_q_net_x4,
    reset => convert3_dout_net_x1,
    cntr => convert4_dout_net_x1,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x25
  );
  subsystem12 : entity work.example_subsystem12 
  port map (
    d => down_sample_q_net_x1,
    reset => convert3_dout_net_x1,
    cntr => convert4_dout_net_x1,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x24
  );
  subsystem13 : entity work.example_subsystem13 
  port map (
    d => down_sample1_q_net_x2,
    reset => convert3_dout_net_x1,
    cntr => convert4_dout_net_x1,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x15
  );
  subsystem14 : entity work.example_subsystem14 
  port map (
    d => down_sample_q_net,
    reset => convert3_dout_net_x1,
    cntr => convert4_dout_net_x1,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x23
  );
  subsystem2_x0 : entity work.example_subsystem2_x4 
  port map (
    d => down_sample1_q_net_x0,
    reset => convert3_dout_net_x1,
    cntr => convert4_dout_net_x1,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x22
  );
  subsystem3 : entity work.example_subsystem3_x2 
  port map (
    iq_stream_in_1 => ddci,
    iq_chan_sel => register29_q_net,
    iq_stream_in_2 => ddcq,
    iq_stream_in_3 => ddcchannel,
    iq_stream_in_4 => ddcsync,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    ddci => down_sample1_q_net_x3,
    ddcq => down_sample_q_net_x2,
    sync => down_sample2_q_net_x3
  );
  subsystem4 : entity work.example_subsystem4_x11 
  port map (
    d => down_sample_q_net_x3,
    reset => convert3_dout_net_x1,
    cntr => convert4_dout_net_x1,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x21,
    gateway_out1 => logical_y_net_x0,
    gateway_out8 => register11_q_net_x21
  );
  subsystem5 : entity work.example_subsystem5_x7 
  port map (
    d => down_sample1_q_net_x4,
    reset => convert3_dout_net_x1,
    cntr => convert4_dout_net_x1,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x20
  );
  subsystem6 : entity work.example_subsystem6 
  port map (
    d => down_sample_q_net_x2,
    reset => convert3_dout_net_x1,
    cntr => convert4_dout_net_x1,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x19
  );
  subsystem7 : entity work.example_subsystem7 
  port map (
    d => down_sample1_q_net_x3,
    reset => convert3_dout_net_x1,
    cntr => convert4_dout_net_x1,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x18
  );
  subsystem8 : entity work.example_subsystem8 
  port map (
    d => down_sample1_q_net_x1,
    reset => convert3_dout_net_x1,
    cntr => convert4_dout_net_x1,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x17
  );
  subsystem9 : entity work.example_subsystem9_x0 
  port map (
    d => down_sample_q_net_x0,
    reset => convert3_dout_net_x1,
    cntr => convert4_dout_net_x1,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x16
  );
  c1p1_masking_window : entity work.example_c1p1_masking_window 
  port map (
    counter => convert4_dout_net_x1,
    start_pt => register31_q_net,
    stop_pt => register32_q_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    eval_window => convert11_dout_net_x0
  );
  c1p1_pa_conversion : entity work.example_c1p1_pa_conversion_x0 
  port map (
    cav_int_q => convert4_dout_net,
    cav_int_i => convert9_dout_net_x0,
    ref_int_q => convert4_dout_net_x0,
    ref_int_i => convert9_dout_net,
    cal_coefficient => down_sample7_q_net,
    reset => convert3_dout_net_x1,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    phi_diff => addsub_s_net_x0,
    phi_diff_ready => relational_op_net_x0,
    ref_phi_out => register11_q_net_x7,
    ref_amp_out => register11_q_net_x10,
    cav_phi_out => register11_q_net_x9,
    cav_amp_out => register11_q_net_x8
  );
  c1p1_pa_conversion1 : entity work.example_c1p1_pa_conversion1_x0 
  port map (
    cav_int_q => convert4_dout_net_x3,
    cav_int_i => convert9_dout_net_x2,
    ref_int_q => convert4_dout_net_x2,
    ref_int_i => convert9_dout_net_x1,
    cal_coefficient => down_sample3_q_net,
    reset => convert3_dout_net_x1,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    phi_diff => addsub_s_net,
    phi_diff_ready => relational_op_net,
    ref_phi_out => register11_q_net_x3,
    ref_amp_out => register11_q_net_x6,
    cav_phi_out => register11_q_net_x5,
    cav_amp_out => register11_q_net_x4
  );
  c1p1_window_wf : entity work.example_c1p1_window_wf 
  port map (
    cav_img => convert5_dout_net,
    cav_real => convert6_dout_net,
    ref_img => down_sample_q_net_x0,
    ref_real => down_sample1_q_net_x1,
    pt_window => convert11_dout_net_x0,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    cav_windowed_imag => mult2_p_net,
    cav_windowed_real => mult_p_net,
    ref_windowed_imag => mult5_p_net,
    ref_windowed_real => mult4_p_net
  );
  c1p2_freq_err_module1 : entity work.example_c1p2_freq_err_module1 
  port map (
    imag => convert5_dout_net,
    real => convert6_dout_net,
    flo_window => convert2_dout_net,
    reset => convert3_dout_net_x1,
    cav1_pt_cntr => convert4_dout_net_x1,
    c1p1_pt_window => convert11_dout_net_x0,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    nco_err_fb => convert_dout_net_x0,
    freq_err => down_sample2_q_net_x0,
    gateway_out11 => convert_dout_net_x0,
    gateway_out19 => mult3_p_net,
    gateway_out20 => delay1_q_net_x1,
    gateway_out3 => delay2_q_net,
    gateway_out4 => delay3_q_net,
    gateway_out5_x0 => down_sample2_q_net_x0,
    gateway_out27 => addsub3_s_net,
    gateway_out28 => register_q_net,
    gateway_out29 => register1_q_net_x0,
    gateway_out => mult3_p_net,
    gateway_out1_x0 => relational1_op_net,
    gateway_out2_x0 => delay5_q_net,
    gateway_out3_x0 => register_q_net,
    gateway_out4_x0 => register1_q_net_x0,
    gateway_out5 => convert3_dout_net,
    gateway_out1 => mult1_p_net,
    gateway_out2 => counter2_op_net,
    gateway_out6 => register2_q_net_x0
  );
  c1p2_freq_err_module2 : entity work.example_c1p2_freq_err_module2 
  port map (
    imag => convert_dout_net,
    real => convert1_dout_net,
    flo_window => convert2_dout_net,
    reset => convert3_dout_net_x1,
    cav1_pt_cntr => convert4_dout_net_x1,
    c1p1_pt_window => convert11_dout_net_x0,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    nco_err_fb => convert_dout_net_x1,
    freq_err => down_sample2_q_net_x1,
    gateway_out11 => convert_dout_net_x1,
    gateway_out19 => mult3_p_net_x0,
    gateway_out20 => delay1_q_net_x2,
    gateway_out3 => delay2_q_net_x0,
    gateway_out4 => delay3_q_net_x0,
    gateway_out5_x0 => down_sample2_q_net_x1,
    gateway_out27 => addsub3_s_net_x0,
    gateway_out28 => register_q_net_x0,
    gateway_out29 => register1_q_net_x1,
    gateway_out => mult3_p_net_x0,
    gateway_out1_x0 => relational1_op_net_x0,
    gateway_out2_x0 => delay5_q_net_x0,
    gateway_out3_x0 => register_q_net_x0,
    gateway_out4_x0 => register1_q_net_x1,
    gateway_out5 => convert3_dout_net_x0,
    gateway_out1 => mult1_p_net_x0,
    gateway_out2 => counter2_op_net_x0,
    gateway_out6 => register2_q_net_x1
  );
  c1p2_window_wf : entity work.example_c1p2_window_wf 
  port map (
    cav_img => convert_dout_net,
    cav_real => convert1_dout_net,
    ref_img => down_sample_q_net_x0,
    ref_real => down_sample1_q_net_x1,
    pt_window => convert11_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    cav_windowed_imag => mult2_p_net_x0,
    cav_windowed_real => mult_p_net_x0,
    ref_windowed_imag => mult5_p_net_x0,
    ref_windowed_real => mult4_p_net_x0
  );
  clock_enable_probe : entity work.example_xlceprobe 
  generic map (
    d_width => 18,
    q_width => 1
  )
  port map (
    d => down_sample_q_net_x2,
    clk => d_clk_net,
    ce => q_ce_net,
    q => clock_enable_probe_q_net
  );
  clock_enable_probe1 : entity work.example_xlceprobe 
  generic map (
    d_width => 18,
    q_width => 1
  )
  port map (
    d => down_sample_q_net_x3,
    clk => d_clk_net,
    ce => q_ce_net,
    q => clock_enable_probe1_q_net
  );
  complex_multiplier_6_0 : entity work.xlcomplex_multiplier_c61dbf13099b80fac257c538ed356ad8 
  port map (
    s_axis_a_tvalid => down_sample2_q_net,
    s_axis_a_tdata_imag => down_sample_q_net_x2,
    s_axis_a_tdata_real => down_sample1_q_net_x3,
    s_axis_b_tvalid => dds_compiler_6_0_m_axis_data_tvalid_net,
    s_axis_b_tdata_imag => nco_sin,
    s_axis_b_tdata_real => nco_cos,
    clk => d_clk_net,
    ce => q_ce_net,
    m_axis_dout_tvalid => complex_multiplier_6_0_m_axis_dout_tvalid_net,
    m_axis_dout_tdata_imag => complex_multiplier_6_0_m_axis_dout_tdata_imag_net,
    m_axis_dout_tdata_real => complex_multiplier_6_0_m_axis_dout_tdata_real_net
  );
  convert : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 29,
    din_width => 33,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => complex_multiplier_6_0_1_m_axis_dout_tdata_imag_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert_dout_net
  );
  convert1 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 29,
    din_width => 33,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => complex_multiplier_6_0_1_m_axis_dout_tdata_real_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert1_dout_net
  );
  convert5 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 29,
    din_width => 33,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => complex_multiplier_6_0_m_axis_dout_tdata_imag_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert5_dout_net
  );
  convert6 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 29,
    din_width => 33,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => complex_multiplier_6_0_m_axis_dout_tdata_real_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert6_dout_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => clock_enable_probe1_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample1_q_net
  );
  down_sample2 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => clock_enable_probe_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q(0) => down_sample2_q_net
  );
  down_sample3 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register5_q_net_x0,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample3_q_net
  );
  down_sample6 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 26,
    d_width => 26,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 26,
    q_width => 26
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register8_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample6_q_net
  );
  down_sample7 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register6_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample7_q_net
  );
  down_sample4 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register1_q_net_x2,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample4_q_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register5_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register1_q_net_x2
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational_op_net_x0,
    d1 => relational_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
  register5 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register2_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register5_q_net_x0
  );
  register6 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register1_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register6_q_net
  );
  register7 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample2_q_net_x3,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register7_q_net
  );
  register8 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register36_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register8_q_net
  );
  complex_multiplier_6_0_1 : entity work.xlcomplex_multiplier_c61dbf13099b80fac257c538ed356ad8 
  port map (
    s_axis_a_tvalid => down_sample1_q_net(0),
    s_axis_a_tdata_imag => down_sample_q_net_x3,
    s_axis_a_tdata_real => down_sample1_q_net_x4,
    s_axis_b_tvalid => dds_compiler_6_0_m_axis_data_tvalid_net,
    s_axis_b_tdata_imag => nco_sin,
    s_axis_b_tdata_real => nco_cos,
    clk => d_clk_net,
    ce => q_ce_net,
    m_axis_dout_tvalid => complex_multiplier_6_0_1_m_axis_dout_tvalid_net,
    m_axis_dout_tdata_imag => complex_multiplier_6_0_1_m_axis_dout_tdata_imag_net,
    m_axis_dout_tdata_real => complex_multiplier_6_0_1_m_axis_dout_tdata_real_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/DDC NCO1/pulse_catcher
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_pulse_catcher is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_pulse_catcher;
architecture structural of example_pulse_catcher is 
  signal register_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal register8_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  out1 <= register_q_net;
  register8_q_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  convert : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register8_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert_dout_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 5,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => convert_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => register8_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  register_x0 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    d => delay1_q_net,
    rst => delay_q_net,
    en => convert_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/DDC NCO1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_ddc_nco1 is
  port (
    phase_ctrl : in std_logic_vector( 26-1 downto 0 );
    phase_reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    tvalid : out std_logic;
    sine : out std_logic_vector( 26-1 downto 0 );
    cosine : out std_logic_vector( 26-1 downto 0 );
    nco_out_1 : out std_logic_vector( 26-1 downto 0 );
    nco_out_2 : out std_logic_vector( 26-1 downto 0 )
  );
end example_ddc_nco1;
architecture structural of example_ddc_nco1 is 
  signal dds_compiler_6_0_m_axis_data_tvalid_net : std_logic;
  signal nco_sin : std_logic_vector( 26-1 downto 0 );
  signal nco_cos : std_logic_vector( 26-1 downto 0 );
  signal down_sample6_q_net : std_logic_vector( 26-1 downto 0 );
  signal register8_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal register_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant21_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 1-1 downto 0 );
  signal dds_compiler_6_0_s_axis_phase_tready_net : std_logic;
  signal logical_y_net : std_logic;
begin
  tvalid <= dds_compiler_6_0_m_axis_data_tvalid_net;
  sine <= nco_sin;
  cosine <= nco_cos;
  nco_out_1 <= nco_sin;
  nco_out_2 <= nco_cos;
  down_sample6_q_net <= phase_ctrl;
  register8_q_net <= phase_reset;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  pulse_catcher : entity work.example_pulse_catcher 
  port map (
    in1 => register8_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => register_q_net
  );
  constant21 : entity work.sysgen_constant_589172b339 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant21_op_net
  );
  convert : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert_dout_net
  );
  dds_compiler_6_0 : entity work.xldds_compiler_bccfbee4cea02d59adc7b3443a88c30b 
  port map (
    s_axis_phase_tvalid => logical_y_net,
    s_axis_phase_tdata_resync => register_q_net,
    s_axis_phase_tdata_pinc => down_sample6_q_net,
    m_axis_data_tready => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s_axis_phase_tready => dds_compiler_6_0_s_axis_phase_tready_net,
    m_axis_data_tvalid => dds_compiler_6_0_m_axis_data_tvalid_net,
    m_axis_data_tdata_sine => nco_sin,
    m_axis_data_tdata_cosine => nco_cos
  );
  logical : entity work.sysgen_logical_90a43f8277 
  port map (
    clr => '0',
    d0 => constant21_op_net,
    d1 => convert_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y(0) => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem is
  port (
    i : in std_logic_vector( 26-1 downto 0 );
    q : in std_logic_vector( 26-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    i_norm : out std_logic_vector( 18-1 downto 0 );
    q_norm : out std_logic_vector( 18-1 downto 0 );
    bit : out std_logic_vector( 4-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem;
architecture structural of example_subsystem is 
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal absolute_op_net : std_logic_vector( 27-1 downto 0 );
  signal absolute1_op_net : std_logic_vector( 27-1 downto 0 );
  signal mcode_done_net : std_logic_vector( 1-1 downto 0 );
begin
  i_norm <= convert9_dout_net;
  q_norm <= convert4_dout_net;
  bit <= mcode_bit_net;
  register11_q_net <= i;
  register11_q_net_x0 <= q;
  gateway_out1 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out3 <= mcode_i_norm_net;
  gateway_out4 <= mcode_q_norm_net;
  gateway_out5 <= mcode_q_norm_net;
  gateway_out6 <= delay1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  absolute : entity work.sysgen_abs_50a30d246f 
  port map (
    clr => '0',
    a => register11_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => absolute_op_net
  );
  absolute1 : entity work.sysgen_abs_50a30d246f 
  port map (
    clr => '0',
    a => register11_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    op => absolute1_op_net
  );
  convert4 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 27,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mcode_q_norm_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert4_dout_net
  );
  convert9 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 27,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mcode_i_norm_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert9_dout_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 26
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 26
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  mcode : entity work.sysgen_mcode_block_d71a35a319 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    i_int => delay_q_net,
    q_int => delay1_q_net,
    i_int_abs => absolute_op_net,
    q_int_abs => absolute1_op_net,
    i_norm => mcode_i_norm_net,
    q_norm => mcode_q_norm_net,
    done => mcode_done_net,
    bit => mcode_bit_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Subsystem4/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x18 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x18;
architecture structural of example_posedge_pulse_x18 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  inverter5_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => inverter5_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem4_x4 is
  port (
    d : in std_logic_vector( 26-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem4_x4;
architecture structural of example_subsystem4_x4 is 
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register3_q_net : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  register3_q_net <= d;
  convert3_dout_net <= reset;
  inverter5_op_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x18 
  port map (
    in1 => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => register3_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Subsystem5/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x19 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x19;
architecture structural of example_posedge_pulse_x19 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  inverter5_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => inverter5_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem5_x0 is
  port (
    d : in std_logic_vector( 26-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem5_x0;
architecture structural of example_subsystem5_x0 is 
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register4_q_net : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  register4_q_net <= d;
  convert3_dout_net <= reset;
  inverter5_op_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x19 
  port map (
    in1 => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => register4_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_iq_latch_normalize_x2 is
  port (
    i : in std_logic_vector( 18-1 downto 0 );
    q : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    i_out : out std_logic_vector( 18-1 downto 0 );
    q_out : out std_logic_vector( 18-1 downto 0 );
    bit : out std_logic_vector( 4-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 )
  );
end example_iq_latch_normalize_x2;
architecture structural of example_iq_latch_normalize_x2 is 
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal mult_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal register3_q_net : std_logic_vector( 26-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 26-1 downto 0 );
  signal inverter4_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert10_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert7_dout_net : std_logic_vector( 1-1 downto 0 );
begin
  i_out <= convert9_dout_net;
  q_out <= convert4_dout_net;
  bit <= mcode_bit_net;
  mult_p_net <= i;
  mult2_p_net <= q;
  convert11_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out1_x0 <= convert9_dout_net;
  gateway_out11 <= register11_q_net_x0;
  gateway_out13 <= mcode_bit_net;
  gateway_out14 <= register11_q_net;
  gateway_out4_x0 <= register11_q_net_x0;
  gateway_out5_x0 <= accumulator5_q_net;
  gateway_out7 <= accumulator4_q_net;
  gateway_out9 <= convert4_dout_net;
  gateway_out1 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out3 <= mcode_i_norm_net;
  gateway_out4 <= mcode_q_norm_net;
  gateway_out5 <= mcode_q_norm_net;
  gateway_out6 <= delay1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  subsystem : entity work.example_subsystem 
  port map (
    i => register11_q_net_x0,
    q => register11_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    i_norm => convert9_dout_net,
    q_norm => convert4_dout_net,
    bit => mcode_bit_net,
    gateway_out1 => convert4_dout_net,
    gateway_out2 => convert9_dout_net,
    gateway_out22 => mcode_i_norm_net,
    gateway_out24 => delay_q_net,
    gateway_out27 => mcode_bit_net,
    gateway_out3 => mcode_i_norm_net,
    gateway_out4 => mcode_q_norm_net,
    gateway_out5 => mcode_q_norm_net,
    gateway_out6 => delay1_q_net
  );
  subsystem4 : entity work.example_subsystem4_x4 
  port map (
    d => register3_q_net,
    reset => convert3_dout_net,
    latch => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x0
  );
  subsystem5 : entity work.example_subsystem5_x0 
  port map (
    d => register4_q_net,
    reset => convert3_dout_net,
    latch => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net
  );
  accumulator4 : entity work.sysgen_accum_34d1bd443e 
  port map (
    clr => '0',
    b => mult_p_net,
    rst => inverter4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => accumulator4_q_net
  );
  accumulator5 : entity work.sysgen_accum_34d1bd443e 
  port map (
    clr => '0',
    b => mult2_p_net,
    rst => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => accumulator5_q_net
  );
  convert10 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert10_dout_net
  );
  convert7 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert7_dout_net
  );
  inverter4 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert7_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter4_op_net
  );
  inverter5 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert10_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter5_op_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => accumulator4_q_net,
    rst => convert3_dout_net,
    en => convert7_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register3_q_net
  );
  register4 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => accumulator5_q_net,
    rst => convert3_dout_net,
    en => convert10_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register4_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem_x3 is
  port (
    i : in std_logic_vector( 26-1 downto 0 );
    q : in std_logic_vector( 26-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    i_norm : out std_logic_vector( 18-1 downto 0 );
    q_norm : out std_logic_vector( 18-1 downto 0 );
    bit : out std_logic_vector( 4-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem_x3;
architecture structural of example_subsystem_x3 is 
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal absolute_op_net : std_logic_vector( 27-1 downto 0 );
  signal absolute1_op_net : std_logic_vector( 27-1 downto 0 );
  signal mcode_done_net : std_logic_vector( 1-1 downto 0 );
begin
  i_norm <= convert9_dout_net;
  q_norm <= convert4_dout_net;
  bit <= mcode_bit_net;
  register11_q_net <= i;
  register11_q_net_x0 <= q;
  gateway_out1 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out3 <= mcode_i_norm_net;
  gateway_out4 <= mcode_q_norm_net;
  gateway_out5 <= mcode_q_norm_net;
  gateway_out6 <= delay1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  absolute : entity work.sysgen_abs_50a30d246f 
  port map (
    clr => '0',
    a => register11_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => absolute_op_net
  );
  absolute1 : entity work.sysgen_abs_50a30d246f 
  port map (
    clr => '0',
    a => register11_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    op => absolute1_op_net
  );
  convert4 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 27,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mcode_q_norm_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert4_dout_net
  );
  convert9 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 27,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mcode_i_norm_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert9_dout_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 26
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 26
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  mcode : entity work.sysgen_mcode_block_d71a35a319 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    i_int => delay_q_net,
    q_int => delay1_q_net,
    i_int_abs => absolute_op_net,
    q_int_abs => absolute1_op_net,
    i_norm => mcode_i_norm_net,
    q_norm => mcode_q_norm_net,
    done => mcode_done_net,
    bit => mcode_bit_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Subsystem4/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x24 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x24;
architecture structural of example_posedge_pulse_x24 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  inverter5_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => inverter5_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem4_x7 is
  port (
    d : in std_logic_vector( 26-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem4_x7;
architecture structural of example_subsystem4_x7 is 
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register3_q_net : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  register3_q_net <= d;
  convert3_dout_net <= reset;
  inverter5_op_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x24 
  port map (
    in1 => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => register3_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Subsystem5/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x25 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x25;
architecture structural of example_posedge_pulse_x25 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  inverter5_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => inverter5_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem5_x4 is
  port (
    d : in std_logic_vector( 26-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem5_x4;
architecture structural of example_subsystem5_x4 is 
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register4_q_net : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  register4_q_net <= d;
  convert3_dout_net <= reset;
  inverter5_op_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x25 
  port map (
    in1 => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => register4_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_iq_latch_normalize1_x1 is
  port (
    i : in std_logic_vector( 18-1 downto 0 );
    q : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    i_out : out std_logic_vector( 18-1 downto 0 );
    q_out : out std_logic_vector( 18-1 downto 0 );
    bit : out std_logic_vector( 4-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 )
  );
end example_iq_latch_normalize1_x1;
architecture structural of example_iq_latch_normalize1_x1 is 
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal register3_q_net : std_logic_vector( 26-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 26-1 downto 0 );
  signal inverter4_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert10_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert7_dout_net : std_logic_vector( 1-1 downto 0 );
begin
  i_out <= convert9_dout_net;
  q_out <= convert4_dout_net;
  bit <= mcode_bit_net;
  mult5_p_net <= i;
  mult4_p_net <= q;
  convert11_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out1_x0 <= convert9_dout_net;
  gateway_out11 <= register11_q_net_x0;
  gateway_out13 <= mcode_bit_net;
  gateway_out14 <= register11_q_net;
  gateway_out4_x0 <= register11_q_net_x0;
  gateway_out5_x0 <= accumulator5_q_net;
  gateway_out7 <= accumulator4_q_net;
  gateway_out9 <= convert4_dout_net;
  gateway_out1 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out3 <= mcode_i_norm_net;
  gateway_out4 <= mcode_q_norm_net;
  gateway_out5 <= mcode_q_norm_net;
  gateway_out6 <= delay1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  subsystem : entity work.example_subsystem_x3 
  port map (
    i => register11_q_net_x0,
    q => register11_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    i_norm => convert9_dout_net,
    q_norm => convert4_dout_net,
    bit => mcode_bit_net,
    gateway_out1 => convert4_dout_net,
    gateway_out2 => convert9_dout_net,
    gateway_out22 => mcode_i_norm_net,
    gateway_out24 => delay_q_net,
    gateway_out27 => mcode_bit_net,
    gateway_out3 => mcode_i_norm_net,
    gateway_out4 => mcode_q_norm_net,
    gateway_out5 => mcode_q_norm_net,
    gateway_out6 => delay1_q_net
  );
  subsystem4 : entity work.example_subsystem4_x7 
  port map (
    d => register3_q_net,
    reset => convert3_dout_net,
    latch => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x0
  );
  subsystem5 : entity work.example_subsystem5_x4 
  port map (
    d => register4_q_net,
    reset => convert3_dout_net,
    latch => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net
  );
  accumulator4 : entity work.sysgen_accum_34d1bd443e 
  port map (
    clr => '0',
    b => mult5_p_net,
    rst => inverter4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => accumulator4_q_net
  );
  accumulator5 : entity work.sysgen_accum_34d1bd443e 
  port map (
    clr => '0',
    b => mult4_p_net,
    rst => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => accumulator5_q_net
  );
  convert10 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert10_dout_net
  );
  convert7 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert7_dout_net
  );
  inverter4 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert7_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter4_op_net
  );
  inverter5 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert10_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter5_op_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => accumulator4_q_net,
    rst => convert3_dout_net,
    en => convert7_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register3_q_net
  );
  register4 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => accumulator5_q_net,
    rst => convert3_dout_net,
    en => convert10_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register4_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_iq_integration1_x0 is
  port (
    cav_windowed_imag : in std_logic_vector( 18-1 downto 0 );
    cav_windowed_real : in std_logic_vector( 18-1 downto 0 );
    ref_windowed_q : in std_logic_vector( 18-1 downto 0 );
    ref_windowed_i : in std_logic_vector( 18-1 downto 0 );
    window_profile : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    cav_int_q : out std_logic_vector( 18-1 downto 0 );
    cav_int_i : out std_logic_vector( 18-1 downto 0 );
    ref_int_q : out std_logic_vector( 18-1 downto 0 );
    ref_int_i : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x2 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x2 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x0 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out4_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out9_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x0 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 )
  );
end example_iq_integration1_x0;
architecture structural of example_iq_integration1_x0 is 
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal mcode_q_norm_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  cav_int_q <= convert4_dout_net;
  cav_int_i <= convert9_dout_net;
  ref_int_q <= convert4_dout_net_x0;
  ref_int_i <= convert9_dout_net_x0;
  mult2_p_net <= cav_windowed_imag;
  mult_p_net <= cav_windowed_real;
  mult4_p_net <= ref_windowed_q;
  mult5_p_net <= ref_windowed_i;
  convert11_dout_net <= window_profile;
  convert3_dout_net <= reset;
  gateway_out1 <= convert9_dout_net;
  gateway_out11 <= register11_q_net_x0;
  gateway_out13 <= mcode_bit_net;
  gateway_out14 <= register11_q_net;
  gateway_out4 <= register11_q_net_x0;
  gateway_out5 <= accumulator5_q_net_x0;
  gateway_out7 <= accumulator4_q_net_x0;
  gateway_out9 <= convert4_dout_net;
  gateway_out1_x0 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out3_x0 <= mcode_i_norm_net;
  gateway_out4_x2 <= mcode_q_norm_net;
  gateway_out5_x2 <= mcode_q_norm_net;
  gateway_out6_x0 <= delay1_q_net;
  gateway_out1_x2 <= convert9_dout_net_x0;
  gateway_out11_x0 <= register11_q_net_x1;
  gateway_out13_x0 <= mcode_bit_net_x0;
  gateway_out14_x0 <= register11_q_net_x2;
  gateway_out4_x1 <= register11_q_net_x1;
  gateway_out5_x1 <= accumulator5_q_net;
  gateway_out7_x0 <= accumulator4_q_net;
  gateway_out9_x0 <= convert4_dout_net_x0;
  gateway_out1_x1 <= convert4_dout_net_x0;
  gateway_out2_x0 <= convert9_dout_net_x0;
  gateway_out22_x0 <= mcode_i_norm_net_x0;
  gateway_out24_x0 <= delay_q_net_x0;
  gateway_out27_x0 <= mcode_bit_net_x0;
  gateway_out3 <= mcode_i_norm_net_x0;
  gateway_out4_x0 <= mcode_q_norm_net_x0;
  gateway_out5_x0 <= mcode_q_norm_net_x0;
  gateway_out6 <= delay1_q_net_x0;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  iq_latch_normalize : entity work.example_iq_latch_normalize_x2 
  port map (
    i => mult_p_net,
    q => mult2_p_net,
    window => convert11_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    i_out => convert9_dout_net,
    q_out => convert4_dout_net,
    bit => mcode_bit_net,
    gateway_out1_x0 => convert9_dout_net,
    gateway_out11 => register11_q_net_x0,
    gateway_out13 => mcode_bit_net,
    gateway_out14 => register11_q_net,
    gateway_out4_x0 => register11_q_net_x0,
    gateway_out5_x0 => accumulator5_q_net_x0,
    gateway_out7 => accumulator4_q_net_x0,
    gateway_out9 => convert4_dout_net,
    gateway_out1 => convert4_dout_net,
    gateway_out2 => convert9_dout_net,
    gateway_out22 => mcode_i_norm_net,
    gateway_out24 => delay_q_net,
    gateway_out27 => mcode_bit_net,
    gateway_out3 => mcode_i_norm_net,
    gateway_out4 => mcode_q_norm_net,
    gateway_out5 => mcode_q_norm_net,
    gateway_out6 => delay1_q_net
  );
  iq_latch_normalize1 : entity work.example_iq_latch_normalize1_x1 
  port map (
    i => mult5_p_net,
    q => mult4_p_net,
    window => convert11_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    i_out => convert9_dout_net_x0,
    q_out => convert4_dout_net_x0,
    bit => mcode_bit_net_x0,
    gateway_out1_x0 => convert9_dout_net_x0,
    gateway_out11 => register11_q_net_x1,
    gateway_out13 => mcode_bit_net_x0,
    gateway_out14 => register11_q_net_x2,
    gateway_out4_x0 => register11_q_net_x1,
    gateway_out5_x0 => accumulator5_q_net,
    gateway_out7 => accumulator4_q_net,
    gateway_out9 => convert4_dout_net_x0,
    gateway_out1 => convert4_dout_net_x0,
    gateway_out2 => convert9_dout_net_x0,
    gateway_out22 => mcode_i_norm_net_x0,
    gateway_out24 => delay_q_net_x0,
    gateway_out27 => mcode_bit_net_x0,
    gateway_out3 => mcode_i_norm_net_x0,
    gateway_out4 => mcode_q_norm_net_x0,
    gateway_out5 => mcode_q_norm_net_x0,
    gateway_out6 => delay1_q_net_x0
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem_x1 is
  port (
    i : in std_logic_vector( 26-1 downto 0 );
    q : in std_logic_vector( 26-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    i_norm : out std_logic_vector( 18-1 downto 0 );
    q_norm : out std_logic_vector( 18-1 downto 0 );
    bit : out std_logic_vector( 4-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem_x1;
architecture structural of example_subsystem_x1 is 
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal absolute_op_net : std_logic_vector( 27-1 downto 0 );
  signal absolute1_op_net : std_logic_vector( 27-1 downto 0 );
  signal mcode_done_net : std_logic_vector( 1-1 downto 0 );
begin
  i_norm <= convert9_dout_net;
  q_norm <= convert4_dout_net;
  bit <= mcode_bit_net;
  register11_q_net <= i;
  register11_q_net_x0 <= q;
  gateway_out1 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out3 <= mcode_i_norm_net;
  gateway_out4 <= mcode_q_norm_net;
  gateway_out5 <= mcode_q_norm_net;
  gateway_out6 <= delay1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  absolute : entity work.sysgen_abs_50a30d246f 
  port map (
    clr => '0',
    a => register11_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => absolute_op_net
  );
  absolute1 : entity work.sysgen_abs_50a30d246f 
  port map (
    clr => '0',
    a => register11_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    op => absolute1_op_net
  );
  convert4 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 27,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mcode_q_norm_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert4_dout_net
  );
  convert9 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 27,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mcode_i_norm_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert9_dout_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 26
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 26
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  mcode : entity work.sysgen_mcode_block_d71a35a319 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    i_int => delay_q_net,
    q_int => delay1_q_net,
    i_int_abs => absolute_op_net,
    q_int_abs => absolute1_op_net,
    i_norm => mcode_i_norm_net,
    q_norm => mcode_q_norm_net,
    done => mcode_done_net,
    bit => mcode_bit_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Subsystem4/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x20 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x20;
architecture structural of example_posedge_pulse_x20 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  inverter5_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => inverter5_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem4_x5 is
  port (
    d : in std_logic_vector( 26-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem4_x5;
architecture structural of example_subsystem4_x5 is 
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register3_q_net : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  register3_q_net <= d;
  convert3_dout_net <= reset;
  inverter5_op_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x20 
  port map (
    in1 => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => register3_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Subsystem5/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x21 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x21;
architecture structural of example_posedge_pulse_x21 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  inverter5_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => inverter5_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem5_x1 is
  port (
    d : in std_logic_vector( 26-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem5_x1;
architecture structural of example_subsystem5_x1 is 
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register4_q_net : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  register4_q_net <= d;
  convert3_dout_net <= reset;
  inverter5_op_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x21 
  port map (
    in1 => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => register4_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_iq_latch_normalize_x0 is
  port (
    i : in std_logic_vector( 18-1 downto 0 );
    q : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    i_out : out std_logic_vector( 18-1 downto 0 );
    q_out : out std_logic_vector( 18-1 downto 0 );
    bit : out std_logic_vector( 4-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 )
  );
end example_iq_latch_normalize_x0;
architecture structural of example_iq_latch_normalize_x0 is 
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal register3_q_net : std_logic_vector( 26-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 26-1 downto 0 );
  signal inverter4_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert10_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert7_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal mult_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
begin
  i_out <= convert9_dout_net;
  q_out <= convert4_dout_net;
  bit <= mcode_bit_net;
  mult_p_net <= i;
  mult2_p_net <= q;
  convert11_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out1_x0 <= convert9_dout_net;
  gateway_out11 <= register11_q_net_x0;
  gateway_out13 <= mcode_bit_net;
  gateway_out14 <= register11_q_net;
  gateway_out4_x0 <= register11_q_net_x0;
  gateway_out5_x0 <= accumulator5_q_net;
  gateway_out7 <= accumulator4_q_net;
  gateway_out9 <= convert4_dout_net;
  gateway_out1 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out3 <= mcode_i_norm_net;
  gateway_out4 <= mcode_q_norm_net;
  gateway_out5 <= mcode_q_norm_net;
  gateway_out6 <= delay1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  subsystem : entity work.example_subsystem_x1 
  port map (
    i => register11_q_net_x0,
    q => register11_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    i_norm => convert9_dout_net,
    q_norm => convert4_dout_net,
    bit => mcode_bit_net,
    gateway_out1 => convert4_dout_net,
    gateway_out2 => convert9_dout_net,
    gateway_out22 => mcode_i_norm_net,
    gateway_out24 => delay_q_net,
    gateway_out27 => mcode_bit_net,
    gateway_out3 => mcode_i_norm_net,
    gateway_out4 => mcode_q_norm_net,
    gateway_out5 => mcode_q_norm_net,
    gateway_out6 => delay1_q_net
  );
  subsystem4 : entity work.example_subsystem4_x5 
  port map (
    d => register3_q_net,
    reset => convert3_dout_net,
    latch => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x0
  );
  subsystem5 : entity work.example_subsystem5_x1 
  port map (
    d => register4_q_net,
    reset => convert3_dout_net,
    latch => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net
  );
  accumulator4 : entity work.sysgen_accum_34d1bd443e 
  port map (
    clr => '0',
    b => mult_p_net,
    rst => inverter4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => accumulator4_q_net
  );
  accumulator5 : entity work.sysgen_accum_34d1bd443e 
  port map (
    clr => '0',
    b => mult2_p_net,
    rst => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => accumulator5_q_net
  );
  convert10 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert10_dout_net
  );
  convert7 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert7_dout_net
  );
  inverter4 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert7_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter4_op_net
  );
  inverter5 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert10_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter5_op_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => accumulator4_q_net,
    rst => convert3_dout_net,
    en => convert7_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register3_q_net
  );
  register4 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => accumulator5_q_net,
    rst => convert3_dout_net,
    en => convert10_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register4_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem_x2 is
  port (
    i : in std_logic_vector( 26-1 downto 0 );
    q : in std_logic_vector( 26-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    i_norm : out std_logic_vector( 18-1 downto 0 );
    q_norm : out std_logic_vector( 18-1 downto 0 );
    bit : out std_logic_vector( 4-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem_x2;
architecture structural of example_subsystem_x2 is 
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal absolute_op_net : std_logic_vector( 27-1 downto 0 );
  signal absolute1_op_net : std_logic_vector( 27-1 downto 0 );
  signal mcode_done_net : std_logic_vector( 1-1 downto 0 );
begin
  i_norm <= convert9_dout_net;
  q_norm <= convert4_dout_net;
  bit <= mcode_bit_net;
  register11_q_net <= i;
  register11_q_net_x0 <= q;
  gateway_out1 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out3 <= mcode_i_norm_net;
  gateway_out4 <= mcode_q_norm_net;
  gateway_out5 <= mcode_q_norm_net;
  gateway_out6 <= delay1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  absolute : entity work.sysgen_abs_50a30d246f 
  port map (
    clr => '0',
    a => register11_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => absolute_op_net
  );
  absolute1 : entity work.sysgen_abs_50a30d246f 
  port map (
    clr => '0',
    a => register11_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    op => absolute1_op_net
  );
  convert4 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 27,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mcode_q_norm_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert4_dout_net
  );
  convert9 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 27,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mcode_i_norm_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert9_dout_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 26
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 26
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  mcode : entity work.sysgen_mcode_block_d71a35a319 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    i_int => delay_q_net,
    q_int => delay1_q_net,
    i_int_abs => absolute_op_net,
    q_int_abs => absolute1_op_net,
    i_norm => mcode_i_norm_net,
    q_norm => mcode_q_norm_net,
    done => mcode_done_net,
    bit => mcode_bit_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Subsystem4/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x22 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x22;
architecture structural of example_posedge_pulse_x22 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  inverter5_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => inverter5_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem4_x6 is
  port (
    d : in std_logic_vector( 26-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem4_x6;
architecture structural of example_subsystem4_x6 is 
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register3_q_net : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  register3_q_net <= d;
  convert3_dout_net <= reset;
  inverter5_op_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x22 
  port map (
    in1 => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => register3_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Subsystem5/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x23 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x23;
architecture structural of example_posedge_pulse_x23 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  inverter5_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => inverter5_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem5_x3 is
  port (
    d : in std_logic_vector( 26-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 26-1 downto 0 )
  );
end example_subsystem5_x3;
architecture structural of example_subsystem5_x3 is 
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal register4_q_net : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  register4_q_net <= d;
  convert3_dout_net <= reset;
  inverter5_op_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x23 
  port map (
    in1 => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => register4_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_iq_latch_normalize1_x0 is
  port (
    i : in std_logic_vector( 18-1 downto 0 );
    q : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    i_out : out std_logic_vector( 18-1 downto 0 );
    q_out : out std_logic_vector( 18-1 downto 0 );
    bit : out std_logic_vector( 4-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 )
  );
end example_iq_latch_normalize1_x0;
architecture structural of example_iq_latch_normalize1_x0 is 
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal register3_q_net : std_logic_vector( 26-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 26-1 downto 0 );
  signal inverter4_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert10_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert7_dout_net : std_logic_vector( 1-1 downto 0 );
begin
  i_out <= convert9_dout_net;
  q_out <= convert4_dout_net;
  bit <= mcode_bit_net;
  mult5_p_net <= i;
  mult4_p_net <= q;
  convert11_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out1_x0 <= convert9_dout_net;
  gateway_out11 <= register11_q_net_x0;
  gateway_out13 <= mcode_bit_net;
  gateway_out14 <= register11_q_net;
  gateway_out4_x0 <= register11_q_net_x0;
  gateway_out5_x0 <= accumulator5_q_net;
  gateway_out7 <= accumulator4_q_net;
  gateway_out9 <= convert4_dout_net;
  gateway_out1 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out3 <= mcode_i_norm_net;
  gateway_out4 <= mcode_q_norm_net;
  gateway_out5 <= mcode_q_norm_net;
  gateway_out6 <= delay1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  subsystem : entity work.example_subsystem_x2 
  port map (
    i => register11_q_net_x0,
    q => register11_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    i_norm => convert9_dout_net,
    q_norm => convert4_dout_net,
    bit => mcode_bit_net,
    gateway_out1 => convert4_dout_net,
    gateway_out2 => convert9_dout_net,
    gateway_out22 => mcode_i_norm_net,
    gateway_out24 => delay_q_net,
    gateway_out27 => mcode_bit_net,
    gateway_out3 => mcode_i_norm_net,
    gateway_out4 => mcode_q_norm_net,
    gateway_out5 => mcode_q_norm_net,
    gateway_out6 => delay1_q_net
  );
  subsystem4 : entity work.example_subsystem4_x6 
  port map (
    d => register3_q_net,
    reset => convert3_dout_net,
    latch => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x0
  );
  subsystem5 : entity work.example_subsystem5_x3 
  port map (
    d => register4_q_net,
    reset => convert3_dout_net,
    latch => inverter5_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net
  );
  accumulator4 : entity work.sysgen_accum_34d1bd443e 
  port map (
    clr => '0',
    b => mult5_p_net,
    rst => inverter4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => accumulator4_q_net
  );
  accumulator5 : entity work.sysgen_accum_34d1bd443e 
  port map (
    clr => '0',
    b => mult4_p_net,
    rst => inverter5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => accumulator5_q_net
  );
  convert10 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert10_dout_net
  );
  convert7 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert7_dout_net
  );
  inverter4 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert7_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter4_op_net
  );
  inverter5 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert10_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter5_op_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => accumulator4_q_net,
    rst => convert3_dout_net,
    en => convert7_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register3_q_net
  );
  register4 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    d => accumulator5_q_net,
    rst => convert3_dout_net,
    en => convert10_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register4_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_iq_integration2 is
  port (
    cav_windowed_imag : in std_logic_vector( 18-1 downto 0 );
    cav_windowed_real : in std_logic_vector( 18-1 downto 0 );
    ref_windowed_q : in std_logic_vector( 18-1 downto 0 );
    ref_windowed_i : in std_logic_vector( 18-1 downto 0 );
    window_profile : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    cav_int_q : out std_logic_vector( 18-1 downto 0 );
    cav_int_i : out std_logic_vector( 18-1 downto 0 );
    ref_int_q : out std_logic_vector( 18-1 downto 0 );
    ref_int_i : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x2 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x2 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x0 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out4_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out9_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x0 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6 : out std_logic_vector( 26-1 downto 0 )
  );
end example_iq_integration2;
architecture structural of example_iq_integration2 is 
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal mcode_q_norm_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  cav_int_q <= convert4_dout_net;
  cav_int_i <= convert9_dout_net;
  ref_int_q <= convert4_dout_net_x0;
  ref_int_i <= convert9_dout_net_x0;
  mult2_p_net <= cav_windowed_imag;
  mult_p_net <= cav_windowed_real;
  mult4_p_net <= ref_windowed_q;
  mult5_p_net <= ref_windowed_i;
  convert11_dout_net <= window_profile;
  convert3_dout_net <= reset;
  gateway_out1 <= convert9_dout_net;
  gateway_out11 <= register11_q_net_x0;
  gateway_out13 <= mcode_bit_net;
  gateway_out14 <= register11_q_net;
  gateway_out4 <= register11_q_net_x0;
  gateway_out5 <= accumulator5_q_net_x0;
  gateway_out7 <= accumulator4_q_net_x0;
  gateway_out9 <= convert4_dout_net;
  gateway_out1_x0 <= convert4_dout_net;
  gateway_out2 <= convert9_dout_net;
  gateway_out22 <= mcode_i_norm_net;
  gateway_out24 <= delay_q_net;
  gateway_out27 <= mcode_bit_net;
  gateway_out3_x0 <= mcode_i_norm_net;
  gateway_out4_x2 <= mcode_q_norm_net;
  gateway_out5_x2 <= mcode_q_norm_net;
  gateway_out6_x0 <= delay1_q_net;
  gateway_out1_x2 <= convert9_dout_net_x0;
  gateway_out11_x0 <= register11_q_net_x1;
  gateway_out13_x0 <= mcode_bit_net_x0;
  gateway_out14_x0 <= register11_q_net_x2;
  gateway_out4_x1 <= register11_q_net_x1;
  gateway_out5_x1 <= accumulator5_q_net;
  gateway_out7_x0 <= accumulator4_q_net;
  gateway_out9_x0 <= convert4_dout_net_x0;
  gateway_out1_x1 <= convert4_dout_net_x0;
  gateway_out2_x0 <= convert9_dout_net_x0;
  gateway_out22_x0 <= mcode_i_norm_net_x0;
  gateway_out24_x0 <= delay_q_net_x0;
  gateway_out27_x0 <= mcode_bit_net_x0;
  gateway_out3 <= mcode_i_norm_net_x0;
  gateway_out4_x0 <= mcode_q_norm_net_x0;
  gateway_out5_x0 <= mcode_q_norm_net_x0;
  gateway_out6 <= delay1_q_net_x0;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  iq_latch_normalize : entity work.example_iq_latch_normalize_x0 
  port map (
    i => mult_p_net,
    q => mult2_p_net,
    window => convert11_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    i_out => convert9_dout_net,
    q_out => convert4_dout_net,
    bit => mcode_bit_net,
    gateway_out1_x0 => convert9_dout_net,
    gateway_out11 => register11_q_net_x0,
    gateway_out13 => mcode_bit_net,
    gateway_out14 => register11_q_net,
    gateway_out4_x0 => register11_q_net_x0,
    gateway_out5_x0 => accumulator5_q_net_x0,
    gateway_out7 => accumulator4_q_net_x0,
    gateway_out9 => convert4_dout_net,
    gateway_out1 => convert4_dout_net,
    gateway_out2 => convert9_dout_net,
    gateway_out22 => mcode_i_norm_net,
    gateway_out24 => delay_q_net,
    gateway_out27 => mcode_bit_net,
    gateway_out3 => mcode_i_norm_net,
    gateway_out4 => mcode_q_norm_net,
    gateway_out5 => mcode_q_norm_net,
    gateway_out6 => delay1_q_net
  );
  iq_latch_normalize1 : entity work.example_iq_latch_normalize1_x0 
  port map (
    i => mult5_p_net,
    q => mult4_p_net,
    window => convert11_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    i_out => convert9_dout_net_x0,
    q_out => convert4_dout_net_x0,
    bit => mcode_bit_net_x0,
    gateway_out1_x0 => convert9_dout_net_x0,
    gateway_out11 => register11_q_net_x1,
    gateway_out13 => mcode_bit_net_x0,
    gateway_out14 => register11_q_net_x2,
    gateway_out4_x0 => register11_q_net_x1,
    gateway_out5_x0 => accumulator5_q_net,
    gateway_out7 => accumulator4_q_net,
    gateway_out9 => convert4_dout_net_x0,
    gateway_out1 => convert4_dout_net_x0,
    gateway_out2 => convert9_dout_net_x0,
    gateway_out22 => mcode_i_norm_net_x0,
    gateway_out24 => delay_q_net_x0,
    gateway_out27 => mcode_bit_net_x0,
    gateway_out3 => mcode_i_norm_net_x0,
    gateway_out4 => mcode_q_norm_net_x0,
    gateway_out5 => mcode_q_norm_net_x0,
    gateway_out6 => delay1_q_net_x0
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Masking_n_delay1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_masking_n_delay1 is
  port (
    phi_reset_trig : in std_logic_vector( 1-1 downto 0 );
    start_pt : in std_logic_vector( 16-1 downto 0 );
    stop_pt : in std_logic_vector( 16-1 downto 0 );
    flo_start : in std_logic_vector( 16-1 downto 0 );
    flo_stop : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    trig_reset : out std_logic_vector( 1-1 downto 0 );
    counter_x0 : out std_logic_vector( 8-1 downto 0 );
    eval_window : out std_logic_vector( 1-1 downto 0 );
    flo_window : out std_logic_vector( 1-1 downto 0 );
    stream_valid : out std_logic_vector( 1-1 downto 0 )
  );
end example_masking_n_delay1;
architecture structural of example_masking_n_delay1 is 
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal relational7_op_net : std_logic_vector( 1-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 1-1 downto 0 );
  signal register33_q_net : std_logic_vector( 16-1 downto 0 );
  signal register34_q_net : std_logic_vector( 16-1 downto 0 );
  signal register3_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal register4_q_net : std_logic_vector( 16-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 16-1 downto 0 );
  signal constant4_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical2_y_net : std_logic_vector( 1-1 downto 0 );
  signal register10_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 16-1 downto 0 );
  signal convert7_dout_net : std_logic_vector( 1-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert8_dout_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 16-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 16-1 downto 0 );
  signal down_sample2_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay6_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay7_q_net : std_logic_vector( 8-1 downto 0 );
  signal register5_q_net : std_logic_vector( 16-1 downto 0 );
  signal register6_q_net : std_logic_vector( 16-1 downto 0 );
  signal down_sample3_q_net : std_logic_vector( 16-1 downto 0 );
  signal register2_q_net : std_logic_vector( 16-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal register3_q_net : std_logic_vector( 16-1 downto 0 );
  signal relational6_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational2_op_net : std_logic_vector( 1-1 downto 0 );
begin
  trig_reset <= convert3_dout_net;
  counter_x0 <= convert4_dout_net;
  eval_window <= convert11_dout_net;
  flo_window <= convert2_dout_net;
  stream_valid <= relational7_op_net;
  down_sample2_q_net <= phi_reset_trig;
  register33_q_net <= start_pt;
  register34_q_net <= stop_pt;
  register3_q_net_x0 <= flo_start;
  register4_q_net <= flo_stop;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  constant1 : entity work.sysgen_constant_1c061e35c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant4 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant4_op_net
  );
  convert11 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => logical1_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert11_dout_net
  );
  convert2 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => logical2_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert2_dout_net
  );
  convert3 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register10_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert3_dout_net
  );
  convert4 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 16,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 8,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => counter_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert4_dout_net
  );
  convert7 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => relational3_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert7_dout_net
  );
  convert8 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert8_dout_net
  );
  counter : entity work.example_xlcounter_limit 
  generic map (
    cnt_15_0 => 32768,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "example_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 16
  )
  port map (
    clr => '0',
    rst => convert3_dout_net,
    en => register1_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => counter_op_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  delay2 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '1',
    d => down_sample1_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay2_q_net
  );
  delay3 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '1',
    d => down_sample2_q_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay3_q_net
  );
  delay4 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay4_q_net
  );
  delay6 : entity work.example_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay6_q_net
  );
  delay7 : entity work.example_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay7_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register5_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample1_q_net
  );
  down_sample2 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register6_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample2_q_net_x0
  );
  down_sample3 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register2_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample3_q_net
  );
  down_sample4 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register3_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample4_q_net
  );
  logical1 : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => convert8_dout_net,
    d1 => convert7_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical1_y_net
  );
  logical2 : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational6_op_net,
    d1 => relational1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical2_y_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => convert3_dout_net,
    en => convert3_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register1_q_net
  );
  register10 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample2_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register10_q_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000001100100"
  )
  port map (
    en => "1",
    rst => "0",
    d => register3_q_net_x0,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register2_q_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000001100100"
  )
  port map (
    en => "1",
    rst => "0",
    d => register4_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register3_q_net
  );
  register5 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register33_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register5_q_net
  );
  register6 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000001100100"
  )
  port map (
    en => "1",
    rst => "0",
    d => register34_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register6_q_net
  );
  relational1 : entity work.sysgen_relational_4cc2e42350 
  port map (
    clr => '0',
    a => delay7_q_net,
    b => down_sample4_q_net,
    en => relational2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational1_op_net
  );
  relational2 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => constant1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational2_op_net
  );
  relational3 : entity work.sysgen_relational_4cc2e42350 
  port map (
    clr => '0',
    a => delay4_q_net,
    b => delay3_q_net,
    en => relational2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational3_op_net
  );
  relational4 : entity work.sysgen_relational_d39f20029b 
  port map (
    clr => '0',
    a => delay1_q_net,
    b => delay2_q_net,
    en => relational2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
  relational6 : entity work.sysgen_relational_d39f20029b 
  port map (
    clr => '0',
    a => delay6_q_net,
    b => down_sample3_q_net,
    en => relational2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational6_op_net
  );
  relational7 : entity work.sysgen_relational_78f65d41b5 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => constant4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational7_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/PA_select/Channel Select1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_channel_select1_x3 is
  port (
    in0 : in std_logic_vector( 18-1 downto 0 );
    in1 : in std_logic_vector( 18-1 downto 0 );
    ch_id : in std_logic_vector( 4-1 downto 0 );
    ch_sel : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out0 : out std_logic_vector( 18-1 downto 0 );
    out1 : out std_logic_vector( 18-1 downto 0 )
  );
end example_channel_select1_x3;
architecture structural of example_channel_select1_x3 is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal amp : std_logic_vector( 18-1 downto 0 );
  signal phase : std_logic_vector( 18-1 downto 0 );
  signal channel : std_logic_vector( 4-1 downto 0 );
  signal register29_q_net : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal constant13_op_net : std_logic_vector( 4-1 downto 0 );
  signal delay_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal register2_q_net : std_logic_vector( 18-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register6_q_net : std_logic_vector( 1-1 downto 0 );
  signal last : std_logic_vector( 1-1 downto 0 );
begin
  out0 <= down_sample1_q_net;
  out1 <= down_sample_q_net;
  amp <= in0;
  phase <= in1;
  channel <= ch_id;
  register29_q_net <= ch_sel;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  constant13 : entity work.sysgen_constant_ff2f539dd4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant13_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => phase,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => amp,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay1_q_net
  );
  down_sample : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register3_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register2_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample1_q_net
  );
  register_x0 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register_q_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay1_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register1_q_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register1_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register2_q_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register3_q_net
  );
  register6 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => last,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register6_q_net
  );
  relational : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => channel,
    b => register29_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => channel,
    b => constant13_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => last
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/PA_select
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_pa_select_x1 is
  port (
    pa_bus_1 : in std_logic_vector( 18-1 downto 0 );
    pa_chan_sel : in std_logic_vector( 4-1 downto 0 );
    pa_bus_2 : in std_logic_vector( 18-1 downto 0 );
    pa_bus_3 : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    amp : out std_logic_vector( 18-1 downto 0 );
    phase : out std_logic_vector( 18-1 downto 0 )
  );
end example_pa_select_x1;
architecture structural of example_pa_select_x1 is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal amp_x0 : std_logic_vector( 18-1 downto 0 );
  signal register29_q_net : std_logic_vector( 4-1 downto 0 );
  signal phase_x0 : std_logic_vector( 18-1 downto 0 );
  signal channel : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  amp <= down_sample1_q_net;
  phase <= down_sample_q_net;
  amp_x0 <= pa_bus_1;
  register29_q_net <= pa_chan_sel;
  phase_x0 <= pa_bus_2;
  channel <= pa_bus_3;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  channel_select1 : entity work.example_channel_select1_x3 
  port map (
    in0 => amp_x0,
    in1 => phase_x0,
    ch_id => channel,
    ch_sel => register29_q_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out0 => down_sample1_q_net,
    out1 => down_sample_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/PA_select1/Channel Select1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_channel_select1_x2 is
  port (
    in0 : in std_logic_vector( 18-1 downto 0 );
    in1 : in std_logic_vector( 18-1 downto 0 );
    ch_id : in std_logic_vector( 4-1 downto 0 );
    ch_sel : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out0 : out std_logic_vector( 18-1 downto 0 );
    out1 : out std_logic_vector( 18-1 downto 0 )
  );
end example_channel_select1_x2;
architecture structural of example_channel_select1_x2 is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal amp : std_logic_vector( 18-1 downto 0 );
  signal phase : std_logic_vector( 18-1 downto 0 );
  signal channel : std_logic_vector( 4-1 downto 0 );
  signal register30_q_net : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal constant13_op_net : std_logic_vector( 4-1 downto 0 );
  signal delay_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal register2_q_net : std_logic_vector( 18-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register6_q_net : std_logic_vector( 1-1 downto 0 );
  signal last : std_logic_vector( 1-1 downto 0 );
begin
  out0 <= down_sample1_q_net;
  out1 <= down_sample_q_net;
  amp <= in0;
  phase <= in1;
  channel <= ch_id;
  register30_q_net <= ch_sel;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  constant13 : entity work.sysgen_constant_ff2f539dd4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant13_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => phase,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => amp,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay1_q_net
  );
  down_sample : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register3_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register2_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample1_q_net
  );
  register_x0 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register_q_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay1_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register1_q_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register1_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register2_q_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register3_q_net
  );
  register6 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => last,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register6_q_net
  );
  relational : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => channel,
    b => register30_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => channel,
    b => constant13_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => last
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/PA_select1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_pa_select1_x0 is
  port (
    pa_bus_1 : in std_logic_vector( 18-1 downto 0 );
    pa_chan_sel : in std_logic_vector( 4-1 downto 0 );
    pa_bus_2 : in std_logic_vector( 18-1 downto 0 );
    pa_bus_3 : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    amp : out std_logic_vector( 18-1 downto 0 );
    phase : out std_logic_vector( 18-1 downto 0 )
  );
end example_pa_select1_x0;
architecture structural of example_pa_select1_x0 is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal amp_x0 : std_logic_vector( 18-1 downto 0 );
  signal register30_q_net : std_logic_vector( 4-1 downto 0 );
  signal phase_x0 : std_logic_vector( 18-1 downto 0 );
  signal channel : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  amp <= down_sample1_q_net;
  phase <= down_sample_q_net;
  amp_x0 <= pa_bus_1;
  register30_q_net <= pa_chan_sel;
  phase_x0 <= pa_bus_2;
  channel <= pa_bus_3;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  channel_select1 : entity work.example_channel_select1_x2 
  port map (
    in0 => amp_x0,
    in1 => phase_x0,
    ch_id => channel,
    ch_sel => register30_q_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out0 => down_sample1_q_net,
    out1 => down_sample_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem1/Channel Select3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_channel_select3_x2 is
  port (
    in0 : in std_logic_vector( 18-1 downto 0 );
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    ch_id : in std_logic_vector( 4-1 downto 0 );
    ch_sel : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out0 : out std_logic_vector( 18-1 downto 0 );
    out1 : out std_logic_vector( 18-1 downto 0 )
  );
end example_channel_select3_x2;
architecture structural of example_channel_select3_x2 is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal ddci : std_logic_vector( 18-1 downto 0 );
  signal ddcq : std_logic_vector( 18-1 downto 0 );
  signal ddcsync : std_logic_vector( 1-1 downto 0 );
  signal ddcchannel : std_logic_vector( 4-1 downto 0 );
  signal register30_q_net : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal constant13_op_net : std_logic_vector( 4-1 downto 0 );
  signal delay_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal register2_q_net : std_logic_vector( 18-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register6_q_net : std_logic_vector( 1-1 downto 0 );
  signal last : std_logic_vector( 1-1 downto 0 );
begin
  out0 <= down_sample1_q_net;
  out1 <= down_sample_q_net;
  ddci <= in0;
  ddcq <= in1;
  ddcsync <= in2;
  ddcchannel <= ch_id;
  register30_q_net <= ch_sel;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  constant13 : entity work.sysgen_constant_ff2f539dd4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant13_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => ddcq,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => ddci,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay1_q_net
  );
  down_sample : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register3_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register2_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample1_q_net
  );
  register_x0 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register_q_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay1_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register1_q_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register1_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register2_q_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register3_q_net
  );
  register6 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => last,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register6_q_net
  );
  relational : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => ddcchannel,
    b => register30_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => ddcchannel,
    b => constant13_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => last
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem1_x4 is
  port (
    iq_stream_in_1 : in std_logic_vector( 18-1 downto 0 );
    iq_chan_sel : in std_logic_vector( 4-1 downto 0 );
    iq_stream_in_2 : in std_logic_vector( 18-1 downto 0 );
    iq_stream_in_3 : in std_logic_vector( 4-1 downto 0 );
    iq_stream_in_4 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    ddci : out std_logic_vector( 18-1 downto 0 );
    ddcq : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem1_x4;
architecture structural of example_subsystem1_x4 is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal ddci_x0 : std_logic_vector( 18-1 downto 0 );
  signal register30_q_net : std_logic_vector( 4-1 downto 0 );
  signal ddcq_x0 : std_logic_vector( 18-1 downto 0 );
  signal ddcchannel : std_logic_vector( 4-1 downto 0 );
  signal ddcsync : std_logic_vector( 1-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  ddci <= down_sample1_q_net;
  ddcq <= down_sample_q_net;
  ddci_x0 <= iq_stream_in_1;
  register30_q_net <= iq_chan_sel;
  ddcq_x0 <= iq_stream_in_2;
  ddcchannel <= iq_stream_in_3;
  ddcsync <= iq_stream_in_4;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  channel_select3 : entity work.example_channel_select3_x2 
  port map (
    in0 => ddci_x0,
    in1 => ddcq_x0,
    in2 => ddcsync,
    ch_id => ddcchannel,
    ch_sel => register30_q_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out0 => down_sample1_q_net,
    out1 => down_sample_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem10/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x44 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x44;
architecture structural of example_posedge_pulse_x44 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem10
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem10_x0 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem10_x0;
architecture structural of example_subsystem10_x0 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample1_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x44 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample1_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem11/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x45 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x45;
architecture structural of example_posedge_pulse_x45 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem11
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem11_x0 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem11_x0;
architecture structural of example_subsystem11_x0 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample1_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x45 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample1_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem12/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x46 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x46;
architecture structural of example_posedge_pulse_x46 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem12
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem12_x0 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem12_x0;
architecture structural of example_subsystem12_x0 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x46 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem3/Channel Select3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_channel_select3_x3 is
  port (
    in0 : in std_logic_vector( 18-1 downto 0 );
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    ch_id : in std_logic_vector( 4-1 downto 0 );
    ch_sel : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out0 : out std_logic_vector( 18-1 downto 0 );
    out1 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 )
  );
end example_channel_select3_x3;
architecture structural of example_channel_select3_x3 is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 1-1 downto 0 );
  signal ddci : std_logic_vector( 18-1 downto 0 );
  signal ddcq : std_logic_vector( 18-1 downto 0 );
  signal ddcsync : std_logic_vector( 1-1 downto 0 );
  signal ddcchannel : std_logic_vector( 4-1 downto 0 );
  signal register29_q_net : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal constant13_op_net : std_logic_vector( 4-1 downto 0 );
  signal delay_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal register2_q_net : std_logic_vector( 18-1 downto 0 );
  signal register5_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register6_q_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 1-1 downto 0 );
  signal last : std_logic_vector( 1-1 downto 0 );
begin
  out0 <= down_sample1_q_net;
  out1 <= down_sample_q_net;
  out2 <= down_sample2_q_net;
  ddci <= in0;
  ddcq <= in1;
  ddcsync <= in2;
  ddcchannel <= ch_id;
  register29_q_net <= ch_sel;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  constant13 : entity work.sysgen_constant_ff2f539dd4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant13_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => ddcq,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => ddci,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay1_q_net
  );
  delay2 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => ddcsync,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay2_q_net
  );
  down_sample : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register3_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register2_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample1_q_net
  );
  down_sample2 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register5_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample2_q_net
  );
  register_x0 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register_q_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay1_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register1_q_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register1_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register2_q_net
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register3_q_net
  );
  register4 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => delay2_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register4_q_net
  );
  register5 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => register4_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register5_q_net
  );
  register6 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => last,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register6_q_net
  );
  relational : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => ddcchannel,
    b => register29_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => ddcchannel,
    b => constant13_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => last
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem3_x4 is
  port (
    iq_stream_in_1 : in std_logic_vector( 18-1 downto 0 );
    iq_chan_sel : in std_logic_vector( 4-1 downto 0 );
    iq_stream_in_2 : in std_logic_vector( 18-1 downto 0 );
    iq_stream_in_3 : in std_logic_vector( 4-1 downto 0 );
    iq_stream_in_4 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    ddci : out std_logic_vector( 18-1 downto 0 );
    ddcq : out std_logic_vector( 18-1 downto 0 );
    sync : out std_logic_vector( 1-1 downto 0 )
  );
end example_subsystem3_x4;
architecture structural of example_subsystem3_x4 is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 1-1 downto 0 );
  signal ddci_x0 : std_logic_vector( 18-1 downto 0 );
  signal register29_q_net : std_logic_vector( 4-1 downto 0 );
  signal ddcq_x0 : std_logic_vector( 18-1 downto 0 );
  signal ddcchannel : std_logic_vector( 4-1 downto 0 );
  signal ddcsync : std_logic_vector( 1-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  ddci <= down_sample1_q_net;
  ddcq <= down_sample_q_net;
  sync <= down_sample2_q_net;
  ddci_x0 <= iq_stream_in_1;
  register29_q_net <= iq_chan_sel;
  ddcq_x0 <= iq_stream_in_2;
  ddcchannel <= iq_stream_in_3;
  ddcsync <= iq_stream_in_4;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  channel_select3 : entity work.example_channel_select3_x3 
  port map (
    in0 => ddci_x0,
    in1 => ddcq_x0,
    in2 => ddcsync,
    ch_id => ddcchannel,
    ch_sel => register29_q_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out0 => down_sample1_q_net,
    out1 => down_sample_q_net,
    out2 => down_sample2_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem5/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x47 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x47;
architecture structural of example_posedge_pulse_x47 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem5_x9 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem5_x9;
architecture structural of example_subsystem5_x9 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x47 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem6/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x43 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x43;
architecture structural of example_posedge_pulse_x43 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem6
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem6_x0 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem6_x0;
architecture structural of example_subsystem6_x0 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample1_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x43 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample1_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem7/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x49 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x49;
architecture structural of example_posedge_pulse_x49 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem7
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem7_x1 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem7_x1;
architecture structural of example_subsystem7_x1 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample1_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x49 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample1_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem8/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x50 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x50;
architecture structural of example_posedge_pulse_x50 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem8
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem8_x0 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem8_x0;
architecture structural of example_subsystem8_x0 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x50 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem9/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x51 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x51;
architecture structural of example_posedge_pulse_x51 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  relational4_op_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/Subsystem9
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem9 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cntr : in std_logic_vector( 8-1 downto 0 );
    threshold : in std_logic_vector( 16-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem9;
architecture structural of example_subsystem9 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  down_sample_q_net <= d;
  convert3_dout_net <= reset;
  convert4_dout_net <= cntr;
  down_sample4_q_net <= threshold;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x51 
  port map (
    in1 => relational4_op_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => down_sample_q_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
  relational4 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => down_sample4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_Masking_window
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_c1p1_masking_window_x0 is
  port (
    counter : in std_logic_vector( 8-1 downto 0 );
    start_pt : in std_logic_vector( 16-1 downto 0 );
    stop_pt : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    eval_window : out std_logic_vector( 1-1 downto 0 )
  );
end example_c1p1_masking_window_x0;
architecture structural of example_c1p1_masking_window_x0 is 
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal register31_q_net : std_logic_vector( 16-1 downto 0 );
  signal register32_q_net : std_logic_vector( 16-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 16-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 16-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 16-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 8-1 downto 0 );
  signal register5_q_net : std_logic_vector( 16-1 downto 0 );
  signal register6_q_net : std_logic_vector( 16-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational2_op_net : std_logic_vector( 1-1 downto 0 );
begin
  eval_window <= convert11_dout_net;
  convert4_dout_net <= counter;
  register31_q_net <= start_pt;
  register32_q_net <= stop_pt;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  constant1 : entity work.sysgen_constant_1c061e35c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  convert11 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => logical1_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert11_dout_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  delay2 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '1',
    d => down_sample1_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay2_q_net
  );
  delay3 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '1',
    d => down_sample2_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay3_q_net
  );
  delay4 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay4_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register5_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample1_q_net
  );
  down_sample2 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register6_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample2_q_net
  );
  logical1 : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational4_op_net,
    d1 => relational3_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical1_y_net
  );
  register5 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register31_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register5_q_net
  );
  register6 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000001100100"
  )
  port map (
    en => "1",
    rst => "0",
    d => register32_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register6_q_net
  );
  relational2 : entity work.sysgen_relational_2b94f15d5b 
  port map (
    clr => '0',
    a => convert4_dout_net,
    b => constant1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational2_op_net
  );
  relational3 : entity work.sysgen_relational_4cc2e42350 
  port map (
    clr => '0',
    a => delay4_q_net,
    b => delay3_q_net,
    en => relational2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational3_op_net
  );
  relational4 : entity work.sysgen_relational_d39f20029b 
  port map (
    clr => '0',
    a => delay1_q_net,
    b => delay2_q_net,
    en => relational2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_PA_conversion/Subsystem1/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x42 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x42;
architecture structural of example_posedge_pulse_x42 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  delay1_q_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => delay1_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => delay1_q_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_PA_conversion/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem1_x2 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem1_x2;
architecture structural of example_subsystem1_x2 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_1_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  cordic_6_0_1_m_axis_dout_tdata_real_net <= d;
  convert3_dout_net <= reset;
  delay1_q_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x42 
  port map (
    in1 => delay1_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => cordic_6_0_1_m_axis_dout_tdata_real_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_PA_conversion/Subsystem2/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x8 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x8;
architecture structural of example_posedge_pulse_x8 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  delay_q_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => delay_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => delay_q_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_PA_conversion/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem2_x3 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem2_x3;
architecture structural of example_subsystem2_x3 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  cordic_6_0_m_axis_dout_tdata_phase_net <= d;
  convert3_dout_net <= reset;
  delay_q_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x8 
  port map (
    in1 => delay_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => cordic_6_0_m_axis_dout_tdata_phase_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_PA_conversion/Subsystem3/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x10 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x10;
architecture structural of example_posedge_pulse_x10 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  delay_q_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => delay_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => delay_q_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_PA_conversion/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem3_x1 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem3_x1;
architecture structural of example_subsystem3_x1 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  cordic_6_0_m_axis_dout_tdata_real_net <= d;
  convert3_dout_net <= reset;
  delay_q_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x10 
  port map (
    in1 => delay_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => cordic_6_0_m_axis_dout_tdata_real_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_PA_conversion/Subsystem4/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x11 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x11;
architecture structural of example_posedge_pulse_x11 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  delay1_q_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => delay1_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => delay1_q_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_PA_conversion/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem4_x2 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem4_x2;
architecture structural of example_subsystem4_x2 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_1_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  cordic_6_0_1_m_axis_dout_tdata_phase_net <= d;
  convert3_dout_net <= reset;
  delay1_q_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x11 
  port map (
    in1 => delay1_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => cordic_6_0_1_m_axis_dout_tdata_phase_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_PA_conversion
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_c1p1_pa_conversion is
  port (
    cav_int_q : in std_logic_vector( 18-1 downto 0 );
    cav_int_i : in std_logic_vector( 18-1 downto 0 );
    ref_int_q : in std_logic_vector( 18-1 downto 0 );
    ref_int_i : in std_logic_vector( 18-1 downto 0 );
    cal_coefficient : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    phi_diff : out std_logic_vector( 18-1 downto 0 );
    phi_diff_ready : out std_logic_vector( 1-1 downto 0 );
    ref_phi_out : out std_logic_vector( 18-1 downto 0 );
    ref_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav_phi_out : out std_logic_vector( 18-1 downto 0 );
    cav_amp_out : out std_logic_vector( 18-1 downto 0 )
  );
end example_c1p1_pa_conversion;
architecture structural of example_c1p1_pa_conversion is 
  signal addsub_s_net : std_logic_vector( 18-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal down_sample7_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal cordic_6_0_1_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_1_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 18-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tvalid_net : std_logic;
  signal down_sample2_q_net : std_logic;
  signal cordic_6_0_1_m_axis_dout_tvalid_net : std_logic;
  signal down_sample1_q_net : std_logic;
  signal clock_enable_probe1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clock_enable_probe2_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant4_op_net : std_logic_vector( 16-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 16-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational2_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  phi_diff <= addsub_s_net;
  phi_diff_ready <= relational_op_net;
  ref_phi_out <= register11_q_net_x2;
  ref_amp_out <= register11_q_net_x0;
  cav_phi_out <= register11_q_net_x1;
  cav_amp_out <= register11_q_net;
  convert4_dout_net <= cav_int_q;
  convert9_dout_net <= cav_int_i;
  convert4_dout_net_x0 <= ref_int_q;
  convert9_dout_net_x0 <= ref_int_i;
  down_sample7_q_net <= cal_coefficient;
  convert3_dout_net <= reset;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  subsystem1_x0 : entity work.example_subsystem1_x2 
  port map (
    d => cordic_6_0_1_m_axis_dout_tdata_real_net,
    reset => convert3_dout_net,
    latch => delay1_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x0
  );
  subsystem2_x0 : entity work.example_subsystem2_x3 
  port map (
    d => cordic_6_0_m_axis_dout_tdata_phase_net,
    reset => convert3_dout_net,
    latch => delay_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x1
  );
  subsystem3 : entity work.example_subsystem3_x1 
  port map (
    d => cordic_6_0_m_axis_dout_tdata_real_net,
    reset => convert3_dout_net,
    latch => delay_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net
  );
  subsystem4 : entity work.example_subsystem4_x2 
  port map (
    d => cordic_6_0_1_m_axis_dout_tdata_phase_net,
    reset => convert3_dout_net,
    latch => delay1_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x2
  );
  addsub : entity work.example_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 15,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 19,
    core_name0 => "example_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 15,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub1_s_net,
    b => delay4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub_s_net
  );
  addsub1 : entity work.example_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 15,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 17,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 21,
    core_name0 => "example_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 15,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => register11_q_net_x1,
    b => down_sample7_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub1_s_net
  );
  cordic_6_0 : entity work.xlcordic_b0006847a679caa89b70cd0e3ba875d8 
  port map (
    s_axis_cartesian_tvalid => down_sample2_q_net,
    s_axis_cartesian_tdata_imag => convert4_dout_net,
    s_axis_cartesian_tdata_real => convert9_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    m_axis_dout_tvalid => cordic_6_0_m_axis_dout_tvalid_net,
    m_axis_dout_tdata_phase => cordic_6_0_m_axis_dout_tdata_phase_net,
    m_axis_dout_tdata_real => cordic_6_0_m_axis_dout_tdata_real_net
  );
  cordic_6_0_1 : entity work.xlcordic_b0006847a679caa89b70cd0e3ba875d8 
  port map (
    s_axis_cartesian_tvalid => down_sample1_q_net,
    s_axis_cartesian_tdata_imag => convert4_dout_net_x0,
    s_axis_cartesian_tdata_real => convert9_dout_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    m_axis_dout_tvalid => cordic_6_0_1_m_axis_dout_tvalid_net,
    m_axis_dout_tdata_phase => cordic_6_0_1_m_axis_dout_tdata_phase_net,
    m_axis_dout_tdata_real => cordic_6_0_1_m_axis_dout_tdata_real_net
  );
  clock_enable_probe1 : entity work.example_xlceprobe 
  generic map (
    d_width => 18,
    q_width => 1
  )
  port map (
    d => convert4_dout_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => clock_enable_probe1_q_net
  );
  clock_enable_probe2 : entity work.example_xlceprobe 
  generic map (
    d_width => 18,
    q_width => 1
  )
  port map (
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => clock_enable_probe2_q_net
  );
  constant_x0 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant4 : entity work.sysgen_constant_1c061e35c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant4_op_net
  );
  constant5 : entity work.sysgen_constant_1c061e35c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant5_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 21,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 21,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => logical1_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  delay4 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net_x2,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay4_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => clock_enable_probe1_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q(0) => down_sample1_q_net
  );
  down_sample2 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => clock_enable_probe2_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q(0) => down_sample2_q_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational1_op_net,
    d1 => relational2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
  logical1 : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational3_op_net,
    d1 => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical1_y_net
  );
  relational : entity work.sysgen_relational_a432dce3f8 
  port map (
    clr => '0',
    a => addsub_s_net,
    b => constant_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_55569134aa 
  port map (
    clr => '0',
    a => constant4_op_net,
    b => convert9_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational1_op_net
  );
  relational2 : entity work.sysgen_relational_55569134aa 
  port map (
    clr => '0',
    a => constant4_op_net,
    b => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational2_op_net
  );
  relational3 : entity work.sysgen_relational_9b53ed3669 
  port map (
    clr => '0',
    a => convert4_dout_net_x0,
    b => constant5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational3_op_net
  );
  relational4 : entity work.sysgen_relational_9b53ed3669 
  port map (
    clr => '0',
    a => convert9_dout_net_x0,
    b => constant5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_PA_conversion1/Subsystem1/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse;
architecture structural of example_posedge_pulse is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  delay1_q_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => delay1_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => delay1_q_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_PA_conversion1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem1 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem1;
architecture structural of example_subsystem1 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_1_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  cordic_6_0_1_m_axis_dout_tdata_real_net <= d;
  convert3_dout_net <= reset;
  delay1_q_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse 
  port map (
    in1 => delay1_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => cordic_6_0_1_m_axis_dout_tdata_real_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_PA_conversion1/Subsystem2/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x0 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x0;
architecture structural of example_posedge_pulse_x0 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  delay_q_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => delay_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => delay_q_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_PA_conversion1/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem2 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem2;
architecture structural of example_subsystem2 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  cordic_6_0_m_axis_dout_tdata_phase_net <= d;
  convert3_dout_net <= reset;
  delay_q_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x0 
  port map (
    in1 => delay_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => cordic_6_0_m_axis_dout_tdata_phase_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_PA_conversion1/Subsystem3/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x1 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x1;
architecture structural of example_posedge_pulse_x1 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  delay_q_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => delay_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => delay_q_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_PA_conversion1/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem3 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem3;
architecture structural of example_subsystem3 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  cordic_6_0_m_axis_dout_tdata_real_net <= d;
  convert3_dout_net <= reset;
  delay_q_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x1 
  port map (
    in1 => delay_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => cordic_6_0_m_axis_dout_tdata_real_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_PA_conversion1/Subsystem4/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x2 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x2;
architecture structural of example_posedge_pulse_x2 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  delay1_q_net <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => delay1_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => delay1_q_net,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_PA_conversion1/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_subsystem4 is
  port (
    d : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    latch : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    q : out std_logic_vector( 18-1 downto 0 )
  );
end example_subsystem4;
architecture structural of example_subsystem4 is 
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_1_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register11_q_net;
  cordic_6_0_1_m_axis_dout_tdata_phase_net <= d;
  convert3_dout_net <= reset;
  delay1_q_net <= latch;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  posedge_pulse : entity work.example_posedge_pulse_x2 
  port map (
    in1 => delay1_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  register11 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => cordic_6_0_1_m_axis_dout_tdata_phase_net,
    rst => convert3_dout_net,
    en => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register11_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p1_PA_conversion1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_c1p1_pa_conversion1 is
  port (
    cav_int_q : in std_logic_vector( 18-1 downto 0 );
    cav_int_i : in std_logic_vector( 18-1 downto 0 );
    ref_int_q : in std_logic_vector( 18-1 downto 0 );
    ref_int_i : in std_logic_vector( 18-1 downto 0 );
    cal_coefficient : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    phi_diff : out std_logic_vector( 18-1 downto 0 );
    phi_diff_ready : out std_logic_vector( 1-1 downto 0 );
    ref_phi_out : out std_logic_vector( 18-1 downto 0 );
    ref_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav_phi_out : out std_logic_vector( 18-1 downto 0 );
    cav_amp_out : out std_logic_vector( 18-1 downto 0 )
  );
end example_c1p1_pa_conversion1;
architecture structural of example_c1p1_pa_conversion1 is 
  signal addsub_s_net : std_logic_vector( 18-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal down_sample3_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal cordic_6_0_1_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_1_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 18-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 18-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tvalid_net : std_logic;
  signal down_sample2_q_net : std_logic;
  signal cordic_6_0_1_m_axis_dout_tvalid_net : std_logic;
  signal down_sample1_q_net : std_logic;
  signal clock_enable_probe1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clock_enable_probe2_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant4_op_net : std_logic_vector( 16-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 16-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational2_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  phi_diff <= addsub_s_net;
  phi_diff_ready <= relational_op_net;
  ref_phi_out <= register11_q_net_x2;
  ref_amp_out <= register11_q_net_x0;
  cav_phi_out <= register11_q_net_x1;
  cav_amp_out <= register11_q_net;
  convert4_dout_net <= cav_int_q;
  convert9_dout_net <= cav_int_i;
  convert4_dout_net_x0 <= ref_int_q;
  convert9_dout_net_x0 <= ref_int_i;
  down_sample3_q_net <= cal_coefficient;
  convert3_dout_net <= reset;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  subsystem1_x0 : entity work.example_subsystem1 
  port map (
    d => cordic_6_0_1_m_axis_dout_tdata_real_net,
    reset => convert3_dout_net,
    latch => delay1_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x0
  );
  subsystem2_x0 : entity work.example_subsystem2 
  port map (
    d => cordic_6_0_m_axis_dout_tdata_phase_net,
    reset => convert3_dout_net,
    latch => delay_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x1
  );
  subsystem3 : entity work.example_subsystem3 
  port map (
    d => cordic_6_0_m_axis_dout_tdata_real_net,
    reset => convert3_dout_net,
    latch => delay_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net
  );
  subsystem4 : entity work.example_subsystem4 
  port map (
    d => cordic_6_0_1_m_axis_dout_tdata_phase_net,
    reset => convert3_dout_net,
    latch => delay1_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x2
  );
  addsub : entity work.example_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 15,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 19,
    core_name0 => "example_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 15,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub1_s_net,
    b => delay4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub_s_net
  );
  addsub1 : entity work.example_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 15,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 17,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 21,
    core_name0 => "example_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 15,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => register11_q_net_x1,
    b => down_sample3_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub1_s_net
  );
  cordic_6_0 : entity work.xlcordic_b0006847a679caa89b70cd0e3ba875d8 
  port map (
    s_axis_cartesian_tvalid => down_sample2_q_net,
    s_axis_cartesian_tdata_imag => convert4_dout_net,
    s_axis_cartesian_tdata_real => convert9_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    m_axis_dout_tvalid => cordic_6_0_m_axis_dout_tvalid_net,
    m_axis_dout_tdata_phase => cordic_6_0_m_axis_dout_tdata_phase_net,
    m_axis_dout_tdata_real => cordic_6_0_m_axis_dout_tdata_real_net
  );
  cordic_6_0_1 : entity work.xlcordic_b0006847a679caa89b70cd0e3ba875d8 
  port map (
    s_axis_cartesian_tvalid => down_sample1_q_net,
    s_axis_cartesian_tdata_imag => convert4_dout_net_x0,
    s_axis_cartesian_tdata_real => convert9_dout_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    m_axis_dout_tvalid => cordic_6_0_1_m_axis_dout_tvalid_net,
    m_axis_dout_tdata_phase => cordic_6_0_1_m_axis_dout_tdata_phase_net,
    m_axis_dout_tdata_real => cordic_6_0_1_m_axis_dout_tdata_real_net
  );
  clock_enable_probe1 : entity work.example_xlceprobe 
  generic map (
    d_width => 18,
    q_width => 1
  )
  port map (
    d => convert4_dout_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => clock_enable_probe1_q_net
  );
  clock_enable_probe2 : entity work.example_xlceprobe 
  generic map (
    d_width => 18,
    q_width => 1
  )
  port map (
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => clock_enable_probe2_q_net
  );
  constant_x0 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant4 : entity work.sysgen_constant_1c061e35c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant4_op_net
  );
  constant5 : entity work.sysgen_constant_1c061e35c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant5_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 21,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 21,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => logical1_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  delay4 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => register11_q_net_x2,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay4_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => clock_enable_probe1_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q(0) => down_sample1_q_net
  );
  down_sample2 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => clock_enable_probe2_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q(0) => down_sample2_q_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational1_op_net,
    d1 => relational2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
  logical1 : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational3_op_net,
    d1 => relational4_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical1_y_net
  );
  relational : entity work.sysgen_relational_a432dce3f8 
  port map (
    clr => '0',
    a => addsub_s_net,
    b => constant_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_55569134aa 
  port map (
    clr => '0',
    a => constant4_op_net,
    b => convert9_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational1_op_net
  );
  relational2 : entity work.sysgen_relational_55569134aa 
  port map (
    clr => '0',
    a => constant4_op_net,
    b => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational2_op_net
  );
  relational3 : entity work.sysgen_relational_9b53ed3669 
  port map (
    clr => '0',
    a => convert4_dout_net_x0,
    b => constant5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational3_op_net
  );
  relational4 : entity work.sysgen_relational_9b53ed3669 
  port map (
    clr => '0',
    a => convert9_dout_net_x0,
    b => constant5_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational4_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c1p2_window_wf
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_c1p2_window_wf_x0 is
  port (
    cav_img : in std_logic_vector( 18-1 downto 0 );
    cav_real : in std_logic_vector( 18-1 downto 0 );
    ref_img : in std_logic_vector( 18-1 downto 0 );
    ref_real : in std_logic_vector( 18-1 downto 0 );
    pt_window : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    cav_windowed_imag : out std_logic_vector( 18-1 downto 0 );
    cav_windowed_real : out std_logic_vector( 18-1 downto 0 );
    ref_windowed_imag : out std_logic_vector( 18-1 downto 0 );
    ref_windowed_real : out std_logic_vector( 18-1 downto 0 )
  );
end example_c1p2_window_wf_x0;
architecture structural of example_c1p2_window_wf_x0 is 
  signal mult2_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert6_dout_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  cav_windowed_imag <= mult2_p_net;
  cav_windowed_real <= mult_p_net;
  ref_windowed_imag <= mult5_p_net;
  ref_windowed_real <= mult4_p_net;
  convert2_dout_net <= cav_img;
  convert6_dout_net <= cav_real;
  down_sample_q_net <= ref_img;
  down_sample1_q_net <= ref_real;
  convert11_dout_net <= pt_window;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  mult : entity work.example_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 16,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 1,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 1,
    c_b_width => 1,
    c_baat => 18,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 16,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => convert6_dout_net,
    b => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult_p_net
  );
  mult2 : entity work.example_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 16,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 1,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 1,
    c_b_width => 1,
    c_baat => 18,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 16,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => convert2_dout_net,
    b => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult2_p_net
  );
  mult4 : entity work.example_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 1,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 1,
    c_b_width => 1,
    c_baat => 18,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 16,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => down_sample1_q_net,
    b => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult4_p_net
  );
  mult5 : entity work.example_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 1,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 1,
    c_b_width => 1,
    c_baat => 18,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 16,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => down_sample_q_net,
    b => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c2p1_freq_err_module/freq_err1/delta_phi/phase_latching
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_phase_latching is
  port (
    phase : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    stop_value : out std_logic_vector( 18-1 downto 0 );
    start_value : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 18-1 downto 0 )
  );
end example_phase_latching;
architecture structural of example_phase_latching is 
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal addsub1_s_net : std_logic_vector( 2-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 1-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 2-1 downto 0 );
  signal delay6_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
begin
  stop_value <= register1_q_net;
  start_value <= register_q_net;
  mult3_p_net <= phase;
  convert2_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out1 <= relational1_op_net;
  gateway_out2 <= delay5_q_net;
  gateway_out3 <= register_q_net;
  gateway_out4 <= register1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  addsub1 : entity work.sysgen_addsub_197d817482 
  port map (
    clr => '0',
    a => convert2_dout_net,
    b => delay4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_197d817482 
  port map (
    clr => '0',
    a => delay6_q_net,
    b => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub2_s_net
  );
  constant2 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  delay4 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay4_q_net
  );
  delay5 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => relational_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay5_q_net
  );
  delay6 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay6_q_net
  );
  register_x0 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => mult3_p_net,
    rst => convert3_dout_net,
    en => delay5_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register_q_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => mult3_p_net,
    rst => convert3_dout_net,
    en => relational1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register1_q_net
  );
  relational : entity work.sysgen_relational_3039862521 
  port map (
    clr => '0',
    a => addsub1_s_net,
    b => constant2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_3039862521 
  port map (
    clr => '0',
    a => addsub2_s_net,
    b => constant3_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c2p1_freq_err_module/freq_err1/delta_phi/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x3 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x3;
architecture structural of example_posedge_pulse_x3 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  logical_y_net_x0 <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_60410e4e22 
  port map (
    clr => '0',
    ip => logical_y_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => logical_y_net_x0,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c2p1_freq_err_module/freq_err1/delta_phi
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_delta_phi is
  port (
    phase : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    d_phi : out std_logic_vector( 19-1 downto 0 );
    val_latched : out std_logic_vector( 1-1 downto 0 );
    gateway_out27 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 18-1 downto 0 )
  );
end example_delta_phi;
architecture structural of example_delta_phi is 
  signal addsub3_s_net : std_logic_vector( 19-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net_x0 : std_logic_vector( 1-1 downto 0 );
begin
  d_phi <= addsub3_s_net;
  val_latched <= delay_q_net;
  mult3_p_net <= phase;
  convert2_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out27 <= addsub3_s_net;
  gateway_out28 <= register_q_net;
  gateway_out29 <= register1_q_net;
  gateway_out1 <= relational1_op_net;
  gateway_out2 <= delay5_q_net;
  gateway_out3 <= register_q_net;
  gateway_out4 <= register1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  phase_latching : entity work.example_phase_latching 
  port map (
    phase => mult3_p_net,
    window => convert2_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    stop_value => register1_q_net,
    start_value => register_q_net,
    gateway_out1 => relational1_op_net,
    gateway_out2 => delay5_q_net,
    gateway_out3 => register_q_net,
    gateway_out4 => register1_q_net
  );
  posedge_pulse : entity work.example_posedge_pulse_x3 
  port map (
    in1 => logical_y_net_x0,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  addsub3 : entity work.example_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 15,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 19,
    core_name0 => "example_c_addsub_v12_0_i0",
    en_arith => xlUnsigned,
    en_bin_pt => 0,
    en_width => 1,
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 15,
    s_width => 19
  )
  port map (
    clr => '0',
    a => register1_q_net,
    b => register_q_net,
    en => delay2_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub3_s_net
  );
  constant_x0 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  convert1 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert1_dout_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 5,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  delay2 : entity work.example_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => inverter_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay2_q_net
  );
  inverter : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert1_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter_op_net
  );
  logical : entity work.sysgen_logical_eeabe80b4e 
  port map (
    clr => '0',
    d0 => relational_op_net,
    d1 => relational1_op_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net_x0
  );
  relational : entity work.sysgen_relational_a432dce3f8 
  port map (
    clr => '0',
    a => register1_q_net,
    b => constant_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_a432dce3f8 
  port map (
    clr => '0',
    a => register_q_net,
    b => constant1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational1_op_net_x0
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c2p1_freq_err_module/freq_err1/delta_t
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_delta_t is
  port (
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    dt : out std_logic_vector( 32-1 downto 0 );
    gateway_out1 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6 : out std_logic_vector( 10-1 downto 0 )
  );
end example_delta_t;
architecture structural of example_delta_t is 
  signal mult1_p_net : std_logic_vector( 32-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal counter2_op_net : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net : std_logic_vector( 10-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 42-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
begin
  dt <= mult1_p_net;
  convert2_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out1 <= mult1_p_net;
  gateway_out2 <= counter2_op_net;
  gateway_out6 <= register2_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  constant1 : entity work.sysgen_constant_5e1e20acbb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  convert1 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert1_dout_net
  );
  counter2 : entity work.example_xlcounter_free 
  generic map (
    core_name0 => "example_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    clr => '0',
    rst => convert3_dout_net,
    en => delay_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => counter2_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => convert1_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  mult1 : entity work.example_xlmult 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 10,
    b_arith => xlUnsigned,
    b_bin_pt => 42,
    b_width => 42,
    c_a_type => 1,
    c_a_width => 10,
    c_b_type => 1,
    c_b_width => 42,
    c_baat => 10,
    c_output_width => 52,
    c_type => 1,
    core_name0 => "example_mult_gen_v12_0_i3",
    extra_registers => 1,
    multsign => 1,
    overflow => 2,
    p_arith => xlSigned,
    p_bin_pt => 32,
    p_width => 32,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => register2_q_net,
    b => constant1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult1_p_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 10,
    init_value => b"0000000000"
  )
  port map (
    d => counter2_op_net,
    rst => convert3_dout_net,
    en => convert1_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register2_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c2p1_freq_err_module/freq_err1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_freq_err1_x0 is
  port (
    raw_phase : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cav2_pt_cntr : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    nco_err : out std_logic_vector( 32-1 downto 0 );
    freq_err : out std_logic_vector( 32-1 downto 0 );
    gateway_out11 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29 : out std_logic_vector( 18-1 downto 0 );
    gateway_out : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2_x0 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6 : out std_logic_vector( 10-1 downto 0 )
  );
end example_freq_err1_x0;
architecture structural of example_freq_err1_x0 is 
  signal convert_dout_net : std_logic_vector( 32-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 32-1 downto 0 );
  signal cordic_6_0_2_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 8-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 19-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net : std_logic_vector( 10-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant8_op_net : std_logic_vector( 26-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 84-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 32-1 downto 0 );
  signal register2_q_net_x0 : std_logic_vector( 51-1 downto 0 );
  signal divide_op_net : std_logic_vector( 51-1 downto 0 );
  signal divide1_op_net : std_logic_vector( 84-1 downto 0 );
begin
  nco_err <= convert_dout_net;
  freq_err <= down_sample2_q_net;
  cordic_6_0_2_m_axis_dout_tdata_phase_net <= raw_phase;
  convert2_dout_net <= window;
  convert3_dout_net_x0 <= reset;
  convert4_dout_net <= cav2_pt_cntr;
  gateway_out11 <= convert_dout_net;
  gateway_out19 <= mult3_p_net;
  gateway_out20 <= delay1_q_net;
  gateway_out3_x0 <= delay2_q_net;
  gateway_out4_x0 <= delay3_q_net;
  gateway_out5 <= down_sample2_q_net;
  gateway_out27 <= addsub3_s_net;
  gateway_out28 <= register_q_net;
  gateway_out29 <= register1_q_net;
  gateway_out <= mult3_p_net;
  gateway_out1 <= relational1_op_net;
  gateway_out2 <= delay5_q_net;
  gateway_out3 <= register_q_net;
  gateway_out4 <= register1_q_net;
  gateway_out5_x0 <= convert3_dout_net;
  gateway_out1_x0 <= mult1_p_net;
  gateway_out2_x0 <= counter2_op_net;
  gateway_out6 <= register2_q_net;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  delta_phi : entity work.example_delta_phi 
  port map (
    phase => mult3_p_net,
    window => convert2_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    d_phi => addsub3_s_net,
    val_latched => delay_q_net,
    gateway_out27 => addsub3_s_net,
    gateway_out28 => register_q_net,
    gateway_out29 => register1_q_net,
    gateway_out1 => relational1_op_net,
    gateway_out2 => delay5_q_net,
    gateway_out3 => register_q_net,
    gateway_out4 => register1_q_net
  );
  delta_t : entity work.example_delta_t 
  port map (
    window => convert2_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    dt => mult1_p_net,
    gateway_out1 => mult1_p_net,
    gateway_out2 => counter2_op_net,
    gateway_out6 => register2_q_net
  );
  constant8 : entity work.sysgen_constant_f6b8fa088a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant8_op_net
  );
  convert : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 33,
    din_width => 84,
    dout_arith => 2,
    dout_bin_pt => 32,
    dout_width => 32,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => down_sample_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert_dout_net
  );
  convert1 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 32,
    din_width => 51,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 32,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register2_q_net_x0,
    clk => q_clk_net,
    ce => d_ce_net,
    dout => convert1_dout_net
  );
  convert3 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert3_dout_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert3_dout_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  delay2 : entity work.example_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => cordic_6_0_2_m_axis_dout_tdata_phase_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay2_q_net
  );
  delay3 : entity work.example_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay3_q_net
  );
  divide : entity work.xldivider_generator_5d2a2b4531260672bf0520de139327f3 
  port map (
    a_tvalid => '1',
    b_tvalid => '1',
    a => addsub3_s_net,
    b => mult1_p_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => divide_op_net
  );
  divide1 : entity work.xldivider_generator_415962ac54b22c816540c773a5ef9f99 
  port map (
    a_tvalid => '1',
    b_tvalid => '1',
    a => register2_q_net_x0,
    b => constant8_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => divide1_op_net
  );
  down_sample : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 33,
    d_width => 84,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 33,
    q_width => 84
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => divide1_op_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample_q_net
  );
  down_sample2 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 18,
    d_width => 32,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 18,
    q_width => 32
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => convert1_dout_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample2_q_net
  );
  mult3 : entity work.example_xlmult 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 1,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_a_type => 1,
    c_a_width => 1,
    c_b_type => 0,
    c_b_width => 18,
    c_baat => 1,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i2",
    extra_registers => 1,
    multsign => 2,
    overflow => 2,
    p_arith => xlSigned,
    p_bin_pt => 15,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => convert2_dout_net,
    b => cordic_6_0_2_m_axis_dout_tdata_phase_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult3_p_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 51,
    init_value => b"000000000000000000000000000000000000000000000000000"
  )
  port map (
    d => divide_op_net,
    rst => convert3_dout_net,
    en => delay_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register2_q_net_x0
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c2p1_freq_err_module
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_c2p1_freq_err_module is
  port (
    imag : in std_logic_vector( 18-1 downto 0 );
    real : in std_logic_vector( 18-1 downto 0 );
    flo_window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cav2_pt_cntr : in std_logic_vector( 8-1 downto 0 );
    c2p1_pt_window : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    nco_err_fb : out std_logic_vector( 32-1 downto 0 );
    freq_err : out std_logic_vector( 32-1 downto 0 );
    gateway_out11 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29 : out std_logic_vector( 18-1 downto 0 );
    gateway_out : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6 : out std_logic_vector( 10-1 downto 0 )
  );
end example_c2p1_freq_err_module;
architecture structural of example_c2p1_freq_err_module is 
  signal cordic_6_0_2_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 32-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 32-1 downto 0 );
  signal convert5_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 8-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 19-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net : std_logic_vector( 10-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal cordic_6_0_2_m_axis_dout_tvalid_net : std_logic;
  signal cordic_6_0_2_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample5_q_net : std_logic;
  signal clock_enable_probe4_q_net : std_logic_vector( 1-1 downto 0 );
begin
  nco_err_fb <= convert_dout_net;
  freq_err <= down_sample2_q_net;
  convert5_dout_net <= imag;
  convert1_dout_net <= real;
  convert2_dout_net <= flo_window;
  convert3_dout_net <= reset;
  convert4_dout_net <= cav2_pt_cntr;
  convert11_dout_net <= c2p1_pt_window;
  gateway_out11 <= convert_dout_net;
  gateway_out19 <= mult3_p_net;
  gateway_out20 <= delay1_q_net;
  gateway_out3 <= delay2_q_net;
  gateway_out4 <= delay3_q_net;
  gateway_out5_x0 <= down_sample2_q_net;
  gateway_out27 <= addsub3_s_net;
  gateway_out28 <= register_q_net;
  gateway_out29 <= register1_q_net;
  gateway_out <= mult3_p_net;
  gateway_out1_x0 <= relational1_op_net;
  gateway_out2_x0 <= delay5_q_net;
  gateway_out3_x0 <= register_q_net;
  gateway_out4_x0 <= register1_q_net;
  gateway_out5 <= convert3_dout_net_x0;
  gateway_out1 <= mult1_p_net;
  gateway_out2 <= counter2_op_net;
  gateway_out6 <= register2_q_net;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  freq_err1 : entity work.example_freq_err1_x0 
  port map (
    raw_phase => cordic_6_0_2_m_axis_dout_tdata_phase_net,
    window => convert2_dout_net,
    reset => convert3_dout_net,
    cav2_pt_cntr => convert4_dout_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    nco_err => convert_dout_net,
    freq_err => down_sample2_q_net,
    gateway_out11 => convert_dout_net,
    gateway_out19 => mult3_p_net,
    gateway_out20 => delay1_q_net,
    gateway_out3_x0 => delay2_q_net,
    gateway_out4_x0 => delay3_q_net,
    gateway_out5 => down_sample2_q_net,
    gateway_out27 => addsub3_s_net,
    gateway_out28 => register_q_net,
    gateway_out29 => register1_q_net,
    gateway_out => mult3_p_net,
    gateway_out1 => relational1_op_net,
    gateway_out2 => delay5_q_net,
    gateway_out3 => register_q_net,
    gateway_out4 => register1_q_net,
    gateway_out5_x0 => convert3_dout_net_x0,
    gateway_out1_x0 => mult1_p_net,
    gateway_out2_x0 => counter2_op_net,
    gateway_out6 => register2_q_net
  );
  cordic_6_0_2 : entity work.xlcordic_c88945ce1c12987e2654d16a6b6a7865 
  port map (
    s_axis_cartesian_tvalid => down_sample5_q_net,
    s_axis_cartesian_tdata_imag => convert5_dout_net,
    s_axis_cartesian_tdata_real => convert1_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    m_axis_dout_tvalid => cordic_6_0_2_m_axis_dout_tvalid_net,
    m_axis_dout_tdata_phase => cordic_6_0_2_m_axis_dout_tdata_phase_net,
    m_axis_dout_tdata_real => cordic_6_0_2_m_axis_dout_tdata_real_net
  );
  clock_enable_probe4 : entity work.example_xlceprobe 
  generic map (
    d_width => 18,
    q_width => 1
  )
  port map (
    d => convert5_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => clock_enable_probe4_q_net
  );
  down_sample5 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => clock_enable_probe4_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q(0) => down_sample5_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c2p1_window_wf 
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_c2p1_window_wf is
  port (
    cav_img : in std_logic_vector( 18-1 downto 0 );
    cav_real : in std_logic_vector( 18-1 downto 0 );
    ref_img : in std_logic_vector( 18-1 downto 0 );
    ref_real : in std_logic_vector( 18-1 downto 0 );
    pt_window : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    cav_windowed_imag : out std_logic_vector( 18-1 downto 0 );
    cav_windowed_real : out std_logic_vector( 18-1 downto 0 );
    ref_windowed_imag : out std_logic_vector( 18-1 downto 0 );
    ref_windowed_real : out std_logic_vector( 18-1 downto 0 )
  );
end example_c2p1_window_wf;
architecture structural of example_c2p1_window_wf is 
  signal mult2_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert5_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  cav_windowed_imag <= mult2_p_net;
  cav_windowed_real <= mult_p_net;
  ref_windowed_imag <= mult5_p_net;
  ref_windowed_real <= mult4_p_net;
  convert5_dout_net <= cav_img;
  convert1_dout_net <= cav_real;
  down_sample_q_net <= ref_img;
  down_sample1_q_net <= ref_real;
  convert11_dout_net <= pt_window;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  mult : entity work.example_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 16,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 1,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 1,
    c_b_width => 1,
    c_baat => 18,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 16,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => convert1_dout_net,
    b => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult_p_net
  );
  mult2 : entity work.example_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 16,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 1,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 1,
    c_b_width => 1,
    c_baat => 18,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 16,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => convert5_dout_net,
    b => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult2_p_net
  );
  mult4 : entity work.example_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 1,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 1,
    c_b_width => 1,
    c_baat => 18,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 16,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => down_sample1_q_net,
    b => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult4_p_net
  );
  mult5 : entity work.example_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 1,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 1,
    c_b_width => 1,
    c_baat => 18,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 16,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => down_sample_q_net,
    b => convert11_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c2p2_freq_err_module/freq_err1/delta_phi/phase_latching
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_phase_latching_x0 is
  port (
    phase : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    stop_value : out std_logic_vector( 18-1 downto 0 );
    start_value : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 18-1 downto 0 )
  );
end example_phase_latching_x0;
architecture structural of example_phase_latching_x0 is 
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal addsub1_s_net : std_logic_vector( 2-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 1-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 2-1 downto 0 );
  signal delay6_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  stop_value <= register1_q_net;
  start_value <= register_q_net;
  mult3_p_net <= phase;
  convert2_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out1 <= relational1_op_net;
  gateway_out2 <= delay5_q_net;
  gateway_out3 <= register_q_net;
  gateway_out4 <= register1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  addsub1 : entity work.sysgen_addsub_197d817482 
  port map (
    clr => '0',
    a => convert2_dout_net,
    b => delay4_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_197d817482 
  port map (
    clr => '0',
    a => delay6_q_net,
    b => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub2_s_net
  );
  constant2 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  delay4 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay4_q_net
  );
  delay5 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => relational_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay5_q_net
  );
  delay6 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay6_q_net
  );
  register_x0 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => mult3_p_net,
    rst => convert3_dout_net,
    en => delay5_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register_q_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => mult3_p_net,
    rst => convert3_dout_net,
    en => relational1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register1_q_net
  );
  relational : entity work.sysgen_relational_3039862521 
  port map (
    clr => '0',
    a => addsub1_s_net,
    b => constant2_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_3039862521 
  port map (
    clr => '0',
    a => addsub2_s_net,
    b => constant3_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c2p2_freq_err_module/freq_err1/delta_phi/posedge_pulse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_posedge_pulse_x29 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out1 : out std_logic_vector( 1-1 downto 0 )
  );
end example_posedge_pulse_x29;
architecture structural of example_posedge_pulse_x29 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= logical_y_net;
  logical_y_net_x0 <= in1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  inverter1 : entity work.sysgen_inverter_60410e4e22 
  port map (
    clr => '0',
    ip => logical_y_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter1_op_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => logical_y_net_x0,
    d1 => inverter1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c2p2_freq_err_module/freq_err1/delta_phi
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_delta_phi_x0 is
  port (
    phase : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    d_phi : out std_logic_vector( 19-1 downto 0 );
    val_latched : out std_logic_vector( 1-1 downto 0 );
    gateway_out27 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 18-1 downto 0 )
  );
end example_delta_phi_x0;
architecture structural of example_delta_phi_x0 is 
  signal addsub3_s_net : std_logic_vector( 19-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net_x0 : std_logic_vector( 1-1 downto 0 );
begin
  d_phi <= addsub3_s_net;
  val_latched <= delay_q_net;
  mult3_p_net <= phase;
  convert2_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out27 <= addsub3_s_net;
  gateway_out28 <= register_q_net;
  gateway_out29 <= register1_q_net;
  gateway_out1 <= relational1_op_net;
  gateway_out2 <= delay5_q_net;
  gateway_out3 <= register_q_net;
  gateway_out4 <= register1_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  phase_latching : entity work.example_phase_latching_x0 
  port map (
    phase => mult3_p_net,
    window => convert2_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    stop_value => register1_q_net,
    start_value => register_q_net,
    gateway_out1 => relational1_op_net,
    gateway_out2 => delay5_q_net,
    gateway_out3 => register_q_net,
    gateway_out4 => register1_q_net
  );
  posedge_pulse : entity work.example_posedge_pulse_x29 
  port map (
    in1 => logical_y_net_x0,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out1 => logical_y_net
  );
  addsub3 : entity work.example_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 15,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 19,
    core_name0 => "example_c_addsub_v12_0_i0",
    en_arith => xlUnsigned,
    en_bin_pt => 0,
    en_width => 1,
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 15,
    s_width => 19
  )
  port map (
    clr => '0',
    a => register1_q_net,
    b => register_q_net,
    en => delay2_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    s => addsub3_s_net
  );
  constant_x0 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity work.sysgen_constant_146af16123 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  convert1 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert1_dout_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 5,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => logical_y_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  delay2 : entity work.example_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => inverter_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay2_q_net
  );
  inverter : entity work.sysgen_inverter_afe636f99c 
  port map (
    clr => '0',
    ip => convert1_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => inverter_op_net
  );
  logical : entity work.sysgen_logical_eeabe80b4e 
  port map (
    clr => '0',
    d0 => relational_op_net,
    d1 => relational1_op_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net_x0
  );
  relational : entity work.sysgen_relational_a432dce3f8 
  port map (
    clr => '0',
    a => register1_q_net,
    b => constant_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_a432dce3f8 
  port map (
    clr => '0',
    a => register_q_net,
    b => constant1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => relational1_op_net_x0
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c2p2_freq_err_module/freq_err1/delta_t
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_delta_t_x0 is
  port (
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    dt : out std_logic_vector( 32-1 downto 0 );
    gateway_out1 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6 : out std_logic_vector( 10-1 downto 0 )
  );
end example_delta_t_x0;
architecture structural of example_delta_t_x0 is 
  signal mult1_p_net : std_logic_vector( 32-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal counter2_op_net : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net : std_logic_vector( 10-1 downto 0 );
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 42-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
begin
  dt <= mult1_p_net;
  convert2_dout_net <= window;
  convert3_dout_net <= reset;
  gateway_out1 <= mult1_p_net;
  gateway_out2 <= counter2_op_net;
  gateway_out6 <= register2_q_net;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  constant1 : entity work.sysgen_constant_5e1e20acbb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  convert1 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert1_dout_net
  );
  counter2 : entity work.example_xlcounter_free 
  generic map (
    core_name0 => "example_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    clr => '0',
    rst => convert3_dout_net,
    en => delay_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    op => counter2_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => convert1_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay_q_net
  );
  mult1 : entity work.example_xlmult 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 10,
    b_arith => xlUnsigned,
    b_bin_pt => 42,
    b_width => 42,
    c_a_type => 1,
    c_a_width => 10,
    c_b_type => 1,
    c_b_width => 42,
    c_baat => 10,
    c_output_width => 52,
    c_type => 1,
    core_name0 => "example_mult_gen_v12_0_i3",
    extra_registers => 1,
    multsign => 1,
    overflow => 2,
    p_arith => xlSigned,
    p_bin_pt => 32,
    p_width => 32,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => register2_q_net,
    b => constant1_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult1_p_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 10,
    init_value => b"0000000000"
  )
  port map (
    d => counter2_op_net,
    rst => convert3_dout_net,
    en => convert1_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register2_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c2p2_freq_err_module/freq_err1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_freq_err1 is
  port (
    raw_phase : in std_logic_vector( 18-1 downto 0 );
    window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cav2_pt_cntr : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    nco_err : out std_logic_vector( 32-1 downto 0 );
    freq_err : out std_logic_vector( 32-1 downto 0 );
    gateway_out11 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29 : out std_logic_vector( 18-1 downto 0 );
    gateway_out : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2_x0 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6 : out std_logic_vector( 10-1 downto 0 )
  );
end example_freq_err1;
architecture structural of example_freq_err1 is 
  signal convert_dout_net : std_logic_vector( 32-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 32-1 downto 0 );
  signal cordic_6_0_2_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 8-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 19-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net : std_logic_vector( 10-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant8_op_net : std_logic_vector( 26-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 84-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 32-1 downto 0 );
  signal register2_q_net_x0 : std_logic_vector( 51-1 downto 0 );
  signal divide_op_net : std_logic_vector( 51-1 downto 0 );
  signal divide1_op_net : std_logic_vector( 84-1 downto 0 );
begin
  nco_err <= convert_dout_net;
  freq_err <= down_sample2_q_net;
  cordic_6_0_2_m_axis_dout_tdata_phase_net <= raw_phase;
  convert2_dout_net <= window;
  convert3_dout_net_x0 <= reset;
  convert4_dout_net <= cav2_pt_cntr;
  gateway_out11 <= convert_dout_net;
  gateway_out19 <= mult3_p_net;
  gateway_out20 <= delay1_q_net;
  gateway_out3_x0 <= delay2_q_net;
  gateway_out4_x0 <= delay3_q_net;
  gateway_out5 <= down_sample2_q_net;
  gateway_out27 <= addsub3_s_net;
  gateway_out28 <= register_q_net;
  gateway_out29 <= register1_q_net;
  gateway_out <= mult3_p_net;
  gateway_out1 <= relational1_op_net;
  gateway_out2 <= delay5_q_net;
  gateway_out3 <= register_q_net;
  gateway_out4 <= register1_q_net;
  gateway_out5_x0 <= convert3_dout_net;
  gateway_out1_x0 <= mult1_p_net;
  gateway_out2_x0 <= counter2_op_net;
  gateway_out6 <= register2_q_net;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  delta_phi : entity work.example_delta_phi_x0 
  port map (
    phase => mult3_p_net,
    window => convert2_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    d_phi => addsub3_s_net,
    val_latched => delay_q_net,
    gateway_out27 => addsub3_s_net,
    gateway_out28 => register_q_net,
    gateway_out29 => register1_q_net,
    gateway_out1 => relational1_op_net,
    gateway_out2 => delay5_q_net,
    gateway_out3 => register_q_net,
    gateway_out4 => register1_q_net
  );
  delta_t : entity work.example_delta_t_x0 
  port map (
    window => convert2_dout_net,
    reset => convert3_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    dt => mult1_p_net,
    gateway_out1 => mult1_p_net,
    gateway_out2 => counter2_op_net,
    gateway_out6 => register2_q_net
  );
  constant8 : entity work.sysgen_constant_f6b8fa088a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant8_op_net
  );
  convert : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 33,
    din_width => 84,
    dout_arith => 2,
    dout_bin_pt => 32,
    dout_width => 32,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => down_sample_q_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert_dout_net
  );
  convert1 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 32,
    din_width => 51,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 32,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register2_q_net_x0,
    clk => q_clk_net,
    ce => d_ce_net,
    dout => convert1_dout_net
  );
  convert3 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => convert3_dout_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert3_dout_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => convert2_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay1_q_net
  );
  delay2 : entity work.example_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => cordic_6_0_2_m_axis_dout_tdata_phase_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay2_q_net
  );
  delay3 : entity work.example_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => convert4_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    q => delay3_q_net
  );
  divide : entity work.xldivider_generator_5d2a2b4531260672bf0520de139327f3 
  port map (
    a_tvalid => '1',
    b_tvalid => '1',
    a => addsub3_s_net,
    b => mult1_p_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => divide_op_net
  );
  divide1 : entity work.xldivider_generator_415962ac54b22c816540c773a5ef9f99 
  port map (
    a_tvalid => '1',
    b_tvalid => '1',
    a => register2_q_net_x0,
    b => constant8_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => divide1_op_net
  );
  down_sample : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 33,
    d_width => 84,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 33,
    q_width => 84
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => divide1_op_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample_q_net
  );
  down_sample2 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 18,
    d_width => 32,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 18,
    q_width => 32
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => convert1_dout_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample2_q_net
  );
  mult3 : entity work.example_xlmult 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 1,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_a_type => 1,
    c_a_width => 1,
    c_b_type => 0,
    c_b_width => 18,
    c_baat => 1,
    c_output_width => 19,
    c_type => 0,
    core_name0 => "example_mult_gen_v12_0_i2",
    extra_registers => 1,
    multsign => 2,
    overflow => 2,
    p_arith => xlSigned,
    p_bin_pt => 15,
    p_width => 18,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => convert2_dout_net,
    b => cordic_6_0_2_m_axis_dout_tdata_phase_net,
    clk => d_clk_net,
    ce => q_ce_net,
    core_clk => d_clk_net,
    core_ce => q_ce_net,
    p => mult3_p_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 51,
    init_value => b"000000000000000000000000000000000000000000000000000"
  )
  port map (
    d => divide_op_net,
    rst => convert3_dout_net,
    en => delay_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register2_q_net_x0
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2/c2p2_freq_err_module
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_c2p2_freq_err_module is
  port (
    imag : in std_logic_vector( 18-1 downto 0 );
    real : in std_logic_vector( 18-1 downto 0 );
    flo_window : in std_logic_vector( 1-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cav2_pt_cntr : in std_logic_vector( 8-1 downto 0 );
    c2p1_pt_window : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    nco_err_fb : out std_logic_vector( 32-1 downto 0 );
    freq_err : out std_logic_vector( 32-1 downto 0 );
    gateway_out11 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29 : out std_logic_vector( 18-1 downto 0 );
    gateway_out : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6 : out std_logic_vector( 10-1 downto 0 )
  );
end example_c2p2_freq_err_module;
architecture structural of example_c2p2_freq_err_module is 
  signal cordic_6_0_2_m_axis_dout_tdata_phase_net : std_logic_vector( 18-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 32-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 32-1 downto 0 );
  signal convert2_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert6_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 8-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 8-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 19-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net : std_logic_vector( 10-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal cordic_6_0_2_m_axis_dout_tvalid_net : std_logic;
  signal cordic_6_0_2_m_axis_dout_tdata_real_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample5_q_net : std_logic;
  signal clock_enable_probe4_q_net : std_logic_vector( 1-1 downto 0 );
begin
  nco_err_fb <= convert_dout_net;
  freq_err <= down_sample2_q_net;
  convert2_dout_net_x0 <= imag;
  convert6_dout_net <= real;
  convert2_dout_net <= flo_window;
  convert3_dout_net <= reset;
  convert4_dout_net <= cav2_pt_cntr;
  convert11_dout_net <= c2p1_pt_window;
  gateway_out11 <= convert_dout_net;
  gateway_out19 <= mult3_p_net;
  gateway_out20 <= delay1_q_net;
  gateway_out3 <= delay2_q_net;
  gateway_out4 <= delay3_q_net;
  gateway_out5_x0 <= down_sample2_q_net;
  gateway_out27 <= addsub3_s_net;
  gateway_out28 <= register_q_net;
  gateway_out29 <= register1_q_net;
  gateway_out <= mult3_p_net;
  gateway_out1_x0 <= relational1_op_net;
  gateway_out2_x0 <= delay5_q_net;
  gateway_out3_x0 <= register_q_net;
  gateway_out4_x0 <= register1_q_net;
  gateway_out5 <= convert3_dout_net_x0;
  gateway_out1 <= mult1_p_net;
  gateway_out2 <= counter2_op_net;
  gateway_out6 <= register2_q_net;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  freq_err1 : entity work.example_freq_err1 
  port map (
    raw_phase => cordic_6_0_2_m_axis_dout_tdata_phase_net,
    window => convert2_dout_net,
    reset => convert3_dout_net,
    cav2_pt_cntr => convert4_dout_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    nco_err => convert_dout_net,
    freq_err => down_sample2_q_net,
    gateway_out11 => convert_dout_net,
    gateway_out19 => mult3_p_net,
    gateway_out20 => delay1_q_net,
    gateway_out3_x0 => delay2_q_net,
    gateway_out4_x0 => delay3_q_net,
    gateway_out5 => down_sample2_q_net,
    gateway_out27 => addsub3_s_net,
    gateway_out28 => register_q_net,
    gateway_out29 => register1_q_net,
    gateway_out => mult3_p_net,
    gateway_out1 => relational1_op_net,
    gateway_out2 => delay5_q_net,
    gateway_out3 => register_q_net,
    gateway_out4 => register1_q_net,
    gateway_out5_x0 => convert3_dout_net_x0,
    gateway_out1_x0 => mult1_p_net,
    gateway_out2_x0 => counter2_op_net,
    gateway_out6 => register2_q_net
  );
  cordic_6_0_2 : entity work.xlcordic_c88945ce1c12987e2654d16a6b6a7865 
  port map (
    s_axis_cartesian_tvalid => down_sample5_q_net,
    s_axis_cartesian_tdata_imag => convert2_dout_net_x0,
    s_axis_cartesian_tdata_real => convert6_dout_net,
    clk => d_clk_net,
    ce => q_ce_net,
    m_axis_dout_tvalid => cordic_6_0_2_m_axis_dout_tvalid_net,
    m_axis_dout_tdata_phase => cordic_6_0_2_m_axis_dout_tdata_phase_net,
    m_axis_dout_tdata_real => cordic_6_0_2_m_axis_dout_tdata_real_net
  );
  clock_enable_probe4 : entity work.example_xlceprobe 
  generic map (
    d_width => 18,
    q_width => 1
  )
  port map (
    d => convert2_dout_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    q => clock_enable_probe4_q_net
  );
  down_sample5 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => clock_enable_probe4_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q(0) => down_sample5_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Cav2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_cav2 is
  port (
    pa_stream_1 : in std_logic_vector( 18-1 downto 0 );
    iq_stream_1 : in std_logic_vector( 18-1 downto 0 );
    pa_stream_2 : in std_logic_vector( 18-1 downto 0 );
    pa_stream_3 : in std_logic_vector( 4-1 downto 0 );
    iq_stream_2 : in std_logic_vector( 18-1 downto 0 );
    iq_stream_3 : in std_logic_vector( 4-1 downto 0 );
    iq_stream_4 : in std_logic_vector( 1-1 downto 0 );
    cav2_p1_chan_sel : in std_logic_vector( 4-1 downto 0 );
    cav2_nco_phase_reset : in std_logic_vector( 1-1 downto 0 );
    cav2_p2_chan_sel : in std_logic_vector( 4-1 downto 0 );
    rf_ref_amp : in std_logic_vector( 18-1 downto 0 );
    rf_ref_phase : in std_logic_vector( 18-1 downto 0 );
    cav2_reg_latch_pt : in std_logic_vector( 16-1 downto 0 );
    cav2_f_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav2_f_window_start : in std_logic_vector( 16-1 downto 0 );
    rf_ref_q : in std_logic_vector( 18-1 downto 0 );
    cav2_nco_phase_adj : in std_logic_vector( 26-1 downto 0 );
    rf_ref_i : in std_logic_vector( 18-1 downto 0 );
    cav2_p1_window_start : in std_logic_vector( 16-1 downto 0 );
    cav2_p1_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav2_p1_cal_coef : in std_logic_vector( 18-1 downto 0 );
    cav2_p2_cal_coef : in std_logic_vector( 18-1 downto 0 );
    reset : in std_logic_vector( 1-1 downto 0 );
    cav2_p2_window_start : in std_logic_vector( 16-1 downto 0 );
    cav2_p2_window_stop : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    c2p2_pt_window : out std_logic_vector( 1-1 downto 0 );
    cav2_p1_dc_real : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_dc_img : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_dc_freq : out std_logic_vector( 32-1 downto 0 );
    c2p1_freq_err : out std_logic_vector( 32-1 downto 0 );
    cav2_pt_cntr : out std_logic_vector( 8-1 downto 0 );
    cav2_p2_dc_real : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_dc_img : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_dc_freq : out std_logic_vector( 32-1 downto 0 );
    cav2_p2_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_comparison_phase : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_amp : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_phase : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_if_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_if_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_ref_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_ref_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_integrated_ref_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_integrated_ref_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_integrated_i : out std_logic_vector( 18-1 downto 0 );
    dsp_cav2_reset : out std_logic_vector( 1-1 downto 0 );
    cav2_p2_integrated_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_windowed_ref_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_windowed_ref_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_windowed_img : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_windowed_real : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_integrated_ref_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_integrated_ref_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_integrated_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_integrated_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_ref_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_comparison_phase : out std_logic_vector( 18-1 downto 0 );
    c2p1_pt_window : out std_logic_vector( 1-1 downto 0 );
    cav2_p1_ref_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_amp_out : out std_logic_vector( 18-1 downto 0 );
    flo_cav2_window : out std_logic_vector( 1-1 downto 0 );
    cav2_p1_if_amp : out std_logic_vector( 18-1 downto 0 );
    c2p2_ready : out std_logic_vector( 1-1 downto 0 );
    c2p2_freq_err : out std_logic_vector( 32-1 downto 0 );
    cav2_nco_fb : out std_logic_vector( 32-1 downto 0 );
    cav2_p2_windowed_img : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_windowed_real : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_windowed_ref_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_windowed_ref_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_if_phase : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_i : out std_logic_vector( 18-1 downto 0 );
    cav2_sync : out std_logic_vector( 1-1 downto 0 );
    c2_ready : out std_logic_vector( 1-1 downto 0 );
    c2p1_ready : out std_logic_vector( 1-1 downto 0 );
    cav2_nco_sin : out std_logic_vector( 26-1 downto 0 );
    cav2_nco_cos : out std_logic_vector( 26-1 downto 0 );
    c2_stream_valid : out std_logic_vector( 1-1 downto 0 );
    cav2_p2_if_q : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x1 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x8 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x8 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x10 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x10 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x10 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x2 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x4 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x6 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x10 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x9 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x8 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x2 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x9 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x9 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x8 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x7 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x5 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x5 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x1 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x4 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x3 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x7 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x7 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x7 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x0 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x7 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x6 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x1 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x2 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x6 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out44_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out46_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x0 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29 : out std_logic_vector( 18-1 downto 0 );
    gateway_out : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6 : out std_logic_vector( 10-1 downto 0 );
    gateway_out44 : out std_logic_vector( 18-1 downto 0 );
    gateway_out46 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x2 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x2 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27_x0 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x1 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2_x1 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6_x0 : out std_logic_vector( 10-1 downto 0 )
  );
end example_cav2;
architecture structural of example_cav2 is 
  signal register1_q_net_x2 : std_logic_vector( 16-1 downto 0 );
  signal clock_enable_probe_q_net : std_logic_vector( 1-1 downto 0 );
  signal clock_enable_probe1_q_net : std_logic_vector( 1-1 downto 0 );
  signal complex_multiplier_6_0_m_axis_dout_tvalid_net : std_logic;
  signal complex_multiplier_6_0_m_axis_dout_tdata_imag_net : std_logic_vector( 33-1 downto 0 );
  signal complex_multiplier_6_0_m_axis_dout_tdata_real_net : std_logic_vector( 33-1 downto 0 );
  signal down_sample_q_net : std_logic;
  signal complex_multiplier_6_0_1_m_axis_dout_tvalid_net : std_logic;
  signal complex_multiplier_6_0_1_m_axis_dout_tdata_imag_net : std_logic_vector( 33-1 downto 0 );
  signal complex_multiplier_6_0_1_m_axis_dout_tdata_real_net : std_logic_vector( 33-1 downto 0 );
  signal down_sample1_q_net : std_logic;
  signal register10_q_net : std_logic_vector( 18-1 downto 0 );
  signal register9_q_net : std_logic_vector( 26-1 downto 0 );
  signal register7_q_net : std_logic_vector( 18-1 downto 0 );
  signal amp : std_logic_vector( 18-1 downto 0 );
  signal ddci : std_logic_vector( 18-1 downto 0 );
  signal phase : std_logic_vector( 18-1 downto 0 );
  signal channel : std_logic_vector( 4-1 downto 0 );
  signal ddcq : std_logic_vector( 18-1 downto 0 );
  signal ddcchannel : std_logic_vector( 4-1 downto 0 );
  signal ddcsync : std_logic_vector( 1-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert5_dout_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 32-1 downto 0 );
  signal convert4_dout_net_x2 : std_logic_vector( 8-1 downto 0 );
  signal convert6_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample2_q_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal register11_q_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x21 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x20 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x16 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x17 : std_logic_vector( 18-1 downto 0 );
  signal addsub_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x6 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x11 : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x14 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x13 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x12 : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x22 : std_logic_vector( 18-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 32-1 downto 0 );
  signal mult2_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult4_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult5_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x15 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x18 : std_logic_vector( 18-1 downto 0 );
  signal down_sample2_q_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal nco_sin : std_logic_vector( 26-1 downto 0 );
  signal nco_cos : std_logic_vector( 26-1 downto 0 );
  signal relational7_op_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x19 : std_logic_vector( 18-1 downto 0 );
  signal register29_q_net : std_logic_vector( 4-1 downto 0 );
  signal register35_q_net : std_logic_vector( 1-1 downto 0 );
  signal register30_q_net : std_logic_vector( 4-1 downto 0 );
  signal down_sample1_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register5_q_net : std_logic_vector( 16-1 downto 0 );
  signal register4_q_net : std_logic_vector( 16-1 downto 0 );
  signal register3_q_net : std_logic_vector( 16-1 downto 0 );
  signal down_sample_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal register36_q_net : std_logic_vector( 26-1 downto 0 );
  signal down_sample1_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal register31_q_net : std_logic_vector( 16-1 downto 0 );
  signal register32_q_net : std_logic_vector( 16-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register2_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register33_q_net : std_logic_vector( 16-1 downto 0 );
  signal register34_q_net : std_logic_vector( 16-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net_x1 : std_logic_vector( 37-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x10 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x2 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x9 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net_x2 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x2 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal register11_q_net_x7 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x8 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal delay_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x1 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 8-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 19-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net_x0 : std_logic_vector( 10-1 downto 0 );
  signal mult3_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal addsub3_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal register_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net_x0 : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net_x1 : std_logic_vector( 10-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal dds_compiler_6_0_m_axis_data_tvalid_net : std_logic;
  signal down_sample6_q_net : std_logic_vector( 26-1 downto 0 );
  signal register8_q_net : std_logic_vector( 1-1 downto 0 );
  signal down_sample1_q_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal down_sample4_q_net : std_logic_vector( 16-1 downto 0 );
  signal down_sample1_q_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal down_sample7_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample3_q_net : std_logic_vector( 18-1 downto 0 );
begin
  amp <= pa_stream_1;
  ddci <= iq_stream_1;
  phase <= pa_stream_2;
  channel <= pa_stream_3;
  ddcq <= iq_stream_2;
  ddcchannel <= iq_stream_3;
  ddcsync <= iq_stream_4;
  c2p2_pt_window <= convert11_dout_net;
  cav2_p1_dc_real <= convert1_dout_net;
  cav2_p1_dc_img <= convert5_dout_net;
  cav2_p1_dc_freq <= down_sample2_q_net;
  c2p1_freq_err <= down_sample2_q_net;
  cav2_pt_cntr <= convert4_dout_net_x2;
  cav2_p2_dc_real <= convert6_dout_net;
  cav2_p2_dc_img <= convert2_dout_net;
  cav2_p2_dc_freq <= down_sample2_q_net_x0;
  cav2_p2_phase_out <= register11_q_net_x5;
  cav2_p2_amp_out <= register11_q_net_x4;
  cav2_p2_comparison_phase <= addsub_s_net;
  cav2_p2_if_amp <= register11_q_net_x21;
  cav2_p2_if_phase <= register11_q_net_x20;
  cav2_p1_if_q <= register11_q_net_x16;
  cav2_p1_if_i <= register11_q_net_x17;
  cav2_p2_ref_phase_out <= register11_q_net_x3;
  cav2_p2_ref_amp_out <= register11_q_net_x6;
  cav2_p2_integrated_ref_i <= convert9_dout_net_x2;
  cav2_p2_integrated_ref_q <= convert4_dout_net_x3;
  cav2_p2_integrated_i <= convert9_dout_net_x0;
  dsp_cav2_reset <= convert3_dout_net_x2;
  cav2_p2_integrated_q <= convert4_dout_net_x0;
  cav2_p1_windowed_ref_i <= mult4_p_net;
  cav2_p1_windowed_ref_q <= mult5_p_net;
  cav2_p1_windowed_img <= mult2_p_net;
  cav2_p1_windowed_real <= mult_p_net;
  cav2_p1_integrated_ref_i <= convert9_dout_net_x1;
  cav2_p1_integrated_ref_q <= convert4_dout_net_x1;
  cav2_p1_integrated_i <= convert9_dout_net;
  cav2_p1_integrated_q <= convert4_dout_net;
  cav2_p1_ref_phase_out <= register11_q_net_x11;
  cav2_p1_comparison_phase <= addsub_s_net_x0;
  c2p1_pt_window <= convert11_dout_net_x0;
  cav2_p1_ref_amp_out <= register11_q_net_x14;
  cav2_p1_phase_out <= register11_q_net_x13;
  cav2_p1_amp_out <= register11_q_net_x12;
  flo_cav2_window <= convert2_dout_net_x0;
  cav2_p1_if_amp <= register11_q_net_x22;
  c2p2_ready <= relational_op_net;
  c2p2_freq_err <= down_sample2_q_net_x0;
  cav2_nco_fb <= convert_dout_net;
  cav2_p2_windowed_img <= mult2_p_net_x0;
  cav2_p2_windowed_real <= mult_p_net_x0;
  cav2_p2_windowed_ref_i <= mult4_p_net_x0;
  cav2_p2_windowed_ref_q <= mult5_p_net_x0;
  cav2_p1_if_phase <= register11_q_net_x15;
  cav2_p2_if_i <= register11_q_net_x18;
  cav2_sync <= down_sample2_q_net_x3;
  c2_ready <= logical_y_net;
  c2p1_ready <= relational_op_net_x0;
  cav2_nco_sin <= nco_sin;
  cav2_nco_cos <= nco_cos;
  c2_stream_valid <= relational7_op_net;
  cav2_p2_if_q <= register11_q_net_x19;
  register29_q_net <= cav2_p1_chan_sel;
  register35_q_net <= cav2_nco_phase_reset;
  register30_q_net <= cav2_p2_chan_sel;
  down_sample1_q_net_x0 <= rf_ref_amp;
  down_sample_q_net_x0 <= rf_ref_phase;
  register5_q_net <= cav2_reg_latch_pt;
  register4_q_net <= cav2_f_window_stop;
  register3_q_net <= cav2_f_window_start;
  down_sample_q_net_x1 <= rf_ref_q;
  register36_q_net <= cav2_nco_phase_adj;
  down_sample1_q_net_x1 <= rf_ref_i;
  register31_q_net <= cav2_p1_window_start;
  register32_q_net <= cav2_p1_window_stop;
  register1_q_net <= cav2_p1_cal_coef;
  register2_q_net <= cav2_p2_cal_coef;
  convert3_dout_net <= reset;
  register33_q_net <= cav2_p2_window_start;
  register34_q_net <= cav2_p2_window_stop;
  gateway_out1_x8 <= convert9_dout_net;
  gateway_out11_x3 <= register11_q_net;
  gateway_out13_x1 <= mcode_bit_net;
  gateway_out14_x1 <= register11_q_net_x2;
  gateway_out2_x8 <= convert3_dout_net_x2;
  gateway_out4_x8 <= register11_q_net;
  gateway_out5_x10 <= accumulator5_q_net;
  gateway_out6_x6 <= mult2_p_net;
  gateway_out7_x2 <= accumulator4_q_net;
  gateway_out8_x2 <= mult_p_net;
  gateway_out9_x2 <= convert4_dout_net;
  gateway_out1_x10 <= convert4_dout_net;
  gateway_out2_x10 <= convert9_dout_net;
  gateway_out22_x2 <= mcode_i_norm_net;
  gateway_out24_x2 <= delay_q_net;
  gateway_out27_x4 <= mcode_bit_net;
  gateway_out3_x6 <= mcode_i_norm_net;
  gateway_out4_x10 <= mcode_q_norm_net;
  gateway_out5_x9 <= mcode_q_norm_net;
  gateway_out6_x8 <= delay1_q_net;
  gateway_out1_x9 <= convert9_dout_net_x1;
  gateway_out11_x4 <= register11_q_net_x1;
  gateway_out13_x2 <= mcode_bit_net_x0;
  gateway_out14_x2 <= register11_q_net_x0;
  gateway_out2_x9 <= convert3_dout_net_x2;
  gateway_out4_x9 <= register11_q_net_x1;
  gateway_out5_x8 <= accumulator5_q_net_x1;
  gateway_out6_x7 <= mult4_p_net;
  gateway_out7_x1 <= accumulator4_q_net_x1;
  gateway_out8_x1 <= mult5_p_net;
  gateway_out9_x0 <= convert4_dout_net_x1;
  gateway_out1_x5 <= convert4_dout_net_x1;
  gateway_out2_x5 <= convert9_dout_net_x1;
  gateway_out22_x0 <= mcode_i_norm_net_x0;
  gateway_out24_x0 <= delay_q_net_x1;
  gateway_out27_x1 <= mcode_bit_net_x0;
  gateway_out3_x3 <= mcode_i_norm_net_x0;
  gateway_out4_x4 <= mcode_q_norm_net_x0;
  gateway_out5_x4 <= mcode_q_norm_net_x0;
  gateway_out6_x3 <= delay1_q_net_x1;
  gateway_out1_x4 <= convert9_dout_net_x0;
  gateway_out11_x1 <= register11_q_net_x10;
  gateway_out13 <= mcode_bit_net_x2;
  gateway_out14 <= register11_q_net_x9;
  gateway_out2_x4 <= convert3_dout_net_x2;
  gateway_out4_x3 <= register11_q_net_x10;
  gateway_out5_x3 <= accumulator5_q_net_x0;
  gateway_out6_x2 <= mult2_p_net_x0;
  gateway_out7 <= accumulator4_q_net_x0;
  gateway_out8 <= mult_p_net_x0;
  gateway_out9 <= convert4_dout_net_x0;
  gateway_out1_x3 <= convert4_dout_net_x0;
  gateway_out2_x3 <= convert9_dout_net_x0;
  gateway_out22 <= mcode_i_norm_net_x2;
  gateway_out24 <= delay_q_net_x0;
  gateway_out27_x3 <= mcode_bit_net_x2;
  gateway_out3_x5 <= mcode_i_norm_net_x2;
  gateway_out4_x7 <= mcode_q_norm_net_x2;
  gateway_out5_x7 <= mcode_q_norm_net_x2;
  gateway_out6_x5 <= delay1_q_net_x0;
  gateway_out1_x7 <= convert9_dout_net_x2;
  gateway_out11_x2 <= register11_q_net_x7;
  gateway_out13_x0 <= mcode_bit_net_x1;
  gateway_out14_x0 <= register11_q_net_x8;
  gateway_out2_x7 <= convert3_dout_net_x2;
  gateway_out4_x6 <= register11_q_net_x7;
  gateway_out5_x5 <= accumulator5_q_net_x2;
  gateway_out6_x4 <= mult4_p_net_x0;
  gateway_out7_x0 <= accumulator4_q_net_x2;
  gateway_out8_x0 <= mult5_p_net_x0;
  gateway_out9_x1 <= convert4_dout_net_x3;
  gateway_out1_x6 <= convert4_dout_net_x3;
  gateway_out2_x6 <= convert9_dout_net_x2;
  gateway_out22_x1 <= mcode_i_norm_net_x1;
  gateway_out24_x1 <= delay_q_net_x2;
  gateway_out27_x2 <= mcode_bit_net_x1;
  gateway_out3_x4 <= mcode_i_norm_net_x1;
  gateway_out4_x5 <= mcode_q_norm_net_x1;
  gateway_out5_x6 <= mcode_q_norm_net_x1;
  gateway_out6_x1 <= delay1_q_net_x4;
  gateway_out44_x0 <= convert1_dout_net;
  gateway_out46_x0 <= convert5_dout_net;
  gateway_out11_x0 <= convert_dout_net_x0;
  gateway_out19_x0 <= mult3_p_net;
  gateway_out20_x0 <= delay1_q_net_x2;
  gateway_out3_x1 <= delay2_q_net;
  gateway_out4_x0 <= delay3_q_net;
  gateway_out5_x0 <= down_sample2_q_net;
  gateway_out27 <= addsub3_s_net;
  gateway_out28 <= register_q_net;
  gateway_out29 <= register1_q_net_x0;
  gateway_out <= mult3_p_net;
  gateway_out1 <= relational1_op_net;
  gateway_out2_x0 <= delay5_q_net;
  gateway_out3 <= register_q_net;
  gateway_out4 <= register1_q_net_x0;
  gateway_out5 <= convert3_dout_net_x0;
  gateway_out1_x0 <= mult1_p_net;
  gateway_out2 <= counter2_op_net;
  gateway_out6 <= register2_q_net_x0;
  gateway_out44 <= convert6_dout_net;
  gateway_out46 <= convert2_dout_net;
  gateway_out11 <= convert_dout_net;
  gateway_out19 <= mult3_p_net_x0;
  gateway_out20 <= delay1_q_net_x3;
  gateway_out3_x0 <= delay2_q_net_x0;
  gateway_out4_x2 <= delay3_q_net_x0;
  gateway_out5_x2 <= down_sample2_q_net_x0;
  gateway_out27_x0 <= addsub3_s_net_x0;
  gateway_out28_x0 <= register_q_net_x0;
  gateway_out29_x0 <= register1_q_net_x1;
  gateway_out_x0 <= mult3_p_net_x0;
  gateway_out1_x2 <= relational1_op_net_x0;
  gateway_out2_x2 <= delay5_q_net_x0;
  gateway_out3_x2 <= register_q_net_x0;
  gateway_out4_x1 <= register1_q_net_x1;
  gateway_out5_x1 <= convert3_dout_net_x1;
  gateway_out1_x1 <= mult1_p_net_x0;
  gateway_out2_x1 <= counter2_op_net_x0;
  gateway_out6_x0 <= register2_q_net_x1;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  ddc_nco1 : entity work.example_ddc_nco1 
  port map (
    phase_ctrl => down_sample6_q_net,
    phase_reset => register8_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    tvalid => dds_compiler_6_0_m_axis_data_tvalid_net,
    sine => nco_sin,
    cosine => nco_cos,
    nco_out_1 => nco_sin,
    nco_out_2 => nco_cos
  );
  iq_integration1 : entity work.example_iq_integration1_x0 
  port map (
    cav_windowed_imag => mult2_p_net,
    cav_windowed_real => mult_p_net,
    ref_windowed_q => mult4_p_net,
    ref_windowed_i => mult5_p_net,
    window_profile => convert11_dout_net_x0,
    reset => convert3_dout_net_x2,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    cav_int_q => convert4_dout_net,
    cav_int_i => convert9_dout_net,
    ref_int_q => convert4_dout_net_x1,
    ref_int_i => convert9_dout_net_x1,
    gateway_out1 => convert9_dout_net,
    gateway_out11 => register11_q_net,
    gateway_out13 => mcode_bit_net,
    gateway_out14 => register11_q_net_x2,
    gateway_out4 => register11_q_net,
    gateway_out5 => accumulator5_q_net,
    gateway_out7 => accumulator4_q_net,
    gateway_out9 => convert4_dout_net,
    gateway_out1_x0 => convert4_dout_net,
    gateway_out2 => convert9_dout_net,
    gateway_out22 => mcode_i_norm_net,
    gateway_out24 => delay_q_net,
    gateway_out27 => mcode_bit_net,
    gateway_out3_x0 => mcode_i_norm_net,
    gateway_out4_x2 => mcode_q_norm_net,
    gateway_out5_x2 => mcode_q_norm_net,
    gateway_out6_x0 => delay1_q_net,
    gateway_out1_x2 => convert9_dout_net_x1,
    gateway_out11_x0 => register11_q_net_x1,
    gateway_out13_x0 => mcode_bit_net_x0,
    gateway_out14_x0 => register11_q_net_x0,
    gateway_out4_x1 => register11_q_net_x1,
    gateway_out5_x1 => accumulator5_q_net_x1,
    gateway_out7_x0 => accumulator4_q_net_x1,
    gateway_out9_x0 => convert4_dout_net_x1,
    gateway_out1_x1 => convert4_dout_net_x1,
    gateway_out2_x0 => convert9_dout_net_x1,
    gateway_out22_x0 => mcode_i_norm_net_x0,
    gateway_out24_x0 => delay_q_net_x1,
    gateway_out27_x0 => mcode_bit_net_x0,
    gateway_out3 => mcode_i_norm_net_x0,
    gateway_out4_x0 => mcode_q_norm_net_x0,
    gateway_out5_x0 => mcode_q_norm_net_x0,
    gateway_out6 => delay1_q_net_x1
  );
  iq_integration2 : entity work.example_iq_integration2 
  port map (
    cav_windowed_imag => mult2_p_net_x0,
    cav_windowed_real => mult_p_net_x0,
    ref_windowed_q => mult4_p_net_x0,
    ref_windowed_i => mult5_p_net_x0,
    window_profile => convert11_dout_net,
    reset => convert3_dout_net_x2,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    cav_int_q => convert4_dout_net_x0,
    cav_int_i => convert9_dout_net_x0,
    ref_int_q => convert4_dout_net_x3,
    ref_int_i => convert9_dout_net_x2,
    gateway_out1 => convert9_dout_net_x0,
    gateway_out11 => register11_q_net_x10,
    gateway_out13 => mcode_bit_net_x2,
    gateway_out14 => register11_q_net_x9,
    gateway_out4 => register11_q_net_x10,
    gateway_out5 => accumulator5_q_net_x0,
    gateway_out7 => accumulator4_q_net_x0,
    gateway_out9 => convert4_dout_net_x0,
    gateway_out1_x0 => convert4_dout_net_x0,
    gateway_out2 => convert9_dout_net_x0,
    gateway_out22 => mcode_i_norm_net_x2,
    gateway_out24 => delay_q_net_x0,
    gateway_out27 => mcode_bit_net_x2,
    gateway_out3_x0 => mcode_i_norm_net_x2,
    gateway_out4_x2 => mcode_q_norm_net_x2,
    gateway_out5_x2 => mcode_q_norm_net_x2,
    gateway_out6_x0 => delay1_q_net_x0,
    gateway_out1_x2 => convert9_dout_net_x2,
    gateway_out11_x0 => register11_q_net_x7,
    gateway_out13_x0 => mcode_bit_net_x1,
    gateway_out14_x0 => register11_q_net_x8,
    gateway_out4_x1 => register11_q_net_x7,
    gateway_out5_x1 => accumulator5_q_net_x2,
    gateway_out7_x0 => accumulator4_q_net_x2,
    gateway_out9_x0 => convert4_dout_net_x3,
    gateway_out1_x1 => convert4_dout_net_x3,
    gateway_out2_x0 => convert9_dout_net_x2,
    gateway_out22_x0 => mcode_i_norm_net_x1,
    gateway_out24_x0 => delay_q_net_x2,
    gateway_out27_x0 => mcode_bit_net_x1,
    gateway_out3 => mcode_i_norm_net_x1,
    gateway_out4_x0 => mcode_q_norm_net_x1,
    gateway_out5_x0 => mcode_q_norm_net_x1,
    gateway_out6 => delay1_q_net_x4
  );
  masking_n_delay1 : entity work.example_masking_n_delay1 
  port map (
    phi_reset_trig => down_sample2_q_net_x3,
    start_pt => register33_q_net,
    stop_pt => register34_q_net,
    flo_start => register3_q_net,
    flo_stop => register4_q_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    trig_reset => convert3_dout_net_x2,
    counter_x0 => convert4_dout_net_x2,
    eval_window => convert11_dout_net,
    flo_window => convert2_dout_net_x0,
    stream_valid => relational7_op_net
  );
  pa_select : entity work.example_pa_select_x1 
  port map (
    pa_bus_1 => amp,
    pa_chan_sel => register29_q_net,
    pa_bus_2 => phase,
    pa_bus_3 => channel,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    amp => down_sample1_q_net_x3,
    phase => down_sample_q_net_x3
  );
  pa_select1 : entity work.example_pa_select1_x0 
  port map (
    pa_bus_1 => amp,
    pa_chan_sel => register30_q_net,
    pa_bus_2 => phase,
    pa_bus_3 => channel,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    amp => down_sample1_q_net_x2,
    phase => down_sample_q_net_x2
  );
  subsystem1_x0 : entity work.example_subsystem1_x4 
  port map (
    iq_stream_in_1 => ddci,
    iq_chan_sel => register30_q_net,
    iq_stream_in_2 => ddcq,
    iq_stream_in_3 => ddcchannel,
    iq_stream_in_4 => ddcsync,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    ddci => down_sample1_q_net_x5,
    ddcq => down_sample_q_net_x5
  );
  subsystem10 : entity work.example_subsystem10_x0 
  port map (
    d => down_sample1_q_net_x3,
    reset => convert3_dout_net,
    cntr => convert4_dout_net_x2,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x22
  );
  subsystem11 : entity work.example_subsystem11_x0 
  port map (
    d => down_sample1_q_net_x2,
    reset => convert3_dout_net,
    cntr => convert4_dout_net_x2,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x21
  );
  subsystem12 : entity work.example_subsystem12_x0 
  port map (
    d => down_sample_q_net_x2,
    reset => convert3_dout_net,
    cntr => convert4_dout_net_x2,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x20
  );
  subsystem3 : entity work.example_subsystem3_x4 
  port map (
    iq_stream_in_1 => ddci,
    iq_chan_sel => register29_q_net,
    iq_stream_in_2 => ddcq,
    iq_stream_in_3 => ddcchannel,
    iq_stream_in_4 => ddcsync,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    ddci => down_sample1_q_net_x4,
    ddcq => down_sample_q_net_x4,
    sync => down_sample2_q_net_x3
  );
  subsystem5 : entity work.example_subsystem5_x9 
  port map (
    d => down_sample_q_net_x5,
    reset => convert3_dout_net,
    cntr => convert4_dout_net_x2,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x19
  );
  subsystem6 : entity work.example_subsystem6_x0 
  port map (
    d => down_sample1_q_net_x5,
    reset => convert3_dout_net,
    cntr => convert4_dout_net_x2,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x18
  );
  subsystem7 : entity work.example_subsystem7_x1 
  port map (
    d => down_sample1_q_net_x4,
    reset => convert3_dout_net,
    cntr => convert4_dout_net_x2,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x17
  );
  subsystem8 : entity work.example_subsystem8_x0 
  port map (
    d => down_sample_q_net_x4,
    reset => convert3_dout_net,
    cntr => convert4_dout_net_x2,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x16
  );
  subsystem9 : entity work.example_subsystem9 
  port map (
    d => down_sample_q_net_x3,
    reset => convert3_dout_net,
    cntr => convert4_dout_net_x2,
    threshold => down_sample4_q_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    q => register11_q_net_x15
  );
  c1p1_masking_window : entity work.example_c1p1_masking_window_x0 
  port map (
    counter => convert4_dout_net_x2,
    start_pt => register31_q_net,
    stop_pt => register32_q_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    eval_window => convert11_dout_net_x0
  );
  c1p1_pa_conversion : entity work.example_c1p1_pa_conversion 
  port map (
    cav_int_q => convert4_dout_net,
    cav_int_i => convert9_dout_net,
    ref_int_q => convert4_dout_net_x1,
    ref_int_i => convert9_dout_net_x1,
    cal_coefficient => down_sample7_q_net,
    reset => convert3_dout_net_x2,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    phi_diff => addsub_s_net_x0,
    phi_diff_ready => relational_op_net_x0,
    ref_phi_out => register11_q_net_x11,
    ref_amp_out => register11_q_net_x14,
    cav_phi_out => register11_q_net_x13,
    cav_amp_out => register11_q_net_x12
  );
  c1p1_pa_conversion1 : entity work.example_c1p1_pa_conversion1 
  port map (
    cav_int_q => convert4_dout_net_x0,
    cav_int_i => convert9_dout_net_x0,
    ref_int_q => convert4_dout_net_x3,
    ref_int_i => convert9_dout_net_x2,
    cal_coefficient => down_sample3_q_net,
    reset => convert3_dout_net_x2,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    phi_diff => addsub_s_net,
    phi_diff_ready => relational_op_net,
    ref_phi_out => register11_q_net_x3,
    ref_amp_out => register11_q_net_x6,
    cav_phi_out => register11_q_net_x5,
    cav_amp_out => register11_q_net_x4
  );
  c1p2_window_wf : entity work.example_c1p2_window_wf_x0 
  port map (
    cav_img => convert2_dout_net,
    cav_real => convert6_dout_net,
    ref_img => down_sample_q_net_x1,
    ref_real => down_sample1_q_net_x1,
    pt_window => convert11_dout_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    cav_windowed_imag => mult2_p_net_x0,
    cav_windowed_real => mult_p_net_x0,
    ref_windowed_imag => mult5_p_net_x0,
    ref_windowed_real => mult4_p_net_x0
  );
  c2p1_freq_err_module : entity work.example_c2p1_freq_err_module 
  port map (
    imag => convert5_dout_net,
    real => convert1_dout_net,
    flo_window => convert2_dout_net_x0,
    reset => convert3_dout_net_x2,
    cav2_pt_cntr => convert4_dout_net_x2,
    c2p1_pt_window => convert11_dout_net_x0,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    nco_err_fb => convert_dout_net_x0,
    freq_err => down_sample2_q_net,
    gateway_out11 => convert_dout_net_x0,
    gateway_out19 => mult3_p_net,
    gateway_out20 => delay1_q_net_x2,
    gateway_out3 => delay2_q_net,
    gateway_out4 => delay3_q_net,
    gateway_out5_x0 => down_sample2_q_net,
    gateway_out27 => addsub3_s_net,
    gateway_out28 => register_q_net,
    gateway_out29 => register1_q_net_x0,
    gateway_out => mult3_p_net,
    gateway_out1_x0 => relational1_op_net,
    gateway_out2_x0 => delay5_q_net,
    gateway_out3_x0 => register_q_net,
    gateway_out4_x0 => register1_q_net_x0,
    gateway_out5 => convert3_dout_net_x0,
    gateway_out1 => mult1_p_net,
    gateway_out2 => counter2_op_net,
    gateway_out6 => register2_q_net_x0
  );
  c2p1_window_wf : entity work.example_c2p1_window_wf 
  port map (
    cav_img => convert5_dout_net,
    cav_real => convert1_dout_net,
    ref_img => down_sample_q_net_x1,
    ref_real => down_sample1_q_net_x1,
    pt_window => convert11_dout_net_x0,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    cav_windowed_imag => mult2_p_net,
    cav_windowed_real => mult_p_net,
    ref_windowed_imag => mult5_p_net,
    ref_windowed_real => mult4_p_net
  );
  c2p2_freq_err_module : entity work.example_c2p2_freq_err_module 
  port map (
    imag => convert2_dout_net,
    real => convert6_dout_net,
    flo_window => convert2_dout_net_x0,
    reset => convert3_dout_net_x2,
    cav2_pt_cntr => convert4_dout_net_x2,
    c2p1_pt_window => convert11_dout_net_x0,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    nco_err_fb => convert_dout_net,
    freq_err => down_sample2_q_net_x0,
    gateway_out11 => convert_dout_net,
    gateway_out19 => mult3_p_net_x0,
    gateway_out20 => delay1_q_net_x3,
    gateway_out3 => delay2_q_net_x0,
    gateway_out4 => delay3_q_net_x0,
    gateway_out5_x0 => down_sample2_q_net_x0,
    gateway_out27 => addsub3_s_net_x0,
    gateway_out28 => register_q_net_x0,
    gateway_out29 => register1_q_net_x1,
    gateway_out => mult3_p_net_x0,
    gateway_out1_x0 => relational1_op_net_x0,
    gateway_out2_x0 => delay5_q_net_x0,
    gateway_out3_x0 => register_q_net_x0,
    gateway_out4_x0 => register1_q_net_x1,
    gateway_out5 => convert3_dout_net_x1,
    gateway_out1 => mult1_p_net_x0,
    gateway_out2 => counter2_op_net_x0,
    gateway_out6 => register2_q_net_x1
  );
  down_sample4 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 16,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 16
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register1_q_net_x2,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample4_q_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register5_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register1_q_net_x2
  );
  clock_enable_probe : entity work.example_xlceprobe 
  generic map (
    d_width => 18,
    q_width => 1
  )
  port map (
    d => down_sample_q_net_x4,
    clk => d_clk_net,
    ce => q_ce_net,
    q => clock_enable_probe_q_net
  );
  clock_enable_probe1 : entity work.example_xlceprobe 
  generic map (
    d_width => 18,
    q_width => 1
  )
  port map (
    d => down_sample_q_net_x5,
    clk => d_clk_net,
    ce => q_ce_net,
    q => clock_enable_probe1_q_net
  );
  complex_multiplier_6_0 : entity work.xlcomplex_multiplier_c61dbf13099b80fac257c538ed356ad8 
  port map (
    s_axis_a_tvalid => down_sample_q_net,
    s_axis_a_tdata_imag => down_sample_q_net_x4,
    s_axis_a_tdata_real => down_sample1_q_net_x4,
    s_axis_b_tvalid => dds_compiler_6_0_m_axis_data_tvalid_net,
    s_axis_b_tdata_imag => nco_sin,
    s_axis_b_tdata_real => nco_cos,
    clk => d_clk_net,
    ce => q_ce_net,
    m_axis_dout_tvalid => complex_multiplier_6_0_m_axis_dout_tvalid_net,
    m_axis_dout_tdata_imag => complex_multiplier_6_0_m_axis_dout_tdata_imag_net,
    m_axis_dout_tdata_real => complex_multiplier_6_0_m_axis_dout_tdata_real_net
  );
  complex_multiplier_6_0_1 : entity work.xlcomplex_multiplier_c61dbf13099b80fac257c538ed356ad8 
  port map (
    s_axis_a_tvalid => down_sample1_q_net,
    s_axis_a_tdata_imag => down_sample_q_net_x5,
    s_axis_a_tdata_real => down_sample1_q_net_x5,
    s_axis_b_tvalid => dds_compiler_6_0_m_axis_data_tvalid_net,
    s_axis_b_tdata_imag => nco_sin,
    s_axis_b_tdata_real => nco_cos,
    clk => d_clk_net,
    ce => q_ce_net,
    m_axis_dout_tvalid => complex_multiplier_6_0_1_m_axis_dout_tvalid_net,
    m_axis_dout_tdata_imag => complex_multiplier_6_0_1_m_axis_dout_tdata_imag_net,
    m_axis_dout_tdata_real => complex_multiplier_6_0_1_m_axis_dout_tdata_real_net
  );
  convert1 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 29,
    din_width => 33,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => complex_multiplier_6_0_m_axis_dout_tdata_real_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 29,
    din_width => 33,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => complex_multiplier_6_0_1_m_axis_dout_tdata_imag_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert2_dout_net
  );
  convert5 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 29,
    din_width => 33,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => complex_multiplier_6_0_m_axis_dout_tdata_imag_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert5_dout_net
  );
  convert6 : entity work.example_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 29,
    din_width => 33,
    dout_arith => 2,
    dout_bin_pt => 16,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => complex_multiplier_6_0_1_m_axis_dout_tdata_real_net,
    clk => d_clk_net,
    ce => q_ce_net,
    dout => convert6_dout_net
  );
  down_sample : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => clock_enable_probe_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q(0) => down_sample_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 0,
    d_width => 1,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 0,
    q_width => 1
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => clock_enable_probe1_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q(0) => down_sample1_q_net
  );
  down_sample3 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register10_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample3_q_net
  );
  down_sample6 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 26,
    d_width => 26,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 26,
    q_width => 26
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register9_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample6_q_net
  );
  down_sample7 : entity work.example_xldsamp 
  generic map (
    d_arith => xlUnsigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlUnsigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register7_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample7_q_net
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => relational_op_net_x0,
    d1 => relational_op_net,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net
  );
  register10 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register2_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register10_q_net
  );
  register7 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register1_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register7_q_net
  );
  register8 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => down_sample2_q_net_x3,
    clk => d_clk_net,
    ce => q_ce_net,
    q => register8_q_net
  );
  register9 : entity work.example_xlregister 
  generic map (
    d_width => 26,
    init_value => b"00000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register36_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register9_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/RFLib_input
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_rflib_input is
  port (
    amp : in std_logic_vector( 18-1 downto 0 );
    ddcchannel : in std_logic_vector( 4-1 downto 0 );
    ddci : in std_logic_vector( 18-1 downto 0 );
    ddcq : in std_logic_vector( 18-1 downto 0 );
    ddcsync : in std_logic_vector( 1-1 downto 0 );
    phase : in std_logic_vector( 18-1 downto 0 );
    phaseampchannel : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    pa_out_1 : out std_logic_vector( 18-1 downto 0 );
    iq_out_1 : out std_logic_vector( 18-1 downto 0 );
    pa_out_2 : out std_logic_vector( 18-1 downto 0 );
    pa_out_3 : out std_logic_vector( 4-1 downto 0 );
    iq_out_2 : out std_logic_vector( 18-1 downto 0 );
    iq_out_3 : out std_logic_vector( 4-1 downto 0 );
    iq_out_4 : out std_logic_vector( 1-1 downto 0 )
  );
end example_rflib_input;
architecture structural of example_rflib_input is 
  signal ddcq_x0 : std_logic_vector( 18-1 downto 0 );
  signal ddcchannel_x0 : std_logic_vector( 4-1 downto 0 );
  signal ddcsync_x0 : std_logic_vector( 1-1 downto 0 );
  signal amp_net : std_logic_vector( 18-1 downto 0 );
  signal ddcchannel_net : std_logic_vector( 4-1 downto 0 );
  signal ddci_net : std_logic_vector( 18-1 downto 0 );
  signal ddcq_net : std_logic_vector( 18-1 downto 0 );
  signal ddcsync_net : std_logic_vector( 1-1 downto 0 );
  signal phase_net : std_logic_vector( 18-1 downto 0 );
  signal phaseampchannel_net : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal amp_x0 : std_logic_vector( 18-1 downto 0 );
  signal ddci_x0 : std_logic_vector( 18-1 downto 0 );
  signal phase_x0 : std_logic_vector( 18-1 downto 0 );
  signal channel : std_logic_vector( 4-1 downto 0 );
begin
  pa_out_1 <= amp_x0;
  iq_out_1 <= ddci_x0;
  pa_out_2 <= phase_x0;
  pa_out_3 <= channel;
  iq_out_2 <= ddcq_x0;
  iq_out_3 <= ddcchannel_x0;
  iq_out_4 <= ddcsync_x0;
  amp_net <= amp;
  ddcchannel_net <= ddcchannel;
  ddci_net <= ddci;
  ddcq_net <= ddcq;
  ddcsync_net <= ddcsync;
  phase_net <= phase;
  phaseampchannel_net <= phaseampchannel;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  register25 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => amp_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => amp_x0
  );
  register26 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => phase_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => phase_x0
  );
  register27 : entity work.example_xlregister 
  generic map (
    d_width => 4,
    init_value => b"0000"
  )
  port map (
    en => "1",
    rst => "0",
    d => phaseampchannel_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => channel
  );
  register29 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => ddci_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => ddci_x0
  );
  register30 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => ddcq_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => ddcq_x0
  );
  register31 : entity work.example_xlregister 
  generic map (
    d_width => 4,
    init_value => b"0000"
  )
  port map (
    en => "1",
    rst => "0",
    d => ddcchannel_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => ddcchannel_x0
  );
  register34 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => ddcsync_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => ddcsync_x0
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Ref/IQ_select/Channel Select3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_channel_select3 is
  port (
    in0 : in std_logic_vector( 18-1 downto 0 );
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    ch_id : in std_logic_vector( 4-1 downto 0 );
    ch_sel : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out0 : out std_logic_vector( 18-1 downto 0 );
    out1 : out std_logic_vector( 18-1 downto 0 )
  );
end example_channel_select3;
architecture structural of example_channel_select3 is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal ddci : std_logic_vector( 18-1 downto 0 );
  signal ddcq : std_logic_vector( 18-1 downto 0 );
  signal ddcsync : std_logic_vector( 1-1 downto 0 );
  signal ddcchannel : std_logic_vector( 4-1 downto 0 );
  signal register2_q_net : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal constant13_op_net : std_logic_vector( 4-1 downto 0 );
  signal delay_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal register2_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register6_q_net : std_logic_vector( 1-1 downto 0 );
  signal last : std_logic_vector( 1-1 downto 0 );
begin
  out0 <= down_sample1_q_net;
  out1 <= down_sample_q_net;
  ddci <= in0;
  ddcq <= in1;
  ddcsync <= in2;
  ddcchannel <= ch_id;
  register2_q_net <= ch_sel;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  constant13 : entity work.sysgen_constant_ff2f539dd4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant13_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => ddcq,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => ddci,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay1_q_net
  );
  down_sample : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register3_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register2_q_net_x0,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample1_q_net
  );
  register_x0 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register_q_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay1_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register1_q_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register1_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register2_q_net_x0
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register3_q_net
  );
  register6 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => last,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register6_q_net
  );
  relational : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => ddcchannel,
    b => register2_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => ddcchannel,
    b => constant13_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => last
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Ref/IQ_select
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_iq_select is
  port (
    iq_stream_in_1 : in std_logic_vector( 18-1 downto 0 );
    iq_chan_sel : in std_logic_vector( 4-1 downto 0 );
    iq_stream_in_2 : in std_logic_vector( 18-1 downto 0 );
    iq_stream_in_3 : in std_logic_vector( 4-1 downto 0 );
    iq_stream_in_4 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    ddci : out std_logic_vector( 18-1 downto 0 );
    ddcq : out std_logic_vector( 18-1 downto 0 )
  );
end example_iq_select;
architecture structural of example_iq_select is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal ddci_x0 : std_logic_vector( 18-1 downto 0 );
  signal register2_q_net : std_logic_vector( 4-1 downto 0 );
  signal ddcq_x0 : std_logic_vector( 18-1 downto 0 );
  signal ddcchannel : std_logic_vector( 4-1 downto 0 );
  signal ddcsync : std_logic_vector( 1-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  ddci <= down_sample1_q_net;
  ddcq <= down_sample_q_net;
  ddci_x0 <= iq_stream_in_1;
  register2_q_net <= iq_chan_sel;
  ddcq_x0 <= iq_stream_in_2;
  ddcchannel <= iq_stream_in_3;
  ddcsync <= iq_stream_in_4;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  channel_select3 : entity work.example_channel_select3 
  port map (
    in0 => ddci_x0,
    in1 => ddcq_x0,
    in2 => ddcsync,
    ch_id => ddcchannel,
    ch_sel => register2_q_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out0 => down_sample1_q_net,
    out1 => down_sample_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Ref/PA_select/Channel Select1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_channel_select1 is
  port (
    in0 : in std_logic_vector( 18-1 downto 0 );
    in1 : in std_logic_vector( 18-1 downto 0 );
    ch_id : in std_logic_vector( 4-1 downto 0 );
    ch_sel : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    out0 : out std_logic_vector( 18-1 downto 0 );
    out1 : out std_logic_vector( 18-1 downto 0 )
  );
end example_channel_select1;
architecture structural of example_channel_select1 is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal amp : std_logic_vector( 18-1 downto 0 );
  signal phase : std_logic_vector( 18-1 downto 0 );
  signal channel : std_logic_vector( 4-1 downto 0 );
  signal register2_q_net : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal constant13_op_net : std_logic_vector( 4-1 downto 0 );
  signal delay_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal register2_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register6_q_net : std_logic_vector( 1-1 downto 0 );
  signal last : std_logic_vector( 1-1 downto 0 );
begin
  out0 <= down_sample1_q_net;
  out1 <= down_sample_q_net;
  amp <= in0;
  phase <= in1;
  channel <= ch_id;
  register2_q_net <= ch_sel;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  constant13 : entity work.sysgen_constant_ff2f539dd4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant13_op_net
  );
  delay : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => phase,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay_q_net
  );
  delay1 : entity work.example_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '1',
    d => amp,
    clk => q_clk_net,
    ce => d_ce_net,
    q => delay1_q_net
  );
  down_sample : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register3_q_net,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample_q_net
  );
  down_sample1 : entity work.example_xldsamp 
  generic map (
    d_arith => xlSigned,
    d_bin_pt => 17,
    d_width => 18,
    ds_ratio => 12,
    latency => 1,
    phase => 11,
    q_arith => xlSigned,
    q_bin_pt => 17,
    q_width => 18
  )
  port map (
    src_clr => '0',
    dest_clr => '0',
    en => "1",
    rst => "0",
    d => register2_q_net_x0,
    src_clk => q_clk_net,
    src_ce => d_ce_net,
    dest_clk => d_clk_net,
    dest_ce => q_ce_net,
    q => down_sample1_q_net
  );
  register_x0 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register_q_net
  );
  register1 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => delay1_q_net,
    en => relational_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register1_q_net
  );
  register2 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register1_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register2_q_net_x0
  );
  register3 : entity work.example_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    rst => "0",
    d => register_q_net,
    en => register6_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register3_q_net
  );
  register6 : entity work.example_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => last,
    clk => q_clk_net,
    ce => d_ce_net,
    q => register6_q_net
  );
  relational : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => channel,
    b => register2_q_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_e6d9f3f14a 
  port map (
    clr => '0',
    a => channel,
    b => constant13_op_net,
    clk => q_clk_net,
    ce => d_ce_net,
    op => last
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Ref/PA_select
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_pa_select is
  port (
    pa_bus_1 : in std_logic_vector( 18-1 downto 0 );
    pa_chan_sel : in std_logic_vector( 4-1 downto 0 );
    pa_bus_2 : in std_logic_vector( 18-1 downto 0 );
    pa_bus_3 : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    amp : out std_logic_vector( 18-1 downto 0 );
    phase : out std_logic_vector( 18-1 downto 0 )
  );
end example_pa_select;
architecture structural of example_pa_select is 
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal amp_x0 : std_logic_vector( 18-1 downto 0 );
  signal register2_q_net : std_logic_vector( 4-1 downto 0 );
  signal phase_x0 : std_logic_vector( 18-1 downto 0 );
  signal channel : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  amp <= down_sample1_q_net;
  phase <= down_sample_q_net;
  amp_x0 <= pa_bus_1;
  register2_q_net <= pa_chan_sel;
  phase_x0 <= pa_bus_2;
  channel <= pa_bus_3;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  channel_select1 : entity work.example_channel_select1 
  port map (
    in0 => amp_x0,
    in1 => phase_x0,
    ch_id => channel,
    ch_sel => register2_q_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    out0 => down_sample1_q_net,
    out1 => down_sample_q_net
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp/Ref
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_ref is
  port (
    in1_1 : in std_logic_vector( 18-1 downto 0 );
    in2_1 : in std_logic_vector( 18-1 downto 0 );
    in1_2 : in std_logic_vector( 18-1 downto 0 );
    in1_3 : in std_logic_vector( 4-1 downto 0 );
    in2_2 : in std_logic_vector( 18-1 downto 0 );
    in2_3 : in std_logic_vector( 4-1 downto 0 );
    in2_4 : in std_logic_vector( 1-1 downto 0 );
    rf_ref_chan_sel : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    ref_amp : out std_logic_vector( 18-1 downto 0 );
    ref_phi : out std_logic_vector( 18-1 downto 0 );
    ref_i : out std_logic_vector( 18-1 downto 0 );
    ref_q : out std_logic_vector( 18-1 downto 0 );
    rf_ref_amp : out std_logic_vector( 18-1 downto 0 );
    rf_ref_phase : out std_logic_vector( 18-1 downto 0 );
    rf_ref_i : out std_logic_vector( 18-1 downto 0 );
    rf_ref_q : out std_logic_vector( 18-1 downto 0 )
  );
end example_ref;
architecture structural of example_ref is 
  signal down_sample1_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal amp : std_logic_vector( 18-1 downto 0 );
  signal ddci : std_logic_vector( 18-1 downto 0 );
  signal phase : std_logic_vector( 18-1 downto 0 );
  signal channel : std_logic_vector( 4-1 downto 0 );
  signal ddcq : std_logic_vector( 18-1 downto 0 );
  signal ddcchannel : std_logic_vector( 4-1 downto 0 );
  signal ddcsync : std_logic_vector( 1-1 downto 0 );
  signal register2_q_net : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
begin
  ref_amp <= down_sample1_q_net_x0;
  ref_phi <= down_sample_q_net_x0;
  ref_i <= down_sample1_q_net;
  ref_q <= down_sample_q_net;
  amp <= in1_1;
  ddci <= in2_1;
  phase <= in1_2;
  channel <= in1_3;
  ddcq <= in2_2;
  ddcchannel <= in2_3;
  ddcsync <= in2_4;
  rf_ref_amp <= down_sample1_q_net_x0;
  rf_ref_phase <= down_sample_q_net_x0;
  rf_ref_i <= down_sample1_q_net;
  rf_ref_q <= down_sample_q_net;
  register2_q_net <= rf_ref_chan_sel;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  iq_select : entity work.example_iq_select 
  port map (
    iq_stream_in_1 => ddci,
    iq_chan_sel => register2_q_net,
    iq_stream_in_2 => ddcq,
    iq_stream_in_3 => ddcchannel,
    iq_stream_in_4 => ddcsync,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    ddci => down_sample1_q_net,
    ddcq => down_sample_q_net
  );
  pa_select : entity work.example_pa_select 
  port map (
    pa_bus_1 => amp,
    pa_chan_sel => register2_q_net,
    pa_bus_2 => phase,
    pa_bus_3 => channel,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    amp => down_sample1_q_net_x0,
    phase => down_sample_q_net_x0
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example/dsp
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_dsp is
  port (
    amp : in std_logic_vector( 18-1 downto 0 );
    ddcchannel : in std_logic_vector( 4-1 downto 0 );
    ddci : in std_logic_vector( 18-1 downto 0 );
    ddcq : in std_logic_vector( 18-1 downto 0 );
    ddcsync : in std_logic_vector( 1-1 downto 0 );
    phase : in std_logic_vector( 18-1 downto 0 );
    phaseampchannel : in std_logic_vector( 4-1 downto 0 );
    cav1_f_window_start : in std_logic_vector( 16-1 downto 0 );
    cav1_f_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav1_nco_phase_adj : in std_logic_vector( 26-1 downto 0 );
    cav1_nco_phase_reset : in std_logic_vector( 1-1 downto 0 );
    cav1_p1_cal_coef : in std_logic_vector( 18-1 downto 0 );
    cav1_p1_chan_sel : in std_logic_vector( 4-1 downto 0 );
    cav1_p1_window_start : in std_logic_vector( 16-1 downto 0 );
    cav1_p1_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav1_p2_cal_coef : in std_logic_vector( 18-1 downto 0 );
    cav1_p2_chan_sel : in std_logic_vector( 4-1 downto 0 );
    cav1_p2_window_start : in std_logic_vector( 16-1 downto 0 );
    cav1_p2_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav1_reg_latch_pt : in std_logic_vector( 16-1 downto 0 );
    cav2_f_window_start : in std_logic_vector( 16-1 downto 0 );
    cav2_f_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav2_nco_phase_adj : in std_logic_vector( 26-1 downto 0 );
    cav2_nco_phase_reset : in std_logic_vector( 1-1 downto 0 );
    cav2_p1_cal_coef : in std_logic_vector( 18-1 downto 0 );
    cav2_p1_chan_sel : in std_logic_vector( 4-1 downto 0 );
    cav2_p1_window_start : in std_logic_vector( 16-1 downto 0 );
    cav2_p1_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav2_p2_cal_coef : in std_logic_vector( 18-1 downto 0 );
    cav2_p2_chan_sel : in std_logic_vector( 4-1 downto 0 );
    cav2_p2_window_start : in std_logic_vector( 16-1 downto 0 );
    cav2_p2_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav2_reg_latch_pt : in std_logic_vector( 16-1 downto 0 );
    rf_ref_chan_sel : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    diag1data : out std_logic_vector( 18-1 downto 0 );
    diag2data : out std_logic_vector( 18-1 downto 0 );
    wfdata_2_x0 : out std_logic_vector( 18-1 downto 0 );
    wfdata_3_x0 : out std_logic_vector( 18-1 downto 0 );
    wfdata_4_x0 : out std_logic_vector( 18-1 downto 0 );
    wfdata_5_x0 : out std_logic_vector( 18-1 downto 0 );
    wfdata_6_x0 : out std_logic_vector( 8-1 downto 0 );
    wfdata_7_x0 : out std_logic_vector( 18-1 downto 0 );
    wfvalid_2_x0 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_3_x0 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_4_x0 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_5_x0 : out std_logic_vector( 1-1 downto 0 );
    diag3data : out std_logic_vector( 18-1 downto 0 );
    wfvalid_6_x0 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_7_x0 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_0_x0 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_1_x0 : out std_logic_vector( 1-1 downto 0 );
    diagnsync_ctl : out std_logic_vector( 1-1 downto 0 );
    diag10data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag9data : out std_logic_vector( 18-1 downto 0 );
    diag11data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag12data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag4data : out std_logic_vector( 18-1 downto 0 );
    diag13data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag14data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag15data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag16data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag5data : out std_logic_vector( 18-1 downto 0 );
    diag6data : out std_logic_vector( 18-1 downto 0 );
    diag7data : out std_logic_vector( 18-1 downto 0 );
    diag8data : out std_logic_vector( 18-1 downto 0 );
    wfdata_0 : out std_logic_vector( 26-1 downto 0 );
    wfdata_1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out_x3 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x13 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x9 : out std_logic_vector( 1-1 downto 0 );
    gateway_out_x2 : out std_logic_vector( 8-1 downto 0 );
    gateway_out1_x12 : out std_logic_vector( 26-1 downto 0 );
    diag10data : out std_logic_vector( 18-1 downto 0 );
    diag10fixed : out std_logic_vector( 1-1 downto 0 );
    diag10sevr : out std_logic_vector( 2-1 downto 0 );
    diag11data : out std_logic_vector( 18-1 downto 0 );
    diag11fixed : out std_logic_vector( 1-1 downto 0 );
    diag11sevr : out std_logic_vector( 2-1 downto 0 );
    diag12data : out std_logic_vector( 18-1 downto 0 );
    diag12fixed : out std_logic_vector( 1-1 downto 0 );
    diag12sevr : out std_logic_vector( 2-1 downto 0 );
    diag13data : out std_logic_vector( 18-1 downto 0 );
    diag13fixed : out std_logic_vector( 1-1 downto 0 );
    diag13sevr : out std_logic_vector( 2-1 downto 0 );
    diag14data : out std_logic_vector( 18-1 downto 0 );
    diag14fixed : out std_logic_vector( 1-1 downto 0 );
    diag14sevr : out std_logic_vector( 2-1 downto 0 );
    diag15data : out std_logic_vector( 18-1 downto 0 );
    diag15fixed : out std_logic_vector( 1-1 downto 0 );
    diag15sevr : out std_logic_vector( 2-1 downto 0 );
    diag16data : out std_logic_vector( 18-1 downto 0 );
    diag16fixed : out std_logic_vector( 1-1 downto 0 );
    diag16sevr : out std_logic_vector( 2-1 downto 0 );
    diag17data : out std_logic_vector( 18-1 downto 0 );
    diag17fixed : out std_logic_vector( 1-1 downto 0 );
    diag17sevr : out std_logic_vector( 2-1 downto 0 );
    diag18data : out std_logic_vector( 18-1 downto 0 );
    diag18fixed : out std_logic_vector( 1-1 downto 0 );
    diag18sevr : out std_logic_vector( 2-1 downto 0 );
    diag19data : out std_logic_vector( 18-1 downto 0 );
    diag19fixed : out std_logic_vector( 1-1 downto 0 );
    diag19sevr : out std_logic_vector( 2-1 downto 0 );
    diag1data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag1fixed : out std_logic_vector( 1-1 downto 0 );
    diag1sevr : out std_logic_vector( 2-1 downto 0 );
    diag20data : out std_logic_vector( 18-1 downto 0 );
    diag20fixed : out std_logic_vector( 1-1 downto 0 );
    diag20sevr : out std_logic_vector( 2-1 downto 0 );
    diag21data : out std_logic_vector( 18-1 downto 0 );
    diag21fixed : out std_logic_vector( 1-1 downto 0 );
    diag21sevr : out std_logic_vector( 2-1 downto 0 );
    diag22data : out std_logic_vector( 18-1 downto 0 );
    diag22fixed : out std_logic_vector( 1-1 downto 0 );
    diag22sevr : out std_logic_vector( 2-1 downto 0 );
    diag23data : out std_logic_vector( 18-1 downto 0 );
    diag23fixed : out std_logic_vector( 1-1 downto 0 );
    diag23sevr : out std_logic_vector( 2-1 downto 0 );
    diag24data : out std_logic_vector( 18-1 downto 0 );
    diag24fixed : out std_logic_vector( 1-1 downto 0 );
    diag24sevr : out std_logic_vector( 2-1 downto 0 );
    diag25data : out std_logic_vector( 18-1 downto 0 );
    diag25fixed : out std_logic_vector( 1-1 downto 0 );
    diag25sevr : out std_logic_vector( 2-1 downto 0 );
    diag26data : out std_logic_vector( 18-1 downto 0 );
    diag26fixed : out std_logic_vector( 1-1 downto 0 );
    diag26sevr : out std_logic_vector( 2-1 downto 0 );
    diag27data : out std_logic_vector( 18-1 downto 0 );
    diag27fixed : out std_logic_vector( 1-1 downto 0 );
    diag27sevr : out std_logic_vector( 2-1 downto 0 );
    diag28data : out std_logic_vector( 18-1 downto 0 );
    diag28fixed : out std_logic_vector( 1-1 downto 0 );
    diag28sevr : out std_logic_vector( 2-1 downto 0 );
    diag29data : out std_logic_vector( 18-1 downto 0 );
    diag29fixed : out std_logic_vector( 1-1 downto 0 );
    diag29sevr : out std_logic_vector( 2-1 downto 0 );
    diag2data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag2fixed : out std_logic_vector( 1-1 downto 0 );
    diag2sevr : out std_logic_vector( 2-1 downto 0 );
    diag30data : out std_logic_vector( 18-1 downto 0 );
    diag30fixed : out std_logic_vector( 1-1 downto 0 );
    diag30sevr : out std_logic_vector( 2-1 downto 0 );
    diag31data : out std_logic_vector( 18-1 downto 0 );
    diag31fixed : out std_logic_vector( 1-1 downto 0 );
    diag31sevr : out std_logic_vector( 2-1 downto 0 );
    diag3data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag3fixed : out std_logic_vector( 1-1 downto 0 );
    diag3sevr : out std_logic_vector( 2-1 downto 0 );
    diag4data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag4fixed : out std_logic_vector( 1-1 downto 0 );
    diag4sevr : out std_logic_vector( 2-1 downto 0 );
    diag5data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag5fixed : out std_logic_vector( 1-1 downto 0 );
    diag5sevr : out std_logic_vector( 2-1 downto 0 );
    diag6data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag6fixed : out std_logic_vector( 1-1 downto 0 );
    diag6sevr : out std_logic_vector( 2-1 downto 0 );
    diag7data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag7fixed : out std_logic_vector( 1-1 downto 0 );
    diag7sevr : out std_logic_vector( 2-1 downto 0 );
    diag8data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag8fixed : out std_logic_vector( 1-1 downto 0 );
    diag8sevr : out std_logic_vector( 2-1 downto 0 );
    diag9data_x0 : out std_logic_vector( 18-1 downto 0 );
    diag9fixed : out std_logic_vector( 1-1 downto 0 );
    diag9sevr : out std_logic_vector( 2-1 downto 0 );
    diagnclk : out std_logic_vector( 1-1 downto 0 );
    diagnrst : out std_logic_vector( 1-1 downto 0 );
    diagnsync : out std_logic_vector( 1-1 downto 0 );
    wfdata_0_x0 : out std_logic_vector( 32-1 downto 0 );
    wfdata_1_x0 : out std_logic_vector( 32-1 downto 0 );
    wfdata_2 : out std_logic_vector( 32-1 downto 0 );
    wfdata_3 : out std_logic_vector( 32-1 downto 0 );
    wfdata_4 : out std_logic_vector( 32-1 downto 0 );
    wfdata_5 : out std_logic_vector( 32-1 downto 0 );
    wfdata_6 : out std_logic_vector( 32-1 downto 0 );
    wfdata_7 : out std_logic_vector( 32-1 downto 0 );
    wfvalid_0 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_1 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_2 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_3 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_4 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_5 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_6 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_7 : out std_logic_vector( 1-1 downto 0 );
    gateway_out : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out10 : out std_logic_vector( 8-1 downto 0 );
    gateway_out11_x1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out12 : out std_logic_vector( 32-1 downto 0 );
    gateway_out13_x2 : out std_logic_vector( 32-1 downto 0 );
    gateway_out4_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out6_x3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out8_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x3 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x1 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x0 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x1 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x1 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x0 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x7 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x1 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x3 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x8 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x8 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x3 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x6 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x10 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x10 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x11 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x2 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x4 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x9 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x9 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x10 : out std_logic_vector( 1-1 downto 0 );
    gateway_out7_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out8_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out44 : out std_logic_vector( 18-1 downto 0 );
    gateway_out46 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x3 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x5 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x5 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27_x1 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29 : out std_logic_vector( 18-1 downto 0 );
    gateway_out_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x5 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x4 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x7 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x7 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2_x5 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6_x4 : out std_logic_vector( 10-1 downto 0 );
    gateway_out44_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out46_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x4 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x7 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x6 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27_x2 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x6 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x10 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x15 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x15 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x19 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2_x15 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6_x14 : out std_logic_vector( 10-1 downto 0 );
    gateway_out39 : out std_logic_vector( 18-1 downto 0 );
    gateway_out40 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x18 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x8 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x6 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x14 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x13 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x7 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x7 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x21 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x17 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x7 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x9 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x17 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x16 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x15 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x20 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x9 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x7 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x16 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x16 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x17 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x11 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x5 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x5 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x15 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x12 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x5 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x7 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x11 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x11 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x9 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x14 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x6 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x4 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x11 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x12 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x13 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x12 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x6 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x17 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x13 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x6 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x8 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x13 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x12 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x10 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x16 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x5 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x6 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x19 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x21 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x21 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x19 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x8 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x25 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x21 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x6 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x6 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x9 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x12 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x20 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x20 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x18 : out std_logic_vector( 26-1 downto 0 );
    gateway_out44_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out46_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x11 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20_x2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x14 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x23 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x23 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27_x10 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out_x5 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x26 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x23 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x13 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x22 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x22 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x24 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2_x22 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6_x16 : out std_logic_vector( 10-1 downto 0 );
    gateway_out44_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out46_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x10 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20_x1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x11 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x19 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x18 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27_x8 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x22 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x18 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x10 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x18 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x19 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x23 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2_x20 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6_x17 : out std_logic_vector( 10-1 downto 0 );
    diag1sevr_ctl : out std_logic_vector( 3-1 downto 0 );
    diag2sevr_ctl : out std_logic_vector( 3-1 downto 0 );
    diag3sevr_ctl : out std_logic_vector( 3-1 downto 0 );
    diag4sevr_ctl : out std_logic_vector( 3-1 downto 0 );
    diag5sevr_ctl : out std_logic_vector( 3-1 downto 0 );
    diag6sevr_ctl : out std_logic_vector( 3-1 downto 0 );
    diag7sevr_ctl : out std_logic_vector( 3-1 downto 0 );
    diag8sevr_ctl : out std_logic_vector( 3-1 downto 0 );
    diagnrst_ctl : out std_logic_vector( 1-1 downto 0 );
    cav1_nco_fb : out std_logic_vector( 32-1 downto 0 );
    c1_ready : out std_logic_vector( 1-1 downto 0 );
    c1_stream_valid : out std_logic_vector( 1-1 downto 0 );
    c1p1_freq_err : out std_logic_vector( 32-1 downto 0 );
    c1p1_pt_window : out std_logic_vector( 1-1 downto 0 );
    c1p1_ready : out std_logic_vector( 1-1 downto 0 );
    c1p2_freq_err : out std_logic_vector( 32-1 downto 0 );
    c1p2_pt_window : out std_logic_vector( 1-1 downto 0 );
    c1p2_ready : out std_logic_vector( 1-1 downto 0 );
    cav1_nco_cos : out std_logic_vector( 26-1 downto 0 );
    cav1_nco_sin : out std_logic_vector( 26-1 downto 0 );
    cav1_p1_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_comparison_phase : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_dc_freq : out std_logic_vector( 32-1 downto 0 );
    cav1_p1_dc_img : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_dc_real : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_if_amp : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_if_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_if_phase : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_if_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_integrated_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_integrated_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_integrated_ref_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_integrated_ref_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_ref_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_ref_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_windowed_img : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_windowed_real : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_windowed_ref_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_windowed_ref_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_comparison_phase : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_dc_freq : out std_logic_vector( 32-1 downto 0 );
    cav1_p2_dc_img : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_dc_real : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_amp : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_phase : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_integrated_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_integrated_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_integrated_ref_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_integrated_ref_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_ref_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_ref_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_windowed_img : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_windowed_real : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_windowed_ref_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_windowed_ref_q : out std_logic_vector( 18-1 downto 0 );
    cav1_pt_cntr : out std_logic_vector( 8-1 downto 0 );
    cav1_sync : out std_logic_vector( 1-1 downto 0 );
    dsp_cav1_reset : out std_logic_vector( 1-1 downto 0 );
    flo_cav1_window : out std_logic_vector( 1-1 downto 0 );
    ref_i_amp : out std_logic_vector( 18-1 downto 0 );
    ref_i_reg : out std_logic_vector( 18-1 downto 0 );
    ref_q_phase : out std_logic_vector( 18-1 downto 0 );
    ref_q_reg : out std_logic_vector( 18-1 downto 0 );
    reset : out std_logic_vector( 1-1 downto 0 );
    cav2_nco_fb : out std_logic_vector( 32-1 downto 0 );
    c2_ready : out std_logic_vector( 1-1 downto 0 );
    c2_stream_valid : out std_logic_vector( 1-1 downto 0 );
    c2p1_freq_err : out std_logic_vector( 32-1 downto 0 );
    c2p1_pt_window : out std_logic_vector( 1-1 downto 0 );
    c2p1_ready : out std_logic_vector( 1-1 downto 0 );
    c2p2_freq_err : out std_logic_vector( 32-1 downto 0 );
    c2p2_pt_window : out std_logic_vector( 1-1 downto 0 );
    c2p2_ready : out std_logic_vector( 1-1 downto 0 );
    cav2_nco_cos : out std_logic_vector( 26-1 downto 0 );
    cav2_nco_sin : out std_logic_vector( 26-1 downto 0 );
    cav2_p1_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_comparison_phase : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_dc_freq : out std_logic_vector( 32-1 downto 0 );
    cav2_p1_dc_img : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_dc_real : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_if_amp : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_if_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_if_phase : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_if_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_integrated_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_integrated_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_integrated_ref_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_integrated_ref_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_ref_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_ref_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_windowed_img : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_windowed_real : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_windowed_ref_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_windowed_ref_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_comparison_phase : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_dc_freq : out std_logic_vector( 32-1 downto 0 );
    cav2_p2_dc_img : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_dc_real : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_amp : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_phase : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_integrated_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_integrated_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_integrated_ref_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_integrated_ref_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_ref_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_ref_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_windowed_img : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_windowed_real : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_windowed_ref_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_windowed_ref_q : out std_logic_vector( 18-1 downto 0 );
    cav2_pt_cntr : out std_logic_vector( 8-1 downto 0 );
    cav2_sync : out std_logic_vector( 1-1 downto 0 );
    dsp_cav2_reset : out std_logic_vector( 1-1 downto 0 );
    flo_cav2_window : out std_logic_vector( 1-1 downto 0 );
    rf_ref_amp : out std_logic_vector( 18-1 downto 0 );
    rf_ref_i : out std_logic_vector( 18-1 downto 0 );
    rf_ref_phase : out std_logic_vector( 18-1 downto 0 );
    rf_ref_q : out std_logic_vector( 18-1 downto 0 )
  );
end example_dsp;
architecture structural of example_dsp is 
  signal register11_q_net_x39 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x42 : std_logic_vector( 18-1 downto 0 );
  signal convert6_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert5_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert1_dout_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal convert5_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal relational7_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational7_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x40 : std_logic_vector( 18-1 downto 0 );
  signal nco_sin_x0 : std_logic_vector( 26-1 downto 0 );
  signal logical_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x10 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x7 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x8 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x9 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x41 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x11 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x14 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x12 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x13 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x43 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x26 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x27 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x25 : std_logic_vector( 18-1 downto 0 );
  signal nco_sin : std_logic_vector( 26-1 downto 0 );
  signal convert83_dout_net : std_logic_vector( 2-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register33_q_net : std_logic_vector( 8-1 downto 0 );
  signal register27_q_net : std_logic_vector( 26-1 downto 0 );
  signal register111_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert55_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert75_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register98_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert56_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert76_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register99_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert57_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert77_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register100_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert58_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert78_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register101_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert51_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert79_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register102_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert52_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert80_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register103_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert53_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert81_dout_net : std_logic_vector( 2-1 downto 0 );
  signal convert116_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert62_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert82_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register124_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert71_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register97_q_net : std_logic_vector( 18-1 downto 0 );
  signal register127_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert72_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert84_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register132_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal convert13_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register128_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert73_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert85_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register113_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert74_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert86_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register114_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert59_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert87_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register115_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert60_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert88_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register116_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert61_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert89_dout_net : std_logic_vector( 2-1 downto 0 );
  signal convert132_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert66_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert90_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register140_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert67_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert91_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register143_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert68_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert92_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register144_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert69_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert93_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register129_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert70_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert94_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register5_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert6_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert14_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register130_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert63_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert95_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register131_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert64_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert96_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register21_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert7_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert15_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register22_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert8_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert16_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register23_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert17_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register24_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert10_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert18_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register25_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert19_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register26_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert12_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert20_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register1_q_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal convert54_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert65_dout_net : std_logic_vector( 2-1 downto 0 );
  signal convert2_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert1_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert27_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert28_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert29_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert30_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert31_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert32_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert33_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert34_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert35_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert36_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert37_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert38_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert39_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert40_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert41_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert42_dout_net : std_logic_vector( 1-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal convert_dout_net_x3 : std_logic_vector( 32-1 downto 0 );
  signal down_sample2_q_net_x4 : std_logic_vector( 32-1 downto 0 );
  signal down_sample1_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult2_p_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal accumulator5_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal convert4_dout_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal mcode_bit_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x1 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net_x1 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal convert9_dout_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x2 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mult5_p_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal accumulator4_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult4_p_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal mcode_i_norm_net_x2 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x2 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal convert9_dout_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult2_p_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal accumulator4_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal convert4_dout_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal mcode_i_norm_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal convert9_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net : std_logic_vector( 26-1 downto 0 );
  signal mult5_p_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal accumulator4_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mult4_p_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal logical_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x34 : std_logic_vector( 18-1 downto 0 );
  signal mult3_p_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x6 : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net_x1 : std_logic_vector( 8-1 downto 0 );
  signal addsub3_s_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal register_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x18 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x21 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x19 : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net_x1 : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net_x1 : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net_x4 : std_logic_vector( 10-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_dout_net_x4 : std_logic_vector( 32-1 downto 0 );
  signal mult3_p_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x7 : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net_x2 : std_logic_vector( 8-1 downto 0 );
  signal down_sample2_q_net_x6 : std_logic_vector( 32-1 downto 0 );
  signal addsub3_s_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal register_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net_x2 : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net_x2 : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net_x5 : std_logic_vector( 10-1 downto 0 );
  signal down_sample1_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net_x7 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x45 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x4 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x46 : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal accumulator5_q_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult2_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal accumulator4_q_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x9 : std_logic_vector( 18-1 downto 0 );
  signal mcode_i_norm_net_x5 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x4 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x10 : std_logic_vector( 26-1 downto 0 );
  signal convert9_dout_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x44 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x5 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x47 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult4_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal accumulator4_q_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult5_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x7 : std_logic_vector( 18-1 downto 0 );
  signal mcode_i_norm_net_x4 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x5 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x8 : std_logic_vector( 26-1 downto 0 );
  signal convert9_dout_net_x6 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x48 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x6 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x49 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 18-1 downto 0 );
  signal accumulator4_q_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x8 : std_logic_vector( 18-1 downto 0 );
  signal mcode_i_norm_net_x6 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x6 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x9 : std_logic_vector( 26-1 downto 0 );
  signal convert9_dout_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x15 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x3 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x16 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 18-1 downto 0 );
  signal accumulator4_q_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal mcode_i_norm_net_x3 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x3 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 32-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 32-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 19-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net_x2 : std_logic_vector( 10-1 downto 0 );
  signal convert6_dout_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 32-1 downto 0 );
  signal mult3_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x5 : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal down_sample2_q_net_x3 : std_logic_vector( 32-1 downto 0 );
  signal addsub3_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal register_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net_x0 : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net_x3 : std_logic_vector( 10-1 downto 0 );
  signal amp_net : std_logic_vector( 18-1 downto 0 );
  signal ddcchannel_net : std_logic_vector( 4-1 downto 0 );
  signal ddci_net : std_logic_vector( 18-1 downto 0 );
  signal ddcq_net : std_logic_vector( 18-1 downto 0 );
  signal ddcsync_net : std_logic_vector( 1-1 downto 0 );
  signal phase_net : std_logic_vector( 18-1 downto 0 );
  signal phaseampchannel_net : std_logic_vector( 4-1 downto 0 );
  signal constant64_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant31_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal nco_cos : std_logic_vector( 26-1 downto 0 );
  signal addsub_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x31 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x28 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x30 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x36 : std_logic_vector( 18-1 downto 0 );
  signal addsub_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x50 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x35 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x29 : std_logic_vector( 18-1 downto 0 );
  signal down_sample2_q_net_x5 : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x33 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x37 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x32 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x38 : std_logic_vector( 18-1 downto 0 );
  signal logical_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert11_dout_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert11_dout_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal nco_cos_x0 : std_logic_vector( 26-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x17 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x22 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x24 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x23 : std_logic_vector( 18-1 downto 0 );
  signal addsub_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x20 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x6 : std_logic_vector( 8-1 downto 0 );
  signal down_sample2_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal register3_q_net : std_logic_vector( 16-1 downto 0 );
  signal register4_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal register36_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal register35_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register29_q_net : std_logic_vector( 4-1 downto 0 );
  signal register31_q_net : std_logic_vector( 16-1 downto 0 );
  signal register32_q_net : std_logic_vector( 16-1 downto 0 );
  signal register2_q_net : std_logic_vector( 18-1 downto 0 );
  signal register5_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal register30_q_net : std_logic_vector( 4-1 downto 0 );
  signal register33_q_net_x1 : std_logic_vector( 16-1 downto 0 );
  signal register34_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal register5_q_net_x1 : std_logic_vector( 16-1 downto 0 );
  signal register3_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal register4_q_net : std_logic_vector( 16-1 downto 0 );
  signal register36_q_net : std_logic_vector( 26-1 downto 0 );
  signal register35_q_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register29_q_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal register31_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal register32_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal register2_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal register30_q_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal register33_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal register34_q_net : std_logic_vector( 16-1 downto 0 );
  signal register2_q_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal ddci_x0 : std_logic_vector( 18-1 downto 0 );
  signal phase_x0 : std_logic_vector( 18-1 downto 0 );
  signal channel : std_logic_vector( 4-1 downto 0 );
  signal ddcq_x0 : std_logic_vector( 18-1 downto 0 );
  signal ddcchannel_x0 : std_logic_vector( 4-1 downto 0 );
  signal ddcsync_x0 : std_logic_vector( 1-1 downto 0 );
  signal amp_x0 : std_logic_vector( 18-1 downto 0 );
begin
  diag1data <= register11_q_net_x39;
  diag2data <= register11_q_net_x42;
  wfdata_2_x0 <= convert6_dout_net;
  wfdata_3_x0 <= convert5_dout_net;
  wfdata_4_x0 <= convert1_dout_net_x1;
  wfdata_5_x0 <= convert5_dout_net_x0;
  wfdata_6_x0 <= convert4_dout_net_x0;
  wfdata_7_x0 <= mult_p_net_x2;
  wfvalid_2_x0 <= relational7_op_net;
  wfvalid_3_x0 <= relational7_op_net;
  wfvalid_4_x0 <= relational7_op_net_x0;
  wfvalid_5_x0 <= relational7_op_net_x0;
  diag3data <= register11_q_net_x40;
  wfvalid_6_x0 <= relational7_op_net;
  wfvalid_7_x0 <= relational7_op_net;
  wfvalid_0_x0 <= relational7_op_net;
  wfvalid_1_x0 <= relational7_op_net_x0;
  diagnsync_ctl <= logical_y_net_x1;
  diag10data_x0 <= register11_q_net_x10;
  diag9data <= register11_q_net_x7;
  diag11data_x0 <= register11_q_net_x8;
  diag12data_x0 <= register11_q_net_x9;
  diag4data <= register11_q_net_x41;
  diag13data_x0 <= register11_q_net_x11;
  diag14data_x0 <= register11_q_net_x14;
  diag15data_x0 <= register11_q_net_x12;
  diag16data_x0 <= register11_q_net_x13;
  diag5data <= register11_q_net_x43;
  diag6data <= register11_q_net_x26;
  diag7data <= register11_q_net_x27;
  diag8data <= register11_q_net_x25;
  wfdata_0 <= nco_sin;
  wfdata_1 <= nco_sin_x0;
  gateway_out_x3 <= relational7_op_net;
  gateway_out1_x13 <= nco_sin;
  gateway_out2_x9 <= convert3_dout_net;
  gateway_out_x2 <= register33_q_net;
  gateway_out1_x12 <= register27_q_net;
  diag10data <= register111_q_net;
  diag10fixed <= convert55_dout_net;
  diag10sevr <= convert75_dout_net;
  diag11data <= register98_q_net;
  diag11fixed <= convert56_dout_net;
  diag11sevr <= convert76_dout_net;
  diag12data <= register99_q_net;
  diag12fixed <= convert57_dout_net;
  diag12sevr <= convert77_dout_net;
  diag13data <= register100_q_net;
  diag13fixed <= convert58_dout_net;
  diag13sevr <= convert78_dout_net;
  diag14data <= register101_q_net;
  diag14fixed <= convert51_dout_net;
  diag14sevr <= convert79_dout_net;
  diag15data <= register102_q_net;
  diag15fixed <= convert52_dout_net;
  diag15sevr <= convert80_dout_net;
  diag16data <= register103_q_net;
  diag16fixed <= convert53_dout_net;
  diag16sevr <= convert81_dout_net;
  diag17data <= convert116_dout_net;
  diag17fixed <= convert62_dout_net;
  diag17sevr <= convert82_dout_net;
  diag18data <= register124_q_net;
  diag18fixed <= convert71_dout_net;
  diag18sevr <= convert83_dout_net;
  diag19data <= register127_q_net;
  diag19fixed <= convert72_dout_net;
  diag19sevr <= convert84_dout_net;
  diag1data_x0 <= register132_q_net;
  diag1fixed <= convert4_dout_net_x4;
  diag1sevr <= convert13_dout_net;
  diag20data <= register128_q_net;
  diag20fixed <= convert73_dout_net;
  diag20sevr <= convert85_dout_net;
  diag21data <= register113_q_net;
  diag21fixed <= convert74_dout_net;
  diag21sevr <= convert86_dout_net;
  diag22data <= register114_q_net;
  diag22fixed <= convert59_dout_net;
  diag22sevr <= convert87_dout_net;
  diag23data <= register115_q_net;
  diag23fixed <= convert60_dout_net;
  diag23sevr <= convert88_dout_net;
  diag24data <= register116_q_net;
  diag24fixed <= convert61_dout_net;
  diag24sevr <= convert89_dout_net;
  diag25data <= convert132_dout_net;
  diag25fixed <= convert66_dout_net;
  diag25sevr <= convert90_dout_net;
  diag26data <= register140_q_net;
  diag26fixed <= convert67_dout_net;
  diag26sevr <= convert91_dout_net;
  diag27data <= register143_q_net;
  diag27fixed <= convert68_dout_net;
  diag27sevr <= convert92_dout_net;
  diag28data <= register144_q_net;
  diag28fixed <= convert69_dout_net;
  diag28sevr <= convert93_dout_net;
  diag29data <= register129_q_net;
  diag29fixed <= convert70_dout_net;
  diag29sevr <= convert94_dout_net;
  diag2data_x0 <= register5_q_net;
  diag2fixed <= convert6_dout_net_x0;
  diag2sevr <= convert14_dout_net;
  diag30data <= register130_q_net;
  diag30fixed <= convert63_dout_net;
  diag30sevr <= convert95_dout_net;
  diag31data <= register131_q_net;
  diag31fixed <= convert64_dout_net;
  diag31sevr <= convert96_dout_net;
  diag3data_x0 <= register21_q_net;
  diag3fixed <= convert7_dout_net;
  diag3sevr <= convert15_dout_net;
  diag4data_x0 <= register22_q_net;
  diag4fixed <= convert8_dout_net;
  diag4sevr <= convert16_dout_net;
  diag5data_x0 <= register23_q_net;
  diag5fixed <= convert9_dout_net;
  diag5sevr <= convert17_dout_net;
  diag6data_x0 <= register24_q_net;
  diag6fixed <= convert10_dout_net;
  diag6sevr <= convert18_dout_net;
  diag7data_x0 <= register25_q_net;
  diag7fixed <= convert11_dout_net_x0;
  diag7sevr <= convert19_dout_net;
  diag8data_x0 <= register26_q_net;
  diag8fixed <= convert12_dout_net;
  diag8sevr <= convert20_dout_net;
  diag9data_x0 <= register97_q_net;
  diag9fixed <= convert54_dout_net;
  diag9sevr <= convert65_dout_net;
  diagnclk <= convert2_dout_net_x0;
  diagnrst <= convert_dout_net_x0;
  diagnsync <= convert1_dout_net_x0;
  wfdata_0_x0 <= convert27_dout_net;
  wfdata_1_x0 <= convert28_dout_net;
  wfdata_2 <= convert29_dout_net;
  wfdata_3 <= convert30_dout_net;
  wfdata_4 <= convert31_dout_net;
  wfdata_5 <= convert32_dout_net;
  wfdata_6 <= convert33_dout_net;
  wfdata_7 <= convert34_dout_net;
  wfvalid_0 <= convert35_dout_net;
  wfvalid_1 <= convert36_dout_net;
  wfvalid_2 <= convert37_dout_net;
  wfvalid_3 <= convert38_dout_net;
  wfvalid_4 <= convert39_dout_net;
  wfvalid_5 <= convert40_dout_net;
  wfvalid_6 <= convert41_dout_net;
  wfvalid_7 <= convert42_dout_net;
  gateway_out <= down_sample1_q_net;
  gateway_out1_x3 <= down_sample_q_net;
  gateway_out10 <= convert4_dout_net_x0;
  gateway_out11_x1 <= convert11_dout_net_x3;
  gateway_out12 <= convert_dout_net_x3;
  gateway_out13_x2 <= down_sample2_q_net_x4;
  gateway_out4_x4 <= down_sample1_q_net_x0;
  gateway_out5_x4 <= down_sample_q_net_x0;
  gateway_out6_x3 <= convert5_dout_net;
  gateway_out7_x1 <= mult2_p_net_x1;
  gateway_out8_x1 <= down_sample1_q_net_x2;
  gateway_out9_x1 <= down_sample_q_net_x2;
  gateway_out5_x3 <= accumulator5_q_net_x1;
  gateway_out6_x2 <= mult2_p_net_x1;
  gateway_out9_x0 <= convert4_dout_net_x1;
  gateway_out1_x4 <= convert9_dout_net_x2;
  gateway_out2_x3 <= convert3_dout_net;
  gateway_out4_x3 <= register11_q_net_x3;
  gateway_out7_x0 <= accumulator4_q_net;
  gateway_out8_x0 <= mult_p_net_x1;
  gateway_out11_x2 <= register11_q_net_x3;
  gateway_out13_x1 <= mcode_bit_net_x1;
  gateway_out14_x1 <= register11_q_net_x4;
  gateway_out27 <= mcode_bit_net_x1;
  gateway_out5_x0 <= mcode_q_norm_net_x1;
  gateway_out6_x0 <= delay1_q_net_x1;
  gateway_out22 <= mcode_i_norm_net_x1;
  gateway_out24 <= delay_q_net_x1;
  gateway_out1_x0 <= convert4_dout_net_x1;
  gateway_out2_x0 <= convert9_dout_net_x2;
  gateway_out3 <= mcode_i_norm_net_x1;
  gateway_out4 <= mcode_q_norm_net_x1;
  gateway_out1 <= convert9_dout_net_x1;
  gateway_out11 <= register11_q_net_x5;
  gateway_out13 <= mcode_bit_net_x2;
  gateway_out14 <= register11_q_net_x6;
  gateway_out2 <= convert3_dout_net;
  gateway_out4_x0 <= register11_q_net_x5;
  gateway_out5 <= accumulator5_q_net_x0;
  gateway_out6 <= mult5_p_net_x1;
  gateway_out7 <= accumulator4_q_net_x1;
  gateway_out8 <= mult4_p_net_x1;
  gateway_out9 <= convert4_dout_net_x2;
  gateway_out1_x2 <= convert4_dout_net_x2;
  gateway_out2_x2 <= convert9_dout_net_x1;
  gateway_out22_x0 <= mcode_i_norm_net_x2;
  gateway_out24_x0 <= delay_q_net_x2;
  gateway_out27_x0 <= mcode_bit_net_x2;
  gateway_out3_x0 <= mcode_i_norm_net_x2;
  gateway_out4_x1 <= mcode_q_norm_net_x2;
  gateway_out5_x1 <= mcode_q_norm_net_x2;
  gateway_out6_x1 <= delay1_q_net_x2;
  gateway_out1_x1 <= convert9_dout_net_x3;
  gateway_out11_x0 <= register11_q_net;
  gateway_out13_x0 <= mcode_bit_net;
  gateway_out14_x0 <= register11_q_net_x0;
  gateway_out2_x1 <= convert3_dout_net;
  gateway_out4_x2 <= register11_q_net;
  gateway_out5_x2 <= accumulator5_q_net_x2;
  gateway_out6_x6 <= mult2_p_net_x2;
  gateway_out7_x3 <= accumulator4_q_net_x2;
  gateway_out8_x3 <= mult_p_net_x2;
  gateway_out9_x3 <= convert4_dout_net_x3;
  gateway_out1_x9 <= convert4_dout_net_x3;
  gateway_out2_x7 <= convert9_dout_net_x3;
  gateway_out22_x1 <= mcode_i_norm_net_x0;
  gateway_out24_x1 <= delay_q_net_x0;
  gateway_out27_x3 <= mcode_bit_net;
  gateway_out3_x4 <= mcode_i_norm_net_x0;
  gateway_out4_x8 <= mcode_q_norm_net;
  gateway_out5_x8 <= mcode_q_norm_net;
  gateway_out6_x5 <= delay1_q_net;
  gateway_out1_x8 <= convert9_dout_net_x0;
  gateway_out11_x5 <= register11_q_net_x1;
  gateway_out13_x3 <= mcode_bit_net_x0;
  gateway_out14_x2 <= register11_q_net_x2;
  gateway_out2_x6 <= convert3_dout_net;
  gateway_out4_x10 <= register11_q_net_x1;
  gateway_out5_x10 <= accumulator5_q_net;
  gateway_out6_x8 <= mult5_p_net_x2;
  gateway_out7_x4 <= accumulator4_q_net_x0;
  gateway_out8_x4 <= mult4_p_net_x2;
  gateway_out9_x4 <= convert4_dout_net;
  gateway_out1_x11 <= convert4_dout_net;
  gateway_out2_x8 <= convert9_dout_net_x0;
  gateway_out22_x2 <= mcode_i_norm_net;
  gateway_out24_x2 <= delay_q_net;
  gateway_out27_x4 <= mcode_bit_net_x0;
  gateway_out3_x5 <= mcode_i_norm_net;
  gateway_out4_x9 <= mcode_q_norm_net_x0;
  gateway_out5_x9 <= mcode_q_norm_net_x0;
  gateway_out6_x7 <= delay1_q_net_x0;
  gateway_out1_x10 <= logical_y_net_x2;
  gateway_out7_x2 <= down_sample_q_net;
  gateway_out8_x2 <= register11_q_net_x34;
  gateway_out9_x2 <= convert3_dout_net;
  gateway_out44 <= convert6_dout_net;
  gateway_out46 <= convert5_dout_net;
  gateway_out11_x3 <= convert_dout_net_x3;
  gateway_out19 <= mult3_p_net_x1;
  gateway_out20 <= delay1_q_net_x6;
  gateway_out3_x2 <= delay2_q_net_x1;
  gateway_out4_x5 <= delay3_q_net_x1;
  gateway_out5_x5 <= down_sample2_q_net_x4;
  gateway_out27_x1 <= addsub3_s_net_x1;
  gateway_out28 <= register_q_net_x1;
  gateway_out29 <= register1_q_net_x3;
  gateway_out_x0 <= mult3_p_net_x1;
  gateway_out1_x5 <= relational1_op_net_x1;
  gateway_out2_x4 <= delay5_q_net_x1;
  gateway_out3_x1 <= register_q_net_x1;
  gateway_out4_x6 <= register1_q_net_x3;
  gateway_out5_x7 <= convert3_dout_net_x3;
  gateway_out1_x7 <= mult1_p_net_x1;
  gateway_out2_x5 <= counter2_op_net_x1;
  gateway_out6_x4 <= register2_q_net_x4;
  gateway_out44_x0 <= convert1_dout_net;
  gateway_out46_x0 <= convert_dout_net;
  gateway_out11_x4 <= convert_dout_net_x4;
  gateway_out19_x0 <= mult3_p_net_x2;
  gateway_out20_x0 <= delay1_q_net_x7;
  gateway_out3_x3 <= delay2_q_net_x2;
  gateway_out4_x7 <= delay3_q_net_x2;
  gateway_out5_x6 <= down_sample2_q_net_x6;
  gateway_out27_x2 <= addsub3_s_net_x2;
  gateway_out28_x0 <= register_q_net_x2;
  gateway_out29_x0 <= register1_q_net_x4;
  gateway_out_x1 <= mult3_p_net_x2;
  gateway_out1_x6 <= relational1_op_net_x2;
  gateway_out2_x10 <= delay5_q_net_x2;
  gateway_out3_x6 <= register_q_net_x2;
  gateway_out4_x15 <= register1_q_net_x4;
  gateway_out5_x15 <= convert3_dout_net_x4;
  gateway_out1_x19 <= mult1_p_net_x2;
  gateway_out2_x15 <= counter2_op_net_x2;
  gateway_out6_x14 <= register2_q_net_x5;
  gateway_out39 <= down_sample1_q_net_x1;
  gateway_out40 <= down_sample_q_net_x1;
  gateway_out1_x18 <= convert9_dout_net_x7;
  gateway_out11_x8 <= register11_q_net_x45;
  gateway_out13_x6 <= mcode_bit_net_x4;
  gateway_out14_x4 <= register11_q_net_x46;
  gateway_out2_x14 <= convert3_dout_net_x1;
  gateway_out4_x14 <= register11_q_net_x45;
  gateway_out5_x14 <= accumulator5_q_net_x6;
  gateway_out6_x13 <= mult2_p_net_x0;
  gateway_out7_x7 <= accumulator4_q_net_x6;
  gateway_out8_x7 <= mult_p_net_x0;
  gateway_out9_x7 <= convert4_dout_net_x9;
  gateway_out1_x21 <= convert4_dout_net_x9;
  gateway_out2_x17 <= convert9_dout_net_x7;
  gateway_out22_x5 <= mcode_i_norm_net_x5;
  gateway_out24_x5 <= delay_q_net_x6;
  gateway_out27_x7 <= mcode_bit_net_x4;
  gateway_out3_x9 <= mcode_i_norm_net_x5;
  gateway_out4_x17 <= mcode_q_norm_net_x4;
  gateway_out5_x16 <= mcode_q_norm_net_x4;
  gateway_out6_x15 <= delay1_q_net_x10;
  gateway_out1_x20 <= convert9_dout_net_x5;
  gateway_out11_x9 <= register11_q_net_x44;
  gateway_out13_x7 <= mcode_bit_net_x5;
  gateway_out14_x5 <= register11_q_net_x47;
  gateway_out2_x16 <= convert3_dout_net_x1;
  gateway_out4_x16 <= register11_q_net_x44;
  gateway_out5_x17 <= accumulator5_q_net_x4;
  gateway_out6_x11 <= mult4_p_net_x0;
  gateway_out7_x5 <= accumulator4_q_net_x4;
  gateway_out8_x5 <= mult5_p_net_x0;
  gateway_out9_x5 <= convert4_dout_net_x7;
  gateway_out1_x15 <= convert4_dout_net_x7;
  gateway_out2_x12 <= convert9_dout_net_x5;
  gateway_out22_x3 <= mcode_i_norm_net_x4;
  gateway_out24_x3 <= delay_q_net_x4;
  gateway_out27_x5 <= mcode_bit_net_x5;
  gateway_out3_x7 <= mcode_i_norm_net_x4;
  gateway_out4_x11 <= mcode_q_norm_net_x5;
  gateway_out5_x11 <= mcode_q_norm_net_x5;
  gateway_out6_x9 <= delay1_q_net_x8;
  gateway_out1_x14 <= convert9_dout_net_x6;
  gateway_out11_x6 <= register11_q_net_x48;
  gateway_out13_x4 <= mcode_bit_net_x6;
  gateway_out14_x3 <= register11_q_net_x49;
  gateway_out2_x11 <= convert3_dout_net_x1;
  gateway_out4_x12 <= register11_q_net_x48;
  gateway_out5_x13 <= accumulator5_q_net_x5;
  gateway_out6_x12 <= mult2_p_net;
  gateway_out7_x6 <= accumulator4_q_net_x5;
  gateway_out8_x6 <= mult_p_net;
  gateway_out9_x6 <= convert4_dout_net_x8;
  gateway_out1_x17 <= convert4_dout_net_x8;
  gateway_out2_x13 <= convert9_dout_net_x6;
  gateway_out22_x4 <= mcode_i_norm_net_x6;
  gateway_out24_x4 <= delay_q_net_x5;
  gateway_out27_x6 <= mcode_bit_net_x6;
  gateway_out3_x8 <= mcode_i_norm_net_x6;
  gateway_out4_x13 <= mcode_q_norm_net_x6;
  gateway_out5_x12 <= mcode_q_norm_net_x6;
  gateway_out6_x10 <= delay1_q_net_x9;
  gateway_out1_x16 <= convert9_dout_net_x4;
  gateway_out11_x7 <= register11_q_net_x15;
  gateway_out13_x5 <= mcode_bit_net_x3;
  gateway_out14_x6 <= register11_q_net_x16;
  gateway_out2_x19 <= convert3_dout_net_x1;
  gateway_out4_x21 <= register11_q_net_x15;
  gateway_out5_x21 <= accumulator5_q_net_x3;
  gateway_out6_x19 <= mult4_p_net;
  gateway_out7_x8 <= accumulator4_q_net_x3;
  gateway_out8_x8 <= mult5_p_net;
  gateway_out9_x8 <= convert4_dout_net_x5;
  gateway_out1_x25 <= convert4_dout_net_x5;
  gateway_out2_x21 <= convert9_dout_net_x4;
  gateway_out22_x6 <= mcode_i_norm_net_x3;
  gateway_out24_x6 <= delay_q_net_x3;
  gateway_out27_x9 <= mcode_bit_net_x3;
  gateway_out3_x12 <= mcode_i_norm_net_x3;
  gateway_out4_x20 <= mcode_q_norm_net_x3;
  gateway_out5_x20 <= mcode_q_norm_net_x3;
  gateway_out6_x18 <= delay1_q_net_x4;
  gateway_out44_x2 <= convert1_dout_net_x1;
  gateway_out46_x2 <= convert5_dout_net_x0;
  gateway_out11_x11 <= convert_dout_net_x1;
  gateway_out19_x2 <= mult3_p_net;
  gateway_out20_x2 <= delay1_q_net_x3;
  gateway_out3_x14 <= delay2_q_net;
  gateway_out4_x23 <= delay3_q_net;
  gateway_out5_x23 <= down_sample2_q_net;
  gateway_out27_x10 <= addsub3_s_net;
  gateway_out28_x2 <= register_q_net;
  gateway_out29_x2 <= register1_q_net_x1;
  gateway_out_x5 <= mult3_p_net;
  gateway_out1_x26 <= relational1_op_net;
  gateway_out2_x23 <= delay5_q_net;
  gateway_out3_x13 <= register_q_net;
  gateway_out4_x22 <= register1_q_net_x1;
  gateway_out5_x22 <= convert3_dout_net_x0;
  gateway_out1_x24 <= mult1_p_net;
  gateway_out2_x22 <= counter2_op_net;
  gateway_out6_x16 <= register2_q_net_x2;
  gateway_out44_x1 <= convert6_dout_net_x1;
  gateway_out46_x1 <= convert2_dout_net_x2;
  gateway_out11_x10 <= convert_dout_net_x2;
  gateway_out19_x1 <= mult3_p_net_x0;
  gateway_out20_x1 <= delay1_q_net_x5;
  gateway_out3_x11 <= delay2_q_net_x0;
  gateway_out4_x19 <= delay3_q_net_x0;
  gateway_out5_x18 <= down_sample2_q_net_x3;
  gateway_out27_x8 <= addsub3_s_net_x0;
  gateway_out28_x1 <= register_q_net_x0;
  gateway_out29_x1 <= register1_q_net_x2;
  gateway_out_x4 <= mult3_p_net_x0;
  gateway_out1_x22 <= relational1_op_net_x0;
  gateway_out2_x18 <= delay5_q_net_x0;
  gateway_out3_x10 <= register_q_net_x0;
  gateway_out4_x18 <= register1_q_net_x2;
  gateway_out5_x19 <= convert3_dout_net_x2;
  gateway_out1_x23 <= mult1_p_net_x0;
  gateway_out2_x20 <= counter2_op_net_x0;
  gateway_out6_x17 <= register2_q_net_x3;
  amp_net <= amp;
  ddcchannel_net <= ddcchannel;
  ddci_net <= ddci;
  ddcq_net <= ddcq;
  ddcsync_net <= ddcsync;
  phase_net <= phase;
  phaseampchannel_net <= phaseampchannel;
  diag1sevr_ctl <= constant64_op_net;
  diag2sevr_ctl <= constant64_op_net;
  diag3sevr_ctl <= constant64_op_net;
  diag4sevr_ctl <= constant64_op_net;
  diag5sevr_ctl <= constant64_op_net;
  diag6sevr_ctl <= constant64_op_net;
  diag7sevr_ctl <= constant64_op_net;
  diag8sevr_ctl <= constant64_op_net;
  diagnrst_ctl <= constant31_op_net;
  cav1_nco_fb <= convert_dout_net_x4;
  c1_ready <= logical_y_net;
  c1_stream_valid <= relational7_op_net;
  c1p1_freq_err <= down_sample2_q_net_x4;
  c1p1_pt_window <= convert11_dout_net_x3;
  c1p1_ready <= relational_op_net_x1;
  c1p2_freq_err <= down_sample2_q_net_x6;
  c1p2_pt_window <= convert11_dout_net;
  c1p2_ready <= relational_op_net_x2;
  cav1_nco_cos <= nco_cos;
  cav1_nco_sin <= nco_sin;
  cav1_p1_amp_out <= register11_q_net_x41;
  cav1_p1_comparison_phase <= addsub_s_net_x1;
  cav1_p1_dc_freq <= down_sample2_q_net_x4;
  cav1_p1_dc_img <= convert5_dout_net;
  cav1_p1_dc_real <= convert6_dout_net;
  cav1_p1_if_amp <= register11_q_net_x31;
  cav1_p1_if_i <= register11_q_net_x28;
  cav1_p1_if_phase <= register11_q_net_x30;
  cav1_p1_if_q <= register11_q_net_x36;
  cav1_p1_integrated_i <= convert9_dout_net_x2;
  cav1_p1_integrated_q <= convert4_dout_net_x1;
  cav1_p1_integrated_ref_i <= convert9_dout_net_x1;
  cav1_p1_integrated_ref_q <= convert4_dout_net_x2;
  cav1_p1_phase_out <= register11_q_net_x40;
  cav1_p1_ref_amp_out <= register11_q_net_x39;
  cav1_p1_ref_phase_out <= register11_q_net_x42;
  cav1_p1_windowed_img <= mult2_p_net_x1;
  cav1_p1_windowed_real <= mult_p_net_x1;
  cav1_p1_windowed_ref_i <= mult4_p_net_x1;
  cav1_p1_windowed_ref_q <= mult5_p_net_x1;
  cav1_p2_amp_out <= register11_q_net_x25;
  cav1_p2_comparison_phase <= addsub_s_net_x2;
  cav1_p2_dc_freq <= down_sample2_q_net_x6;
  cav1_p2_dc_img <= convert_dout_net;
  cav1_p2_dc_real <= convert1_dout_net;
  cav1_p2_if_amp <= register11_q_net_x50;
  cav1_p2_if_i <= register11_q_net_x35;
  cav1_p2_if_phase <= register11_q_net_x29;
  cav1_p2_if_q <= register11_q_net_x34;
  cav1_p2_integrated_i <= convert9_dout_net_x3;
  cav1_p2_integrated_q <= convert4_dout_net_x3;
  cav1_p2_integrated_ref_i <= convert9_dout_net_x0;
  cav1_p2_integrated_ref_q <= convert4_dout_net;
  cav1_p2_phase_out <= register11_q_net_x27;
  cav1_p2_ref_amp_out <= register11_q_net_x43;
  cav1_p2_ref_phase_out <= register11_q_net_x26;
  cav1_p2_windowed_img <= mult2_p_net_x2;
  cav1_p2_windowed_real <= mult_p_net_x2;
  cav1_p2_windowed_ref_i <= mult4_p_net_x2;
  cav1_p2_windowed_ref_q <= mult5_p_net_x2;
  cav1_pt_cntr <= convert4_dout_net_x0;
  cav1_sync <= down_sample2_q_net_x5;
  dsp_cav1_reset <= convert3_dout_net;
  flo_cav1_window <= convert2_dout_net;
  ref_i_amp <= register11_q_net_x33;
  ref_i_reg <= register11_q_net_x37;
  ref_q_phase <= register11_q_net_x32;
  ref_q_reg <= register11_q_net_x38;
  reset <= convert3_dout_net;
  cav2_nco_fb <= convert_dout_net_x2;
  c2_ready <= logical_y_net_x0;
  c2_stream_valid <= relational7_op_net_x0;
  c2p1_freq_err <= down_sample2_q_net;
  c2p1_pt_window <= convert11_dout_net_x1;
  c2p1_ready <= relational_op_net;
  c2p2_freq_err <= down_sample2_q_net_x3;
  c2p2_pt_window <= convert11_dout_net_x2;
  c2p2_ready <= relational_op_net_x0;
  cav2_nco_cos <= nco_cos_x0;
  cav2_nco_sin <= nco_sin_x0;
  cav2_p1_amp_out <= register11_q_net_x9;
  cav2_p1_comparison_phase <= addsub_s_net;
  cav2_p1_dc_freq <= down_sample2_q_net;
  cav2_p1_dc_img <= convert5_dout_net_x0;
  cav2_p1_dc_real <= convert1_dout_net_x1;
  cav2_p1_if_amp <= register11_q_net_x17;
  cav2_p1_if_i <= register11_q_net_x22;
  cav2_p1_if_phase <= register11_q_net_x24;
  cav2_p1_if_q <= register11_q_net_x23;
  cav2_p1_integrated_i <= convert9_dout_net_x7;
  cav2_p1_integrated_q <= convert4_dout_net_x9;
  cav2_p1_integrated_ref_i <= convert9_dout_net_x5;
  cav2_p1_integrated_ref_q <= convert4_dout_net_x7;
  cav2_p1_phase_out <= register11_q_net_x8;
  cav2_p1_ref_amp_out <= register11_q_net_x7;
  cav2_p1_ref_phase_out <= register11_q_net_x10;
  cav2_p1_windowed_img <= mult2_p_net_x0;
  cav2_p1_windowed_real <= mult_p_net_x0;
  cav2_p1_windowed_ref_i <= mult4_p_net_x0;
  cav2_p1_windowed_ref_q <= mult5_p_net_x0;
  cav2_p2_amp_out <= register11_q_net_x13;
  cav2_p2_comparison_phase <= addsub_s_net_x0;
  cav2_p2_dc_freq <= down_sample2_q_net_x3;
  cav2_p2_dc_img <= convert2_dout_net_x2;
  cav2_p2_dc_real <= convert6_dout_net_x1;
  cav2_p2_if_amp <= register11_q_net_x18;
  cav2_p2_if_i <= register11_q_net_x21;
  cav2_p2_if_phase <= register11_q_net_x19;
  cav2_p2_if_q <= register11_q_net_x20;
  cav2_p2_integrated_i <= convert9_dout_net_x6;
  cav2_p2_integrated_q <= convert4_dout_net_x8;
  cav2_p2_integrated_ref_i <= convert9_dout_net_x4;
  cav2_p2_integrated_ref_q <= convert4_dout_net_x5;
  cav2_p2_phase_out <= register11_q_net_x12;
  cav2_p2_ref_amp_out <= register11_q_net_x11;
  cav2_p2_ref_phase_out <= register11_q_net_x14;
  cav2_p2_windowed_img <= mult2_p_net;
  cav2_p2_windowed_real <= mult_p_net;
  cav2_p2_windowed_ref_i <= mult4_p_net;
  cav2_p2_windowed_ref_q <= mult5_p_net;
  cav2_pt_cntr <= convert4_dout_net_x6;
  cav2_sync <= down_sample2_q_net_x0;
  dsp_cav2_reset <= convert3_dout_net_x1;
  flo_cav2_window <= convert2_dout_net_x1;
  rf_ref_amp <= down_sample1_q_net_x1;
  rf_ref_i <= down_sample1_q_net_x0;
  rf_ref_phase <= down_sample_q_net_x1;
  rf_ref_q <= down_sample_q_net_x0;
  register3_q_net <= cav1_f_window_start;
  register4_q_net_x0 <= cav1_f_window_stop;
  register36_q_net_x0 <= cav1_nco_phase_adj;
  register35_q_net_x0 <= cav1_nco_phase_reset;
  register1_q_net <= cav1_p1_cal_coef;
  register29_q_net <= cav1_p1_chan_sel;
  register31_q_net <= cav1_p1_window_start;
  register32_q_net <= cav1_p1_window_stop;
  register2_q_net <= cav1_p2_cal_coef;
  register30_q_net <= cav1_p2_chan_sel;
  register33_q_net_x1 <= cav1_p2_window_start;
  register34_q_net_x0 <= cav1_p2_window_stop;
  register5_q_net_x1 <= cav1_reg_latch_pt;
  register3_q_net_x0 <= cav2_f_window_start;
  register4_q_net <= cav2_f_window_stop;
  register36_q_net <= cav2_nco_phase_adj;
  register35_q_net <= cav2_nco_phase_reset;
  register1_q_net_x0 <= cav2_p1_cal_coef;
  register29_q_net_x0 <= cav2_p1_chan_sel;
  register31_q_net_x0 <= cav2_p1_window_start;
  register32_q_net_x0 <= cav2_p1_window_stop;
  register2_q_net_x1 <= cav2_p2_cal_coef;
  register30_q_net_x0 <= cav2_p2_chan_sel;
  register33_q_net_x0 <= cav2_p2_window_start;
  register34_q_net <= cav2_p2_window_stop;
  register5_q_net_x0 <= cav2_reg_latch_pt;
  register2_q_net_x0 <= rf_ref_chan_sel;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  bsa_streaming : entity work.example_bsa_streaming 
  port map (
    diagnsync_ctl => logical_y_net_x1,
    diag7data => register11_q_net_x27,
    diag15data_x0 => register11_q_net_x12,
    diag6data => register11_q_net_x26,
    diag5data => register11_q_net_x43,
    diag4data => register11_q_net_x41,
    diag3data => register11_q_net_x40,
    diag2data => register11_q_net_x42,
    wfdata_0 => nco_sin,
    wfdata_1 => nco_sin_x0,
    wfdata_2 => convert6_dout_net,
    wfdata_3 => convert5_dout_net,
    wfdata_4 => convert1_dout_net_x1,
    wfdata_5 => convert5_dout_net_x0,
    wfdata_6 => convert4_dout_net_x0,
    wfdata_7 => mult_p_net_x2,
    wfvalid_0 => relational7_op_net,
    wfvalid_1 => relational7_op_net_x0,
    diag1data_x0 => register11_q_net_x39,
    diag8data => register11_q_net_x25,
    diag14data_x0 => register11_q_net_x14,
    diag9data => register11_q_net_x7,
    diag16data_x0 => register11_q_net_x13,
    diag13data_x0 => register11_q_net_x11,
    diag12data_x0 => register11_q_net_x9,
    diag11data_x0 => register11_q_net_x8,
    diag10data_x0 => register11_q_net_x10,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    diagnrst_ctl => constant31_op_net,
    diag2sevr_ctl => constant64_op_net,
    diag3sevr_ctl => constant64_op_net,
    diag4sevr_ctl => constant64_op_net,
    diag5sevr_ctl => constant64_op_net,
    diag6sevr_ctl => constant64_op_net,
    diag7sevr_ctl => constant64_op_net,
    diag8sevr_ctl => constant64_op_net,
    diag1sevr_ctl => constant64_op_net,
    gateway_out => register33_q_net,
    gateway_out1 => register27_q_net,
    diag10data => register111_q_net,
    diag10fixed => convert55_dout_net,
    diag10sevr => convert75_dout_net,
    diag11data => register98_q_net,
    diag11fixed => convert56_dout_net,
    diag11sevr => convert76_dout_net,
    diag12data => register99_q_net,
    diag12fixed => convert57_dout_net,
    diag12sevr => convert77_dout_net,
    diag13data => register100_q_net,
    diag13fixed => convert58_dout_net,
    diag13sevr => convert78_dout_net,
    diag14data => register101_q_net,
    diag14fixed => convert51_dout_net,
    diag14sevr => convert79_dout_net,
    diag15data => register102_q_net,
    diag15fixed => convert52_dout_net,
    diag15sevr => convert80_dout_net,
    diag16data => register103_q_net,
    diag16fixed => convert53_dout_net,
    diag16sevr => convert81_dout_net,
    diag17data => convert116_dout_net,
    diag17fixed => convert62_dout_net,
    diag17sevr => convert82_dout_net,
    diag18data => register124_q_net,
    diag18fixed => convert71_dout_net,
    diag18sevr => convert83_dout_net,
    diag19data => register127_q_net,
    diag19fixed => convert72_dout_net,
    diag19sevr => convert84_dout_net,
    diag1data => register132_q_net,
    diag1fixed => convert4_dout_net_x4,
    diag1sevr => convert13_dout_net,
    diag20data => register128_q_net,
    diag20fixed => convert73_dout_net,
    diag20sevr => convert85_dout_net,
    diag21data => register113_q_net,
    diag21fixed => convert74_dout_net,
    diag21sevr => convert86_dout_net,
    diag22data => register114_q_net,
    diag22fixed => convert59_dout_net,
    diag22sevr => convert87_dout_net,
    diag23data => register115_q_net,
    diag23fixed => convert60_dout_net,
    diag23sevr => convert88_dout_net,
    diag24data => register116_q_net,
    diag24fixed => convert61_dout_net,
    diag24sevr => convert89_dout_net,
    diag25data => convert132_dout_net,
    diag25fixed => convert66_dout_net,
    diag25sevr => convert90_dout_net,
    diag26data => register140_q_net,
    diag26fixed => convert67_dout_net,
    diag26sevr => convert91_dout_net,
    diag27data => register143_q_net,
    diag27fixed => convert68_dout_net,
    diag27sevr => convert92_dout_net,
    diag28data => register144_q_net,
    diag28fixed => convert69_dout_net,
    diag28sevr => convert93_dout_net,
    diag29data => register129_q_net,
    diag29fixed => convert70_dout_net,
    diag29sevr => convert94_dout_net,
    diag2data_x0 => register5_q_net,
    diag2fixed => convert6_dout_net_x0,
    diag2sevr => convert14_dout_net,
    diag30data => register130_q_net,
    diag30fixed => convert63_dout_net,
    diag30sevr => convert95_dout_net,
    diag31data => register131_q_net,
    diag31fixed => convert64_dout_net,
    diag31sevr => convert96_dout_net,
    diag3data_x0 => register21_q_net,
    diag3fixed => convert7_dout_net,
    diag3sevr => convert15_dout_net,
    diag4data_x0 => register22_q_net,
    diag4fixed => convert8_dout_net,
    diag4sevr => convert16_dout_net,
    diag5data_x0 => register23_q_net,
    diag5fixed => convert9_dout_net,
    diag5sevr => convert17_dout_net,
    diag6data_x0 => register24_q_net,
    diag6fixed => convert10_dout_net,
    diag6sevr => convert18_dout_net,
    diag7data_x0 => register25_q_net,
    diag7fixed => convert11_dout_net_x0,
    diag7sevr => convert19_dout_net,
    diag8data_x0 => register26_q_net,
    diag8fixed => convert12_dout_net,
    diag8sevr => convert20_dout_net,
    diag9data_x0 => register97_q_net,
    diag9fixed => convert54_dout_net,
    diag9sevr => convert65_dout_net,
    diagnclk => convert2_dout_net_x0,
    diagnrst => convert_dout_net_x0,
    diagnsync => convert1_dout_net_x0,
    wfdata_0_x0 => convert27_dout_net,
    wfdata_1_x0 => convert28_dout_net,
    wfdata_2_x0 => convert29_dout_net,
    wfdata_3_x0 => convert30_dout_net,
    wfdata_4_x0 => convert31_dout_net,
    wfdata_5_x0 => convert32_dout_net,
    wfdata_6_x0 => convert33_dout_net,
    wfdata_7_x0 => convert34_dout_net,
    wfvalid_0_x0 => convert35_dout_net,
    wfvalid_1_x0 => convert36_dout_net,
    wfvalid_2 => convert37_dout_net,
    wfvalid_3 => convert38_dout_net,
    wfvalid_4 => convert39_dout_net,
    wfvalid_5 => convert40_dout_net,
    wfvalid_6 => convert41_dout_net,
    wfvalid_7 => convert42_dout_net
  );
  cav1 : entity work.example_cav1 
  port map (
    pa_stream_1 => amp_x0,
    iq_stream_1 => ddci_x0,
    pa_stream_2 => phase_x0,
    pa_stream_3 => channel,
    iq_stream_2 => ddcq_x0,
    iq_stream_3 => ddcchannel_x0,
    iq_stream_4 => ddcsync_x0,
    cav1_p1_chan_sel => register29_q_net,
    cav1_p1_cal_coef => register1_q_net,
    cav1_nco_phase_reset => register35_q_net_x0,
    cav1_p2_chan_sel => register30_q_net,
    rf_ref_amp => down_sample1_q_net_x1,
    rf_ref_phase => down_sample_q_net_x1,
    cav1_f_window_stop => register4_q_net_x0,
    cav1_reg_latch_pt => register5_q_net_x1,
    rf_ref_q => down_sample_q_net_x0,
    cav1_nco_phase_adj => register36_q_net_x0,
    rf_ref_i => down_sample1_q_net_x0,
    cav1_p1_window_start => register31_q_net,
    cav1_p1_window_stop => register32_q_net,
    cav1_p2_window_start => register33_q_net_x1,
    cav1_p2_window_stop => register34_q_net_x0,
    cav1_p2_cal_coef => register2_q_net,
    cav1_f_window_start => register3_q_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    c1p2_pt_window => convert11_dout_net,
    ref_q_phase => register11_q_net_x32,
    cav1_p1_dc_real => convert6_dout_net,
    cav1_p1_dc_img => convert5_dout_net,
    cav1_p1_dc_freq => down_sample2_q_net_x4,
    c1p1_freq_err => down_sample2_q_net_x4,
    cav1_p1_ref_phase_out => register11_q_net_x42,
    cav1_pt_cntr => convert4_dout_net_x0,
    cav1_p2_dc_real => convert1_dout_net,
    cav1_p2_dc_img => convert_dout_net,
    cav1_p2_dc_freq => down_sample2_q_net_x6,
    cav1_p2_ref_phase_out => register11_q_net_x26,
    cav1_p2_ref_amp_out => register11_q_net_x43,
    cav1_p2_integrated_ref_i => convert9_dout_net_x0,
    cav1_p2_integrated_ref_q => convert4_dout_net,
    ref_i_amp => register11_q_net_x33,
    cav1_p2_if_amp => register11_q_net_x50,
    cav1_p2_if_phase => register11_q_net_x29,
    cav1_p2_if_i => register11_q_net_x35,
    cav1_p2_if_q => register11_q_net_x34,
    cav1_p2_integrated_i => convert9_dout_net_x3,
    cav1_p2_integrated_q => convert4_dout_net_x3,
    cav1_p2_comparison_phase => addsub_s_net_x2,
    dsp_cav1_reset => convert3_dout_net,
    cav1_nco_fb => convert_dout_net_x4,
    cav1_p1_windowed_ref_i => mult4_p_net_x1,
    cav1_p1_windowed_ref_q => mult5_p_net_x1,
    cav1_p1_windowed_img => mult2_p_net_x1,
    cav1_p1_windowed_real => mult_p_net_x1,
    cav1_p1_integrated_ref_i => convert9_dout_net_x1,
    cav1_p1_integrated_ref_q => convert4_dout_net_x2,
    cav1_p1_integrated_i => convert9_dout_net_x2,
    cav1_p1_integrated_q => convert4_dout_net_x1,
    reset => convert3_dout_net,
    cav1_p1_comparison_phase => addsub_s_net_x1,
    c1p1_pt_window => convert11_dout_net_x3,
    cav1_p1_ref_amp_out => register11_q_net_x39,
    cav1_p1_phase_out => register11_q_net_x40,
    cav1_p1_amp_out => register11_q_net_x41,
    flo_cav1_window => convert2_dout_net,
    cav1_p1_if_amp => register11_q_net_x31,
    cav1_p2_windowed_img => mult2_p_net_x2,
    cav1_p2_windowed_real => mult_p_net_x2,
    cav1_p2_windowed_ref_i => mult4_p_net_x2,
    cav1_p2_windowed_ref_q => mult5_p_net_x2,
    cav1_p2_phase_out => register11_q_net_x27,
    cav1_p2_amp_out => register11_q_net_x25,
    c1p2_freq_err => down_sample2_q_net_x6,
    cav1_p1_if_phase => register11_q_net_x30,
    ref_q_reg => register11_q_net_x38,
    cav1_sync => down_sample2_q_net_x5,
    c1p2_ready => relational_op_net_x2,
    c1_ready => logical_y_net,
    c1p1_ready => relational_op_net_x1,
    cav1_nco_sin => nco_sin,
    cav1_nco_cos => nco_cos,
    c1_stream_valid => relational7_op_net,
    ref_i_reg => register11_q_net_x37,
    cav1_p1_if_i => register11_q_net_x28,
    cav1_p1_if_q => register11_q_net_x36,
    gateway_out_x1 => down_sample1_q_net,
    gateway_out1_x9 => down_sample_q_net,
    gateway_out10 => convert4_dout_net_x0,
    gateway_out11_x3 => convert11_dout_net_x3,
    gateway_out12 => convert_dout_net_x3,
    gateway_out13_x1 => down_sample2_q_net_x4,
    gateway_out6_x7 => convert5_dout_net,
    gateway_out7_x3 => mult2_p_net_x1,
    gateway_out8_x3 => down_sample1_q_net_x2,
    gateway_out9_x3 => down_sample_q_net_x2,
    gateway_out5_x9 => accumulator5_q_net_x1,
    gateway_out6_x9 => mult2_p_net_x1,
    gateway_out9_x4 => convert4_dout_net_x1,
    gateway_out1_x12 => convert9_dout_net_x2,
    gateway_out2_x10 => convert3_dout_net,
    gateway_out4_x10 => register11_q_net_x3,
    gateway_out7_x4 => accumulator4_q_net,
    gateway_out8_x4 => mult_p_net_x1,
    gateway_out11_x5 => register11_q_net_x3,
    gateway_out13_x3 => mcode_bit_net_x1,
    gateway_out14_x2 => register11_q_net_x4,
    gateway_out27_x4 => mcode_bit_net_x1,
    gateway_out5_x10 => mcode_q_norm_net_x1,
    gateway_out6_x8 => delay1_q_net_x1,
    gateway_out22_x2 => mcode_i_norm_net_x1,
    gateway_out24_x2 => delay_q_net_x1,
    gateway_out1_x11 => convert4_dout_net_x1,
    gateway_out2_x8 => convert9_dout_net_x2,
    gateway_out3_x6 => mcode_i_norm_net_x1,
    gateway_out4_x9 => mcode_q_norm_net_x1,
    gateway_out1_x10 => convert9_dout_net_x1,
    gateway_out11_x4 => register11_q_net_x5,
    gateway_out13_x2 => mcode_bit_net_x2,
    gateway_out14_x1 => register11_q_net_x6,
    gateway_out2_x9 => convert3_dout_net,
    gateway_out4_x5 => register11_q_net_x5,
    gateway_out5_x5 => accumulator5_q_net_x0,
    gateway_out6_x4 => mult5_p_net_x1,
    gateway_out7_x1 => accumulator4_q_net_x1,
    gateway_out8_x1 => mult4_p_net_x1,
    gateway_out9_x1 => convert4_dout_net_x2,
    gateway_out1_x6 => convert4_dout_net_x2,
    gateway_out2_x5 => convert9_dout_net_x1,
    gateway_out22 => mcode_i_norm_net_x2,
    gateway_out24 => delay_q_net_x2,
    gateway_out27_x1 => mcode_bit_net_x2,
    gateway_out3_x3 => mcode_i_norm_net_x2,
    gateway_out4_x4 => mcode_q_norm_net_x2,
    gateway_out5_x3 => mcode_q_norm_net_x2,
    gateway_out6_x3 => delay1_q_net_x2,
    gateway_out1_x5 => convert9_dout_net_x3,
    gateway_out11_x1 => register11_q_net,
    gateway_out13 => mcode_bit_net,
    gateway_out14 => register11_q_net_x0,
    gateway_out2_x3 => convert3_dout_net,
    gateway_out4_x3 => register11_q_net,
    gateway_out5_x4 => accumulator5_q_net_x2,
    gateway_out6_x2 => mult2_p_net_x2,
    gateway_out7_x0 => accumulator4_q_net_x2,
    gateway_out8_x0 => mult_p_net_x2,
    gateway_out9_x0 => convert4_dout_net_x3,
    gateway_out1_x4 => convert4_dout_net_x3,
    gateway_out2_x4 => convert9_dout_net_x3,
    gateway_out22_x1 => mcode_i_norm_net_x0,
    gateway_out24_x1 => delay_q_net_x0,
    gateway_out27_x3 => mcode_bit_net,
    gateway_out3_x5 => mcode_i_norm_net_x0,
    gateway_out4_x8 => mcode_q_norm_net,
    gateway_out5_x8 => mcode_q_norm_net,
    gateway_out6_x6 => delay1_q_net,
    gateway_out1_x8 => convert9_dout_net_x0,
    gateway_out11_x2 => register11_q_net_x1,
    gateway_out13_x0 => mcode_bit_net_x0,
    gateway_out14_x0 => register11_q_net_x2,
    gateway_out2_x7 => convert3_dout_net,
    gateway_out4_x6 => register11_q_net_x1,
    gateway_out5_x7 => accumulator5_q_net,
    gateway_out6_x5 => mult5_p_net_x2,
    gateway_out7_x2 => accumulator4_q_net_x0,
    gateway_out8_x2 => mult4_p_net_x2,
    gateway_out9_x2 => convert4_dout_net,
    gateway_out1_x7 => convert4_dout_net,
    gateway_out2_x6 => convert9_dout_net_x0,
    gateway_out22_x0 => mcode_i_norm_net,
    gateway_out24_x0 => delay_q_net,
    gateway_out27_x2 => mcode_bit_net_x0,
    gateway_out3_x4 => mcode_i_norm_net,
    gateway_out4_x7 => mcode_q_norm_net_x0,
    gateway_out5_x6 => mcode_q_norm_net_x0,
    gateway_out6_x1 => delay1_q_net_x0,
    gateway_out1_x2 => logical_y_net_x2,
    gateway_out7 => down_sample_q_net,
    gateway_out8 => register11_q_net_x34,
    gateway_out9 => convert3_dout_net,
    gateway_out44_x0 => convert6_dout_net,
    gateway_out46_x0 => convert5_dout_net,
    gateway_out11_x0 => convert_dout_net_x3,
    gateway_out19_x0 => mult3_p_net_x1,
    gateway_out20_x0 => delay1_q_net_x6,
    gateway_out3_x0 => delay2_q_net_x1,
    gateway_out4_x0 => delay3_q_net_x1,
    gateway_out5_x0 => down_sample2_q_net_x4,
    gateway_out27 => addsub3_s_net_x1,
    gateway_out28 => register_q_net_x1,
    gateway_out29 => register1_q_net_x3,
    gateway_out => mult3_p_net_x1,
    gateway_out1_x0 => relational1_op_net_x1,
    gateway_out2_x0 => delay5_q_net_x1,
    gateway_out3 => register_q_net_x1,
    gateway_out4 => register1_q_net_x3,
    gateway_out5 => convert3_dout_net_x3,
    gateway_out1 => mult1_p_net_x1,
    gateway_out2 => counter2_op_net_x1,
    gateway_out6 => register2_q_net_x4,
    gateway_out44 => convert1_dout_net,
    gateway_out46 => convert_dout_net,
    gateway_out11 => convert_dout_net_x4,
    gateway_out19 => mult3_p_net_x2,
    gateway_out20 => delay1_q_net_x7,
    gateway_out3_x2 => delay2_q_net_x2,
    gateway_out4_x2 => delay3_q_net_x2,
    gateway_out5_x2 => down_sample2_q_net_x6,
    gateway_out27_x0 => addsub3_s_net_x2,
    gateway_out28_x0 => register_q_net_x2,
    gateway_out29_x0 => register1_q_net_x4,
    gateway_out_x0 => mult3_p_net_x2,
    gateway_out1_x3 => relational1_op_net_x2,
    gateway_out2_x2 => delay5_q_net_x2,
    gateway_out3_x1 => register_q_net_x2,
    gateway_out4_x1 => register1_q_net_x4,
    gateway_out5_x1 => convert3_dout_net_x4,
    gateway_out1_x1 => mult1_p_net_x2,
    gateway_out2_x1 => counter2_op_net_x2,
    gateway_out6_x0 => register2_q_net_x5
  );
  cav2 : entity work.example_cav2 
  port map (
    pa_stream_1 => amp_x0,
    iq_stream_1 => ddci_x0,
    pa_stream_2 => phase_x0,
    pa_stream_3 => channel,
    iq_stream_2 => ddcq_x0,
    iq_stream_3 => ddcchannel_x0,
    iq_stream_4 => ddcsync_x0,
    cav2_p1_chan_sel => register29_q_net_x0,
    cav2_nco_phase_reset => register35_q_net,
    cav2_p2_chan_sel => register30_q_net_x0,
    rf_ref_amp => down_sample1_q_net_x1,
    rf_ref_phase => down_sample_q_net_x1,
    cav2_reg_latch_pt => register5_q_net_x0,
    cav2_f_window_stop => register4_q_net,
    cav2_f_window_start => register3_q_net_x0,
    rf_ref_q => down_sample_q_net_x0,
    cav2_nco_phase_adj => register36_q_net,
    rf_ref_i => down_sample1_q_net_x0,
    cav2_p1_window_start => register31_q_net_x0,
    cav2_p1_window_stop => register32_q_net_x0,
    cav2_p1_cal_coef => register1_q_net_x0,
    cav2_p2_cal_coef => register2_q_net_x1,
    reset => convert3_dout_net,
    cav2_p2_window_start => register33_q_net_x0,
    cav2_p2_window_stop => register34_q_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    c2p2_pt_window => convert11_dout_net_x2,
    cav2_p1_dc_real => convert1_dout_net_x1,
    cav2_p1_dc_img => convert5_dout_net_x0,
    cav2_p1_dc_freq => down_sample2_q_net,
    c2p1_freq_err => down_sample2_q_net,
    cav2_pt_cntr => convert4_dout_net_x6,
    cav2_p2_dc_real => convert6_dout_net_x1,
    cav2_p2_dc_img => convert2_dout_net_x2,
    cav2_p2_dc_freq => down_sample2_q_net_x3,
    cav2_p2_phase_out => register11_q_net_x12,
    cav2_p2_amp_out => register11_q_net_x13,
    cav2_p2_comparison_phase => addsub_s_net_x0,
    cav2_p2_if_amp => register11_q_net_x18,
    cav2_p2_if_phase => register11_q_net_x19,
    cav2_p1_if_q => register11_q_net_x23,
    cav2_p1_if_i => register11_q_net_x22,
    cav2_p2_ref_phase_out => register11_q_net_x14,
    cav2_p2_ref_amp_out => register11_q_net_x11,
    cav2_p2_integrated_ref_i => convert9_dout_net_x4,
    cav2_p2_integrated_ref_q => convert4_dout_net_x5,
    cav2_p2_integrated_i => convert9_dout_net_x6,
    dsp_cav2_reset => convert3_dout_net_x1,
    cav2_p2_integrated_q => convert4_dout_net_x8,
    cav2_p1_windowed_ref_i => mult4_p_net_x0,
    cav2_p1_windowed_ref_q => mult5_p_net_x0,
    cav2_p1_windowed_img => mult2_p_net_x0,
    cav2_p1_windowed_real => mult_p_net_x0,
    cav2_p1_integrated_ref_i => convert9_dout_net_x5,
    cav2_p1_integrated_ref_q => convert4_dout_net_x7,
    cav2_p1_integrated_i => convert9_dout_net_x7,
    cav2_p1_integrated_q => convert4_dout_net_x9,
    cav2_p1_ref_phase_out => register11_q_net_x10,
    cav2_p1_comparison_phase => addsub_s_net,
    c2p1_pt_window => convert11_dout_net_x1,
    cav2_p1_ref_amp_out => register11_q_net_x7,
    cav2_p1_phase_out => register11_q_net_x8,
    cav2_p1_amp_out => register11_q_net_x9,
    flo_cav2_window => convert2_dout_net_x1,
    cav2_p1_if_amp => register11_q_net_x17,
    c2p2_ready => relational_op_net_x0,
    c2p2_freq_err => down_sample2_q_net_x3,
    cav2_nco_fb => convert_dout_net_x2,
    cav2_p2_windowed_img => mult2_p_net,
    cav2_p2_windowed_real => mult_p_net,
    cav2_p2_windowed_ref_i => mult4_p_net,
    cav2_p2_windowed_ref_q => mult5_p_net,
    cav2_p1_if_phase => register11_q_net_x24,
    cav2_p2_if_i => register11_q_net_x21,
    cav2_sync => down_sample2_q_net_x0,
    c2_ready => logical_y_net_x0,
    c2p1_ready => relational_op_net,
    cav2_nco_sin => nco_sin_x0,
    cav2_nco_cos => nco_cos_x0,
    c2_stream_valid => relational7_op_net_x0,
    cav2_p2_if_q => register11_q_net_x20,
    gateway_out1_x8 => convert9_dout_net_x7,
    gateway_out11_x3 => register11_q_net_x45,
    gateway_out13_x1 => mcode_bit_net_x4,
    gateway_out14_x1 => register11_q_net_x46,
    gateway_out2_x8 => convert3_dout_net_x1,
    gateway_out4_x8 => register11_q_net_x45,
    gateway_out5_x10 => accumulator5_q_net_x6,
    gateway_out6_x6 => mult2_p_net_x0,
    gateway_out7_x2 => accumulator4_q_net_x6,
    gateway_out8_x2 => mult_p_net_x0,
    gateway_out9_x2 => convert4_dout_net_x9,
    gateway_out1_x10 => convert4_dout_net_x9,
    gateway_out2_x10 => convert9_dout_net_x7,
    gateway_out22_x2 => mcode_i_norm_net_x5,
    gateway_out24_x2 => delay_q_net_x6,
    gateway_out27_x4 => mcode_bit_net_x4,
    gateway_out3_x6 => mcode_i_norm_net_x5,
    gateway_out4_x10 => mcode_q_norm_net_x4,
    gateway_out5_x9 => mcode_q_norm_net_x4,
    gateway_out6_x8 => delay1_q_net_x10,
    gateway_out1_x9 => convert9_dout_net_x5,
    gateway_out11_x4 => register11_q_net_x44,
    gateway_out13_x2 => mcode_bit_net_x5,
    gateway_out14_x2 => register11_q_net_x47,
    gateway_out2_x9 => convert3_dout_net_x1,
    gateway_out4_x9 => register11_q_net_x44,
    gateway_out5_x8 => accumulator5_q_net_x4,
    gateway_out6_x7 => mult4_p_net_x0,
    gateway_out7_x1 => accumulator4_q_net_x4,
    gateway_out8_x1 => mult5_p_net_x0,
    gateway_out9_x0 => convert4_dout_net_x7,
    gateway_out1_x5 => convert4_dout_net_x7,
    gateway_out2_x5 => convert9_dout_net_x5,
    gateway_out22_x0 => mcode_i_norm_net_x4,
    gateway_out24_x0 => delay_q_net_x4,
    gateway_out27_x1 => mcode_bit_net_x5,
    gateway_out3_x3 => mcode_i_norm_net_x4,
    gateway_out4_x4 => mcode_q_norm_net_x5,
    gateway_out5_x4 => mcode_q_norm_net_x5,
    gateway_out6_x3 => delay1_q_net_x8,
    gateway_out1_x4 => convert9_dout_net_x6,
    gateway_out11_x1 => register11_q_net_x48,
    gateway_out13 => mcode_bit_net_x6,
    gateway_out14 => register11_q_net_x49,
    gateway_out2_x4 => convert3_dout_net_x1,
    gateway_out4_x3 => register11_q_net_x48,
    gateway_out5_x3 => accumulator5_q_net_x5,
    gateway_out6_x2 => mult2_p_net,
    gateway_out7 => accumulator4_q_net_x5,
    gateway_out8 => mult_p_net,
    gateway_out9 => convert4_dout_net_x8,
    gateway_out1_x3 => convert4_dout_net_x8,
    gateway_out2_x3 => convert9_dout_net_x6,
    gateway_out22 => mcode_i_norm_net_x6,
    gateway_out24 => delay_q_net_x5,
    gateway_out27_x3 => mcode_bit_net_x6,
    gateway_out3_x5 => mcode_i_norm_net_x6,
    gateway_out4_x7 => mcode_q_norm_net_x6,
    gateway_out5_x7 => mcode_q_norm_net_x6,
    gateway_out6_x5 => delay1_q_net_x9,
    gateway_out1_x7 => convert9_dout_net_x4,
    gateway_out11_x2 => register11_q_net_x15,
    gateway_out13_x0 => mcode_bit_net_x3,
    gateway_out14_x0 => register11_q_net_x16,
    gateway_out2_x7 => convert3_dout_net_x1,
    gateway_out4_x6 => register11_q_net_x15,
    gateway_out5_x5 => accumulator5_q_net_x3,
    gateway_out6_x4 => mult4_p_net,
    gateway_out7_x0 => accumulator4_q_net_x3,
    gateway_out8_x0 => mult5_p_net,
    gateway_out9_x1 => convert4_dout_net_x5,
    gateway_out1_x6 => convert4_dout_net_x5,
    gateway_out2_x6 => convert9_dout_net_x4,
    gateway_out22_x1 => mcode_i_norm_net_x3,
    gateway_out24_x1 => delay_q_net_x3,
    gateway_out27_x2 => mcode_bit_net_x3,
    gateway_out3_x4 => mcode_i_norm_net_x3,
    gateway_out4_x5 => mcode_q_norm_net_x3,
    gateway_out5_x6 => mcode_q_norm_net_x3,
    gateway_out6_x1 => delay1_q_net_x4,
    gateway_out44_x0 => convert1_dout_net_x1,
    gateway_out46_x0 => convert5_dout_net_x0,
    gateway_out11_x0 => convert_dout_net_x1,
    gateway_out19_x0 => mult3_p_net,
    gateway_out20_x0 => delay1_q_net_x3,
    gateway_out3_x1 => delay2_q_net,
    gateway_out4_x0 => delay3_q_net,
    gateway_out5_x0 => down_sample2_q_net,
    gateway_out27 => addsub3_s_net,
    gateway_out28 => register_q_net,
    gateway_out29 => register1_q_net_x1,
    gateway_out => mult3_p_net,
    gateway_out1 => relational1_op_net,
    gateway_out2_x0 => delay5_q_net,
    gateway_out3 => register_q_net,
    gateway_out4 => register1_q_net_x1,
    gateway_out5 => convert3_dout_net_x0,
    gateway_out1_x0 => mult1_p_net,
    gateway_out2 => counter2_op_net,
    gateway_out6 => register2_q_net_x2,
    gateway_out44 => convert6_dout_net_x1,
    gateway_out46 => convert2_dout_net_x2,
    gateway_out11 => convert_dout_net_x2,
    gateway_out19 => mult3_p_net_x0,
    gateway_out20 => delay1_q_net_x5,
    gateway_out3_x0 => delay2_q_net_x0,
    gateway_out4_x2 => delay3_q_net_x0,
    gateway_out5_x2 => down_sample2_q_net_x3,
    gateway_out27_x0 => addsub3_s_net_x0,
    gateway_out28_x0 => register_q_net_x0,
    gateway_out29_x0 => register1_q_net_x2,
    gateway_out_x0 => mult3_p_net_x0,
    gateway_out1_x2 => relational1_op_net_x0,
    gateway_out2_x2 => delay5_q_net_x0,
    gateway_out3_x2 => register_q_net_x0,
    gateway_out4_x1 => register1_q_net_x2,
    gateway_out5_x1 => convert3_dout_net_x2,
    gateway_out1_x1 => mult1_p_net_x0,
    gateway_out2_x1 => counter2_op_net_x0,
    gateway_out6_x0 => register2_q_net_x3
  );
  rflib_input : entity work.example_rflib_input 
  port map (
    amp => amp_net,
    ddcchannel => ddcchannel_net,
    ddci => ddci_net,
    ddcq => ddcq_net,
    ddcsync => ddcsync_net,
    phase => phase_net,
    phaseampchannel => phaseampchannel_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    pa_out_1 => amp_x0,
    iq_out_1 => ddci_x0,
    pa_out_2 => phase_x0,
    pa_out_3 => channel,
    iq_out_2 => ddcq_x0,
    iq_out_3 => ddcchannel_x0,
    iq_out_4 => ddcsync_x0
  );
  ref : entity work.example_ref 
  port map (
    in1_1 => amp_x0,
    in2_1 => ddci_x0,
    in1_2 => phase_x0,
    in1_3 => channel,
    in2_2 => ddcq_x0,
    in2_3 => ddcchannel_x0,
    in2_4 => ddcsync_x0,
    rf_ref_chan_sel => register2_q_net_x0,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    ref_amp => down_sample1_q_net_x1,
    ref_phi => down_sample_q_net_x1,
    ref_i => down_sample1_q_net_x0,
    ref_q => down_sample_q_net_x0,
    rf_ref_amp => down_sample1_q_net_x1,
    rf_ref_phase => down_sample_q_net_x1,
    rf_ref_i => down_sample1_q_net_x0,
    rf_ref_q => down_sample_q_net_x0
  );
  logical : entity work.sysgen_logical_cfc7fd815b 
  port map (
    clr => '0',
    d0 => logical_y_net,
    d1 => logical_y_net_x0,
    clk => d_clk_net,
    ce => q_ce_net,
    y => logical_y_net_x1
  );
end structural;
-- Generated from Simulink block exampleModel_bus_axi/example_struct
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_struct is
  port (
    cav1_nco_phase_adj : in std_logic_vector( 26-1 downto 0 );
    cav1_nco_phase_reset : in std_logic_vector( 1-1 downto 0 );
    cav1_p1_calibration_coeff : in std_logic_vector( 18-1 downto 0 );
    cav1_p1_chan_sel : in std_logic_vector( 4-1 downto 0 );
    cav1_p1_window_start : in std_logic_vector( 16-1 downto 0 );
    cav1_p1_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav1_p2_calibration_coeff : in std_logic_vector( 18-1 downto 0 );
    cav1_p2_chan_sel : in std_logic_vector( 4-1 downto 0 );
    cav1_p2_window_start : in std_logic_vector( 16-1 downto 0 );
    cav1_p2_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav2_nco_phase_adj : in std_logic_vector( 26-1 downto 0 );
    cav2_nco_phase_reset : in std_logic_vector( 1-1 downto 0 );
    cav2_p1_calibration_coeff : in std_logic_vector( 18-1 downto 0 );
    cav2_p1_chan_sel : in std_logic_vector( 4-1 downto 0 );
    cav2_p1_window_start : in std_logic_vector( 16-1 downto 0 );
    cav2_p1_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav2_p2_calibration_coeff : in std_logic_vector( 18-1 downto 0 );
    cav2_p2_chan_sel : in std_logic_vector( 4-1 downto 0 );
    cav2_p2_window_start : in std_logic_vector( 16-1 downto 0 );
    cav2_p2_window_stop : in std_logic_vector( 16-1 downto 0 );
    cav2_freq_eval_start : in std_logic_vector( 16-1 downto 0 );
    cav2_freq_eval_stop : in std_logic_vector( 16-1 downto 0 );
    cav2_reg_latch_pt : in std_logic_vector( 16-1 downto 0 );
    rf_ref_chan_sel : in std_logic_vector( 4-1 downto 0 );
    scratchpad : in std_logic_vector( 32-1 downto 0 );
    cav1_reg_latch_pt : in std_logic_vector( 16-1 downto 0 );
    cav1_freq_eval_start : in std_logic_vector( 16-1 downto 0 );
    cav1_freq_eval_stop : in std_logic_vector( 16-1 downto 0 );
    amp : in std_logic_vector( 18-1 downto 0 );
    ddcchannel : in std_logic_vector( 4-1 downto 0 );
    ddci : in std_logic_vector( 18-1 downto 0 );
    ddcq : in std_logic_vector( 18-1 downto 0 );
    ddcsync : in std_logic_vector( 1-1 downto 0 );
    phase : in std_logic_vector( 18-1 downto 0 );
    phaseampchannel : in std_logic_vector( 4-1 downto 0 );
    phaseampsync : in std_logic_vector( 1-1 downto 0 );
    clk_1_x0 : in std_logic;
    ce_1_x0 : in std_logic;
    clk_12 : in std_logic;
    ce_12 : in std_logic;
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    clk_8 : in std_logic;
    ce_8 : in std_logic;
    cav1_p1_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_comparison_phase : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_dc_freq : out std_logic_vector( 32-1 downto 0 );
    cav1_p1_dc_img : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_dc_real : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_if_amp : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_if_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_if_phase : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_if_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_integrated_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_integrated_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p1_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_comparison_phase : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_dc_freq : out std_logic_vector( 32-1 downto 0 );
    cav1_p2_dc_img : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_dc_real : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_amp : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_phase : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_if_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_integrated_i : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_integrated_q : out std_logic_vector( 18-1 downto 0 );
    cav1_p2_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_comparison_phase : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_dc_freq : out std_logic_vector( 32-1 downto 0 );
    cav2_p1_dc_img : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_dc_real : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_if_amp : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_if_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_if_phase : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_if_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_integrated_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_integrated_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p1_phase_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_amp_out : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_comparison_phase : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_dc_freq : out std_logic_vector( 32-1 downto 0 );
    cav2_p2_dc_img : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_dc_real : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_amp : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_phase : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_if_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_integrated_i : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_integrated_q : out std_logic_vector( 18-1 downto 0 );
    cav2_p2_phase_out : out std_logic_vector( 18-1 downto 0 );
    rf_ref_amp : out std_logic_vector( 18-1 downto 0 );
    rf_ref_i : out std_logic_vector( 18-1 downto 0 );
    rf_ref_phase : out std_logic_vector( 18-1 downto 0 );
    rf_ref_q : out std_logic_vector( 18-1 downto 0 );
    status_0 : out std_logic_vector( 32-1 downto 0 );
    gateway_out_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out_x1 : out std_logic_vector( 8-1 downto 0 );
    gateway_out1_x4 : out std_logic_vector( 26-1 downto 0 );
    diag10data : out std_logic_vector( 18-1 downto 0 );
    diag10fixed : out std_logic_vector( 1-1 downto 0 );
    diag10sevr : out std_logic_vector( 2-1 downto 0 );
    diag11data : out std_logic_vector( 18-1 downto 0 );
    diag11fixed : out std_logic_vector( 1-1 downto 0 );
    diag11sevr : out std_logic_vector( 2-1 downto 0 );
    diag12data : out std_logic_vector( 18-1 downto 0 );
    diag12fixed : out std_logic_vector( 1-1 downto 0 );
    diag12sevr : out std_logic_vector( 2-1 downto 0 );
    diag13data : out std_logic_vector( 18-1 downto 0 );
    diag13fixed : out std_logic_vector( 1-1 downto 0 );
    diag13sevr : out std_logic_vector( 2-1 downto 0 );
    diag14data : out std_logic_vector( 18-1 downto 0 );
    diag14fixed : out std_logic_vector( 1-1 downto 0 );
    diag14sevr : out std_logic_vector( 2-1 downto 0 );
    diag15data : out std_logic_vector( 18-1 downto 0 );
    diag15fixed : out std_logic_vector( 1-1 downto 0 );
    diag15sevr : out std_logic_vector( 2-1 downto 0 );
    diag16data : out std_logic_vector( 18-1 downto 0 );
    diag16fixed : out std_logic_vector( 1-1 downto 0 );
    diag16sevr : out std_logic_vector( 2-1 downto 0 );
    diag17data : out std_logic_vector( 18-1 downto 0 );
    diag17fixed : out std_logic_vector( 1-1 downto 0 );
    diag17sevr : out std_logic_vector( 2-1 downto 0 );
    diag18data : out std_logic_vector( 18-1 downto 0 );
    diag18fixed : out std_logic_vector( 1-1 downto 0 );
    diag18sevr : out std_logic_vector( 2-1 downto 0 );
    diag19data : out std_logic_vector( 18-1 downto 0 );
    diag19fixed : out std_logic_vector( 1-1 downto 0 );
    diag19sevr : out std_logic_vector( 2-1 downto 0 );
    diag1data : out std_logic_vector( 18-1 downto 0 );
    diag1fixed : out std_logic_vector( 1-1 downto 0 );
    diag1sevr : out std_logic_vector( 2-1 downto 0 );
    diag20data : out std_logic_vector( 18-1 downto 0 );
    diag20fixed : out std_logic_vector( 1-1 downto 0 );
    diag20sevr : out std_logic_vector( 2-1 downto 0 );
    diag21data : out std_logic_vector( 18-1 downto 0 );
    diag21fixed : out std_logic_vector( 1-1 downto 0 );
    diag21sevr : out std_logic_vector( 2-1 downto 0 );
    diag22data : out std_logic_vector( 18-1 downto 0 );
    diag22fixed : out std_logic_vector( 1-1 downto 0 );
    diag22sevr : out std_logic_vector( 2-1 downto 0 );
    diag23data : out std_logic_vector( 18-1 downto 0 );
    diag23fixed : out std_logic_vector( 1-1 downto 0 );
    diag23sevr : out std_logic_vector( 2-1 downto 0 );
    diag24data : out std_logic_vector( 18-1 downto 0 );
    diag24fixed : out std_logic_vector( 1-1 downto 0 );
    diag24sevr : out std_logic_vector( 2-1 downto 0 );
    diag25data : out std_logic_vector( 18-1 downto 0 );
    diag25fixed : out std_logic_vector( 1-1 downto 0 );
    diag25sevr : out std_logic_vector( 2-1 downto 0 );
    diag26data : out std_logic_vector( 18-1 downto 0 );
    diag26fixed : out std_logic_vector( 1-1 downto 0 );
    diag26sevr : out std_logic_vector( 2-1 downto 0 );
    diag27data : out std_logic_vector( 18-1 downto 0 );
    diag27fixed : out std_logic_vector( 1-1 downto 0 );
    diag27sevr : out std_logic_vector( 2-1 downto 0 );
    diag28data : out std_logic_vector( 18-1 downto 0 );
    diag28fixed : out std_logic_vector( 1-1 downto 0 );
    diag28sevr : out std_logic_vector( 2-1 downto 0 );
    diag29data : out std_logic_vector( 18-1 downto 0 );
    diag29fixed : out std_logic_vector( 1-1 downto 0 );
    diag29sevr : out std_logic_vector( 2-1 downto 0 );
    diag2data : out std_logic_vector( 18-1 downto 0 );
    diag2fixed : out std_logic_vector( 1-1 downto 0 );
    diag2sevr : out std_logic_vector( 2-1 downto 0 );
    diag30data : out std_logic_vector( 18-1 downto 0 );
    diag30fixed : out std_logic_vector( 1-1 downto 0 );
    diag30sevr : out std_logic_vector( 2-1 downto 0 );
    diag31data : out std_logic_vector( 18-1 downto 0 );
    diag31fixed : out std_logic_vector( 1-1 downto 0 );
    diag31sevr : out std_logic_vector( 2-1 downto 0 );
    diag3data : out std_logic_vector( 18-1 downto 0 );
    diag3fixed : out std_logic_vector( 1-1 downto 0 );
    diag3sevr : out std_logic_vector( 2-1 downto 0 );
    diag4data : out std_logic_vector( 18-1 downto 0 );
    diag4fixed : out std_logic_vector( 1-1 downto 0 );
    diag4sevr : out std_logic_vector( 2-1 downto 0 );
    diag5data : out std_logic_vector( 18-1 downto 0 );
    diag5fixed : out std_logic_vector( 1-1 downto 0 );
    diag5sevr : out std_logic_vector( 2-1 downto 0 );
    diag6data : out std_logic_vector( 18-1 downto 0 );
    diag6fixed : out std_logic_vector( 1-1 downto 0 );
    diag6sevr : out std_logic_vector( 2-1 downto 0 );
    diag7data : out std_logic_vector( 18-1 downto 0 );
    diag7fixed : out std_logic_vector( 1-1 downto 0 );
    diag7sevr : out std_logic_vector( 2-1 downto 0 );
    diag8data : out std_logic_vector( 18-1 downto 0 );
    diag8fixed : out std_logic_vector( 1-1 downto 0 );
    diag8sevr : out std_logic_vector( 2-1 downto 0 );
    diag9data : out std_logic_vector( 18-1 downto 0 );
    diag9fixed : out std_logic_vector( 1-1 downto 0 );
    diag9sevr : out std_logic_vector( 2-1 downto 0 );
    diagnclk : out std_logic_vector( 1-1 downto 0 );
    diagnrst : out std_logic_vector( 1-1 downto 0 );
    diagnsync : out std_logic_vector( 1-1 downto 0 );
    wfdata_0 : out std_logic_vector( 32-1 downto 0 );
    wfdata_1 : out std_logic_vector( 32-1 downto 0 );
    wfdata_2 : out std_logic_vector( 32-1 downto 0 );
    wfdata_3 : out std_logic_vector( 32-1 downto 0 );
    wfdata_4 : out std_logic_vector( 32-1 downto 0 );
    wfdata_5 : out std_logic_vector( 32-1 downto 0 );
    wfdata_6 : out std_logic_vector( 32-1 downto 0 );
    wfdata_7 : out std_logic_vector( 32-1 downto 0 );
    wfvalid_0 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_1 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_2 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_3 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_4 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_5 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_6 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_7 : out std_logic_vector( 1-1 downto 0 );
    gateway_out : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out10 : out std_logic_vector( 8-1 downto 0 );
    gateway_out11_x1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out12 : out std_logic_vector( 32-1 downto 0 );
    gateway_out13_x1 : out std_logic_vector( 32-1 downto 0 );
    gateway_out25 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7 : out std_logic_vector( 18-1 downto 0 );
    gateway_out8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out5_x1 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out1_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x0 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x16 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x11 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x14 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x6 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x5 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x19 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x15 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x6 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x8 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x10 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x17 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x17 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x15 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x18 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x8 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x6 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x17 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x18 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x18 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x16 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x7 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x20 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x18 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x6 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x8 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x13 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x14 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x11 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x15 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x5 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x13 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x15 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x12 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x5 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x16 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x14 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x7 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x9 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x15 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x16 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x13 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x17 : out std_logic_vector( 1-1 downto 0 );
    gateway_out7_x5 : out std_logic_vector( 18-1 downto 0 );
    gateway_out8_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x8 : out std_logic_vector( 1-1 downto 0 );
    gateway_out44_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out46_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x10 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20_x1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x12 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x22 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x21 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27_x10 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out_x5 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x26 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x22 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x13 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x23 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x23 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x27 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2_x23 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6_x19 : out std_logic_vector( 10-1 downto 0 );
    gateway_out44_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out46_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x11 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20_x2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x14 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x21 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x22 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27_x9 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x21 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x19 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x11 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x19 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x19 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x22 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2_x20 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6_x17 : out std_logic_vector( 10-1 downto 0 );
    gateway_out1_x23 : out std_logic_vector( 1-1 downto 0 );
    gateway_out39 : out std_logic_vector( 18-1 downto 0 );
    gateway_out40 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x24 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x9 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x7 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x6 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x21 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x20 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x20 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x18 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x8 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x7 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x25 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x16 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x6 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x1 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x1 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x7 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x4 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x6 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x6 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x6 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x7 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x1 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x2 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x2 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x7 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x7 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x10 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x2 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x3 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x5 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x0 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x2 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x3 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x5 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x10 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x2 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x4 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x6 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x10 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x10 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x10 : out std_logic_vector( 26-1 downto 0 );
    gateway_out44_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out46_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x6 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x5 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x11 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x12 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27_x5 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out_x3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x13 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x11 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x7 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x12 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x13 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x14 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2_x12 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6_x8 : out std_logic_vector( 10-1 downto 0 );
    gateway_out44 : out std_logic_vector( 18-1 downto 0 );
    gateway_out46 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x5 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x8 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x8 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27_x3 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29 : out std_logic_vector( 18-1 downto 0 );
    gateway_out_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x11 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x8 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x9 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x12 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2_x9 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6_x9 : out std_logic_vector( 10-1 downto 0 )
  );
end example_struct;
architecture structural of example_struct is 
  signal cav1_nco_phase_adj_net : std_logic_vector( 26-1 downto 0 );
  signal cav1_nco_phase_reset_net : std_logic_vector( 1-1 downto 0 );
  signal register13_q_net : std_logic_vector( 18-1 downto 0 );
  signal cav1_p1_calibration_coeff_net : std_logic_vector( 18-1 downto 0 );
  signal cav1_p1_chan_sel_net : std_logic_vector( 4-1 downto 0 );
  signal register16_q_net : std_logic_vector( 18-1 downto 0 );
  signal register9_q_net : std_logic_vector( 32-1 downto 0 );
  signal register8_q_net : std_logic_vector( 18-1 downto 0 );
  signal register7_q_net : std_logic_vector( 18-1 downto 0 );
  signal register3_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register5_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register4_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register6_q_net : std_logic_vector( 18-1 downto 0 );
  signal register10_q_net : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net : std_logic_vector( 18-1 downto 0 );
  signal register12_q_net : std_logic_vector( 18-1 downto 0 );
  signal cav1_p1_window_start_net : std_logic_vector( 16-1 downto 0 );
  signal cav1_p1_window_stop_net : std_logic_vector( 16-1 downto 0 );
  signal register20_q_net : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_calibration_coeff_net : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_chan_sel_net : std_logic_vector( 4-1 downto 0 );
  signal register23_q_net : std_logic_vector( 18-1 downto 0 );
  signal register30_q_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal register29_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register100_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register28_q_net : std_logic_vector( 18-1 downto 0 );
  signal register24_q_net : std_logic_vector( 18-1 downto 0 );
  signal register26_q_net : std_logic_vector( 18-1 downto 0 );
  signal register25_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register17_q_net : std_logic_vector( 18-1 downto 0 );
  signal register18_q_net : std_logic_vector( 18-1 downto 0 );
  signal register19_q_net : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_window_start_net : std_logic_vector( 16-1 downto 0 );
  signal cav1_p2_window_stop_net : std_logic_vector( 16-1 downto 0 );
  signal cav2_nco_phase_adj_net : std_logic_vector( 26-1 downto 0 );
  signal cav2_nco_phase_reset_net : std_logic_vector( 1-1 downto 0 );
  signal register93_q_net : std_logic_vector( 18-1 downto 0 );
  signal cav2_p1_calibration_coeff_net : std_logic_vector( 18-1 downto 0 );
  signal cav2_p1_chan_sel_net : std_logic_vector( 4-1 downto 0 );
  signal register96_q_net : std_logic_vector( 18-1 downto 0 );
  signal register103_q_net : std_logic_vector( 32-1 downto 0 );
  signal register102_q_net : std_logic_vector( 18-1 downto 0 );
  signal register101_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register97_q_net : std_logic_vector( 18-1 downto 0 );
  signal register99_q_net : std_logic_vector( 18-1 downto 0 );
  signal register98_q_net : std_logic_vector( 18-1 downto 0 );
  signal register99_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register90_q_net : std_logic_vector( 18-1 downto 0 );
  signal register91_q_net : std_logic_vector( 18-1 downto 0 );
  signal register92_q_net : std_logic_vector( 18-1 downto 0 );
  signal cav2_p1_window_start_net : std_logic_vector( 16-1 downto 0 );
  signal cav2_p1_window_stop_net : std_logic_vector( 16-1 downto 0 );
  signal register121_q_net : std_logic_vector( 18-1 downto 0 );
  signal ddcsync_net : std_logic_vector( 1-1 downto 0 );
  signal cav2_p2_calibration_coeff_net : std_logic_vector( 18-1 downto 0 );
  signal cav2_p2_chan_sel_net : std_logic_vector( 4-1 downto 0 );
  signal register124_q_net : std_logic_vector( 18-1 downto 0 );
  signal register131_q_net : std_logic_vector( 32-1 downto 0 );
  signal register130_q_net : std_logic_vector( 18-1 downto 0 );
  signal register129_q_net : std_logic_vector( 18-1 downto 0 );
  signal register125_q_net : std_logic_vector( 18-1 downto 0 );
  signal register127_q_net : std_logic_vector( 18-1 downto 0 );
  signal register126_q_net : std_logic_vector( 18-1 downto 0 );
  signal register128_q_net : std_logic_vector( 18-1 downto 0 );
  signal register118_q_net : std_logic_vector( 18-1 downto 0 );
  signal register119_q_net : std_logic_vector( 18-1 downto 0 );
  signal register120_q_net : std_logic_vector( 18-1 downto 0 );
  signal cav2_p2_window_start_net : std_logic_vector( 16-1 downto 0 );
  signal cav2_p2_window_stop_net : std_logic_vector( 16-1 downto 0 );
  signal cav2_freq_eval_start_net : std_logic_vector( 16-1 downto 0 );
  signal cav2_freq_eval_stop_net : std_logic_vector( 16-1 downto 0 );
  signal cav2_reg_latch_pt_net : std_logic_vector( 16-1 downto 0 );
  signal register76_q_net : std_logic_vector( 18-1 downto 0 );
  signal rf_ref_chan_sel_net : std_logic_vector( 4-1 downto 0 );
  signal register80_q_net : std_logic_vector( 18-1 downto 0 );
  signal register78_q_net : std_logic_vector( 18-1 downto 0 );
  signal register82_q_net : std_logic_vector( 18-1 downto 0 );
  signal scratchpad_net : std_logic_vector( 32-1 downto 0 );
  signal register27_q_net : std_logic_vector( 32-1 downto 0 );
  signal cav1_reg_latch_pt_net : std_logic_vector( 16-1 downto 0 );
  signal cav1_freq_eval_start_net : std_logic_vector( 16-1 downto 0 );
  signal cav1_freq_eval_stop_net : std_logic_vector( 16-1 downto 0 );
  signal relational7_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal nco_sin_x0 : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal register33_q_net_x1 : std_logic_vector( 8-1 downto 0 );
  signal register27_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal register111_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert55_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert75_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register98_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert56_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert76_dout_net : std_logic_vector( 2-1 downto 0 );
  signal convert64_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert57_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert77_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register100_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert58_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert78_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register101_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert51_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert79_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register102_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert52_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert80_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register103_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert53_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert81_dout_net : std_logic_vector( 2-1 downto 0 );
  signal convert116_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert62_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert82_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register124_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert71_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert83_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register127_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert72_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert84_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register132_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert13_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register128_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert73_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert85_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register113_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert74_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert86_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register114_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert59_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert87_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register115_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert60_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert88_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register116_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert61_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert89_dout_net : std_logic_vector( 2-1 downto 0 );
  signal convert132_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert66_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert90_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register140_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert67_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert91_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register143_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert68_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert92_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register144_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert69_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert93_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register129_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert70_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert94_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register5_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal convert6_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert14_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register130_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert63_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert95_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register131_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mcode_i_norm_net_x6 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal convert96_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register21_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert7_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert15_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register22_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert8_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert16_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register23_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert17_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register24_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert10_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert18_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register25_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert11_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert19_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register26_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert12_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert20_dout_net : std_logic_vector( 2-1 downto 0 );
  signal register97_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert54_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert65_dout_net : std_logic_vector( 2-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert27_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert28_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert29_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert30_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert31_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert32_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert33_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert34_dout_net : std_logic_vector( 32-1 downto 0 );
  signal convert35_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert36_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert37_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert38_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert39_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert40_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert41_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert42_dout_net : std_logic_vector( 1-1 downto 0 );
  signal down_sample1_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x9 : std_logic_vector( 8-1 downto 0 );
  signal convert11_dout_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal convert_dout_net_x3 : std_logic_vector( 32-1 downto 0 );
  signal down_sample2_q_net_x3 : std_logic_vector( 32-1 downto 0 );
  signal register35_q_net : std_logic_vector( 1-1 downto 0 );
  signal down_sample1_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net : std_logic_vector( 18-1 downto 0 );
  signal convert5_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult2_p_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal down_sample1_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal accumulator5_q_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal convert4_dout_net_x6 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x25 : std_logic_vector( 26-1 downto 0 );
  signal accumulator4_q_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal mcode_bit_net_x3 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x24 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x3 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mcode_i_norm_net_x4 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal convert9_dout_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x29 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x5 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x28 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult5_p_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal accumulator4_q_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult4_p_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal mcode_i_norm_net_x3 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x5 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal convert9_dout_net_x6 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x27 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x4 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x26 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 18-1 downto 0 );
  signal accumulator4_q_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x7 : std_logic_vector( 18-1 downto 0 );
  signal mcode_i_norm_net_x5 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x4 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x7 : std_logic_vector( 26-1 downto 0 );
  signal convert9_dout_net_x7 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x41 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x6 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x40 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 18-1 downto 0 );
  signal accumulator4_q_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x8 : std_logic_vector( 18-1 downto 0 );
  signal mcode_q_norm_net_x6 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x10 : std_logic_vector( 26-1 downto 0 );
  signal logical_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x42 : std_logic_vector( 18-1 downto 0 );
  signal convert6_dout_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal mult3_p_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x8 : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net_x2 : std_logic_vector( 8-1 downto 0 );
  signal addsub3_s_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal register_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net_x2 : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net_x2 : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net_x5 : std_logic_vector( 10-1 downto 0 );
  signal convert1_dout_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal convert_dout_net_x4 : std_logic_vector( 32-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x9 : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net_x1 : std_logic_vector( 8-1 downto 0 );
  signal down_sample2_q_net_x2 : std_logic_vector( 32-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 19-1 downto 0 );
  signal register_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net_x2 : std_logic_vector( 10-1 downto 0 );
  signal register35_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal down_sample1_q_net : std_logic_vector( 18-1 downto 0 );
  signal down_sample_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal convert9_dout_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x8 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x2 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x7 : std_logic_vector( 26-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal accumulator5_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult2_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal accumulator4_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal mcode_i_norm_net_x2 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x2 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal convert9_dout_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult4_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal accumulator4_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult5_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal mcode_i_norm_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal convert9_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net : std_logic_vector( 26-1 downto 0 );
  signal mult2_p_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal accumulator4_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mcode_i_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 26-1 downto 0 );
  signal convert9_dout_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mcode_bit_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal register11_q_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal accumulator5_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mult4_p_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal accumulator4_q_net : std_logic_vector( 26-1 downto 0 );
  signal mult5_p_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal convert4_dout_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal mcode_i_norm_net_x1 : std_logic_vector( 37-1 downto 0 );
  signal delay_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mcode_q_norm_net_x1 : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal convert1_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert5_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 32-1 downto 0 );
  signal mult3_p_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal down_sample2_q_net_x1 : std_logic_vector( 32-1 downto 0 );
  signal addsub3_s_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal register_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net_x0 : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net_x3 : std_logic_vector( 10-1 downto 0 );
  signal convert6_dout_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal mult3_p_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 8-1 downto 0 );
  signal down_sample2_q_net : std_logic_vector( 32-1 downto 0 );
  signal addsub3_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal register_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal relational1_op_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert3_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mult1_p_net_x1 : std_logic_vector( 32-1 downto 0 );
  signal counter2_op_net_x1 : std_logic_vector( 10-1 downto 0 );
  signal register2_q_net_x4 : std_logic_vector( 10-1 downto 0 );
  signal amp_net : std_logic_vector( 18-1 downto 0 );
  signal ddcchannel_net : std_logic_vector( 4-1 downto 0 );
  signal ddci_net : std_logic_vector( 18-1 downto 0 );
  signal ddcq_net : std_logic_vector( 18-1 downto 0 );
  signal phase_net : std_logic_vector( 18-1 downto 0 );
  signal phaseampchannel_net : std_logic_vector( 4-1 downto 0 );
  signal phaseampsync_net : std_logic_vector( 1-1 downto 0 );
  signal q_clk_net_x0 : std_logic;
  signal d_ce_net_x0 : std_logic;
  signal d_clk_net : std_logic;
  signal q_ce_net : std_logic;
  signal q_clk_net : std_logic;
  signal d_ce_net : std_logic;
  signal dest_clk_net : std_logic;
  signal dest_ce_net : std_logic;
  signal c1p1_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal c1p1_if_amp : std_logic_vector( 18-1 downto 0 );
  signal c1p2_if_amp : std_logic_vector( 18-1 downto 0 );
  signal c1p1_if_phi : std_logic_vector( 18-1 downto 0 );
  signal c1p1_if_i : std_logic_vector( 18-1 downto 0 );
  signal c1p1_if_q : std_logic_vector( 18-1 downto 0 );
  signal c1p1_dc_i : std_logic_vector( 18-1 downto 0 );
  signal c1p1_dc_q : std_logic_vector( 18-1 downto 0 );
  signal c1p1_dc_freq : std_logic_vector( 32-1 downto 0 );
  signal c1p1_integ_i : std_logic_vector( 18-1 downto 0 );
  signal c1p1_integ_q : std_logic_vector( 18-1 downto 0 );
  signal c1p1_phi_out : std_logic_vector( 18-1 downto 0 );
  signal c1p1_amp_out : std_logic_vector( 18-1 downto 0 );
  signal c1p1_comp_phi : std_logic_vector( 18-1 downto 0 );
  signal c1p2_if_phi : std_logic_vector( 18-1 downto 0 );
  signal c1p2_if_i : std_logic_vector( 18-1 downto 0 );
  signal c1p2_if_q : std_logic_vector( 18-1 downto 0 );
  signal c1p2_dc_i : std_logic_vector( 18-1 downto 0 );
  signal c1p2_dc_q : std_logic_vector( 18-1 downto 0 );
  signal c1p2_dc_freq : std_logic_vector( 32-1 downto 0 );
  signal c1p2_integ_i : std_logic_vector( 18-1 downto 0 );
  signal c1p2_integ_q : std_logic_vector( 18-1 downto 0 );
  signal c1p2_phi_out : std_logic_vector( 18-1 downto 0 );
  signal c1p2_amp_out : std_logic_vector( 18-1 downto 0 );
  signal c1p2_comp_phi : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x50 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x51 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x45 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x46 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x36 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x35 : std_logic_vector( 18-1 downto 0 );
  signal addsub_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x38 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x39 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x47 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x32 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x30 : std_logic_vector( 18-1 downto 0 );
  signal addsub_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal c1p2_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal c1p1_win_start : std_logic_vector( 16-1 downto 0 );
  signal c1p1_win_stop : std_logic_vector( 16-1 downto 0 );
  signal c1p2_win_start : std_logic_vector( 16-1 downto 0 );
  signal c1p2_win_stop : std_logic_vector( 16-1 downto 0 );
  signal c1_nco_reset : std_logic_vector( 1-1 downto 0 );
  signal c1p1_cal_coeff : std_logic_vector( 18-1 downto 0 );
  signal c1p2_cal_coeff : std_logic_vector( 18-1 downto 0 );
  signal c1_nco_phi : std_logic_vector( 26-1 downto 0 );
  signal c1_freq_win_start : std_logic_vector( 16-1 downto 0 );
  signal c1_freq_win_stop : std_logic_vector( 16-1 downto 0 );
  signal ca_reg_latch_pt_x0 : std_logic_vector( 16-1 downto 0 );
  signal register29_q_net : std_logic_vector( 4-1 downto 0 );
  signal register30_q_net : std_logic_vector( 4-1 downto 0 );
  signal register3_q_net : std_logic_vector( 16-1 downto 0 );
  signal register4_q_net : std_logic_vector( 16-1 downto 0 );
  signal register31_q_net : std_logic_vector( 16-1 downto 0 );
  signal register32_q_net : std_logic_vector( 16-1 downto 0 );
  signal register36_q_net : std_logic_vector( 26-1 downto 0 );
  signal register33_q_net : std_logic_vector( 16-1 downto 0 );
  signal register34_q_net : std_logic_vector( 16-1 downto 0 );
  signal register1_q_net : std_logic_vector( 18-1 downto 0 );
  signal register2_q_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal register5_q_net : std_logic_vector( 16-1 downto 0 );
  signal ref_amp : std_logic_vector( 18-1 downto 0 );
  signal ref_phi : std_logic_vector( 18-1 downto 0 );
  signal ref_i : std_logic_vector( 18-1 downto 0 );
  signal ref_q : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x49 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x44 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x43 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x48 : std_logic_vector( 18-1 downto 0 );
  signal ref_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal register2_q_net : std_logic_vector( 4-1 downto 0 );
  signal c2p1_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal c2p1_if_amp : std_logic_vector( 18-1 downto 0 );
  signal c2p2_if_amp : std_logic_vector( 18-1 downto 0 );
  signal c2p1_if_phi : std_logic_vector( 18-1 downto 0 );
  signal c2p1_if_i : std_logic_vector( 18-1 downto 0 );
  signal c2p1_if_q : std_logic_vector( 18-1 downto 0 );
  signal c2p1_dc_i : std_logic_vector( 18-1 downto 0 );
  signal c2p1_dc_q : std_logic_vector( 18-1 downto 0 );
  signal c2p1_dc_freq : std_logic_vector( 32-1 downto 0 );
  signal c2p1_integ_i : std_logic_vector( 18-1 downto 0 );
  signal c2p1_integ_q : std_logic_vector( 18-1 downto 0 );
  signal c2p1_phi_out : std_logic_vector( 18-1 downto 0 );
  signal c2p1_amp_out : std_logic_vector( 18-1 downto 0 );
  signal c2p1_comp_phi : std_logic_vector( 18-1 downto 0 );
  signal c2p2_if_phi : std_logic_vector( 18-1 downto 0 );
  signal c2p2_if_i : std_logic_vector( 18-1 downto 0 );
  signal c2p2_if_q : std_logic_vector( 18-1 downto 0 );
  signal c2p2_dc_i : std_logic_vector( 18-1 downto 0 );
  signal c2p2_dc_q : std_logic_vector( 18-1 downto 0 );
  signal c2p2_dc_freq : std_logic_vector( 32-1 downto 0 );
  signal c2p2_integ_i : std_logic_vector( 18-1 downto 0 );
  signal c2p2_integ_q : std_logic_vector( 18-1 downto 0 );
  signal c2p2_phi_out : std_logic_vector( 18-1 downto 0 );
  signal c2p2_amp_out : std_logic_vector( 18-1 downto 0 );
  signal c2p2_comp_phi : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x16 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x18 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x17 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x13 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x12 : std_logic_vector( 18-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x9 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x21 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x19 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x20 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x15 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x23 : std_logic_vector( 18-1 downto 0 );
  signal addsub_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal c2p2_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal c2p1_win_start : std_logic_vector( 16-1 downto 0 );
  signal c2p1_win_stop : std_logic_vector( 16-1 downto 0 );
  signal c2p2_win_start : std_logic_vector( 16-1 downto 0 );
  signal c2p2_win_stop : std_logic_vector( 16-1 downto 0 );
  signal c2_nco_reset : std_logic_vector( 1-1 downto 0 );
  signal c2p1_cal_coeff : std_logic_vector( 18-1 downto 0 );
  signal c2p2_cal_coeff : std_logic_vector( 18-1 downto 0 );
  signal c2_nco_phi : std_logic_vector( 26-1 downto 0 );
  signal c2_freq_win_start : std_logic_vector( 16-1 downto 0 );
  signal c2_freq_win_stop : std_logic_vector( 16-1 downto 0 );
  signal ca_reg_latch_pt : std_logic_vector( 16-1 downto 0 );
  signal register1_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal register36_q_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal register33_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal register34_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal register3_q_net_x1 : std_logic_vector( 16-1 downto 0 );
  signal register4_q_net_x1 : std_logic_vector( 16-1 downto 0 );
  signal register2_q_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal register5_q_net_x1 : std_logic_vector( 16-1 downto 0 );
  signal register29_q_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal register30_q_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal register31_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal register32_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal register11_q_net_x34 : std_logic_vector( 18-1 downto 0 );
  signal relational7_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant64_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal register11_q_net_x11 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x14 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x10 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x37 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x22 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x33 : std_logic_vector( 18-1 downto 0 );
  signal register11_q_net_x31 : std_logic_vector( 18-1 downto 0 );
  signal nco_sin : std_logic_vector( 26-1 downto 0 );
  signal constant31_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal convert11_dout_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal nco_cos_x0 : std_logic_vector( 26-1 downto 0 );
  signal down_sample2_q_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal convert11_dout_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert4_dout_net_x1 : std_logic_vector( 8-1 downto 0 );
  signal down_sample2_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert11_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal nco_cos : std_logic_vector( 26-1 downto 0 );
begin
  cav1_nco_phase_adj_net <= cav1_nco_phase_adj;
  cav1_nco_phase_reset_net <= cav1_nco_phase_reset;
  cav1_p1_amp_out <= register13_q_net;
  cav1_p1_calibration_coeff_net <= cav1_p1_calibration_coeff;
  cav1_p1_chan_sel_net <= cav1_p1_chan_sel;
  cav1_p1_comparison_phase <= register16_q_net;
  cav1_p1_dc_freq <= register9_q_net;
  cav1_p1_dc_img <= register8_q_net;
  cav1_p1_dc_real <= register7_q_net;
  cav1_p1_if_amp <= register3_q_net_x0;
  cav1_p1_if_i <= register5_q_net_x0;
  cav1_p1_if_phase <= register4_q_net_x0;
  cav1_p1_if_q <= register6_q_net;
  cav1_p1_integrated_i <= register10_q_net;
  cav1_p1_integrated_q <= register11_q_net;
  cav1_p1_phase_out <= register12_q_net;
  cav1_p1_window_start_net <= cav1_p1_window_start;
  cav1_p1_window_stop_net <= cav1_p1_window_stop;
  cav1_p2_amp_out <= register20_q_net;
  cav1_p2_calibration_coeff_net <= cav1_p2_calibration_coeff;
  cav1_p2_chan_sel_net <= cav1_p2_chan_sel;
  cav1_p2_comparison_phase <= register23_q_net;
  cav1_p2_dc_freq <= register30_q_net_x0;
  cav1_p2_dc_img <= register29_q_net_x0;
  cav1_p2_dc_real <= register28_q_net;
  cav1_p2_if_amp <= register24_q_net;
  cav1_p2_if_i <= register26_q_net;
  cav1_p2_if_phase <= register25_q_net;
  cav1_p2_if_q <= register1_q_net_x0;
  cav1_p2_integrated_i <= register17_q_net;
  cav1_p2_integrated_q <= register18_q_net;
  cav1_p2_phase_out <= register19_q_net;
  cav1_p2_window_start_net <= cav1_p2_window_start;
  cav1_p2_window_stop_net <= cav1_p2_window_stop;
  cav2_nco_phase_adj_net <= cav2_nco_phase_adj;
  cav2_nco_phase_reset_net <= cav2_nco_phase_reset;
  cav2_p1_amp_out <= register93_q_net;
  cav2_p1_calibration_coeff_net <= cav2_p1_calibration_coeff;
  cav2_p1_chan_sel_net <= cav2_p1_chan_sel;
  cav2_p1_comparison_phase <= register96_q_net;
  cav2_p1_dc_freq <= register103_q_net;
  cav2_p1_dc_img <= register102_q_net;
  cav2_p1_dc_real <= register101_q_net_x0;
  cav2_p1_if_amp <= register97_q_net;
  cav2_p1_if_i <= register99_q_net;
  cav2_p1_if_phase <= register98_q_net;
  cav2_p1_if_q <= register100_q_net_x0;
  cav2_p1_integrated_i <= register90_q_net;
  cav2_p1_integrated_q <= register91_q_net;
  cav2_p1_phase_out <= register92_q_net;
  cav2_p1_window_start_net <= cav2_p1_window_start;
  cav2_p1_window_stop_net <= cav2_p1_window_stop;
  cav2_p2_amp_out <= register121_q_net;
  cav2_p2_calibration_coeff_net <= cav2_p2_calibration_coeff;
  cav2_p2_chan_sel_net <= cav2_p2_chan_sel;
  cav2_p2_comparison_phase <= register124_q_net;
  cav2_p2_dc_freq <= register131_q_net;
  cav2_p2_dc_img <= register130_q_net;
  cav2_p2_dc_real <= register129_q_net;
  cav2_p2_if_amp <= register125_q_net;
  cav2_p2_if_i <= register127_q_net;
  cav2_p2_if_phase <= register126_q_net;
  cav2_p2_if_q <= register128_q_net;
  cav2_p2_integrated_i <= register118_q_net;
  cav2_p2_integrated_q <= register119_q_net;
  cav2_p2_phase_out <= register120_q_net;
  cav2_p2_window_start_net <= cav2_p2_window_start;
  cav2_p2_window_stop_net <= cav2_p2_window_stop;
  cav2_freq_eval_start_net <= cav2_freq_eval_start;
  cav2_freq_eval_stop_net <= cav2_freq_eval_stop;
  cav2_reg_latch_pt_net <= cav2_reg_latch_pt;
  rf_ref_amp <= register76_q_net;
  rf_ref_chan_sel_net <= rf_ref_chan_sel;
  rf_ref_i <= register80_q_net;
  rf_ref_phase <= register78_q_net;
  rf_ref_q <= register82_q_net;
  scratchpad_net <= scratchpad;
  status_0 <= register27_q_net;
  cav1_reg_latch_pt_net <= cav1_reg_latch_pt;
  cav1_freq_eval_start_net <= cav1_freq_eval_start;
  cav1_freq_eval_stop_net <= cav1_freq_eval_stop;
  gateway_out_x0 <= relational7_op_net_x0;
  gateway_out1_x3 <= nco_sin_x0;
  gateway_out2_x2 <= convert3_dout_net_x4;
  gateway_out_x1 <= register33_q_net_x1;
  gateway_out1_x4 <= register27_q_net_x0;
  diag10data <= register111_q_net;
  diag10fixed <= convert55_dout_net;
  diag10sevr <= convert75_dout_net;
  diag11data <= register98_q_net_x0;
  diag11fixed <= convert56_dout_net;
  diag11sevr <= convert76_dout_net;
  diag12data <= register99_q_net_x0;
  diag12fixed <= convert57_dout_net;
  diag12sevr <= convert77_dout_net;
  diag13data <= register100_q_net;
  diag13fixed <= convert58_dout_net;
  diag13sevr <= convert78_dout_net;
  diag14data <= register101_q_net;
  diag14fixed <= convert51_dout_net;
  diag14sevr <= convert79_dout_net;
  diag15data <= register102_q_net_x0;
  diag15fixed <= convert52_dout_net;
  diag15sevr <= convert80_dout_net;
  diag16data <= register103_q_net_x0;
  diag16fixed <= convert53_dout_net;
  diag16sevr <= convert81_dout_net;
  diag17data <= convert116_dout_net;
  diag17fixed <= convert62_dout_net;
  diag17sevr <= convert82_dout_net;
  diag18data <= register124_q_net_x0;
  diag18fixed <= convert71_dout_net;
  diag18sevr <= convert83_dout_net;
  diag19data <= register127_q_net_x0;
  diag19fixed <= convert72_dout_net;
  diag19sevr <= convert84_dout_net;
  diag1data <= register132_q_net;
  diag1fixed <= convert4_dout_net;
  diag1sevr <= convert13_dout_net;
  diag20data <= register128_q_net_x0;
  diag20fixed <= convert73_dout_net;
  diag20sevr <= convert85_dout_net;
  diag21data <= register113_q_net;
  diag21fixed <= convert74_dout_net;
  diag21sevr <= convert86_dout_net;
  diag22data <= register114_q_net;
  diag22fixed <= convert59_dout_net;
  diag22sevr <= convert87_dout_net;
  diag23data <= register115_q_net;
  diag23fixed <= convert60_dout_net;
  diag23sevr <= convert88_dout_net;
  diag24data <= register116_q_net;
  diag24fixed <= convert61_dout_net;
  diag24sevr <= convert89_dout_net;
  diag25data <= convert132_dout_net;
  diag25fixed <= convert66_dout_net;
  diag25sevr <= convert90_dout_net;
  diag26data <= register140_q_net;
  diag26fixed <= convert67_dout_net;
  diag26sevr <= convert91_dout_net;
  diag27data <= register143_q_net;
  diag27fixed <= convert68_dout_net;
  diag27sevr <= convert92_dout_net;
  diag28data <= register144_q_net;
  diag28fixed <= convert69_dout_net;
  diag28sevr <= convert93_dout_net;
  diag29data <= register129_q_net_x0;
  diag29fixed <= convert70_dout_net;
  diag29sevr <= convert94_dout_net;
  diag2data <= register5_q_net_x2;
  diag2fixed <= convert6_dout_net;
  diag2sevr <= convert14_dout_net;
  diag30data <= register130_q_net_x0;
  diag30fixed <= convert63_dout_net;
  diag30sevr <= convert95_dout_net;
  diag31data <= register131_q_net_x0;
  diag31fixed <= convert64_dout_net;
  diag31sevr <= convert96_dout_net;
  diag3data <= register21_q_net;
  diag3fixed <= convert7_dout_net;
  diag3sevr <= convert15_dout_net;
  diag4data <= register22_q_net;
  diag4fixed <= convert8_dout_net;
  diag4sevr <= convert16_dout_net;
  diag5data <= register23_q_net_x0;
  diag5fixed <= convert9_dout_net;
  diag5sevr <= convert17_dout_net;
  diag6data <= register24_q_net_x0;
  diag6fixed <= convert10_dout_net;
  diag6sevr <= convert18_dout_net;
  diag7data <= register25_q_net_x0;
  diag7fixed <= convert11_dout_net;
  diag7sevr <= convert19_dout_net;
  diag8data <= register26_q_net_x0;
  diag8fixed <= convert12_dout_net;
  diag8sevr <= convert20_dout_net;
  diag9data <= register97_q_net_x0;
  diag9fixed <= convert54_dout_net;
  diag9sevr <= convert65_dout_net;
  diagnclk <= convert2_dout_net;
  diagnrst <= convert_dout_net;
  diagnsync <= convert1_dout_net;
  wfdata_0 <= convert27_dout_net;
  wfdata_1 <= convert28_dout_net;
  wfdata_2 <= convert29_dout_net;
  wfdata_3 <= convert30_dout_net;
  wfdata_4 <= convert31_dout_net;
  wfdata_5 <= convert32_dout_net;
  wfdata_6 <= convert33_dout_net;
  wfdata_7 <= convert34_dout_net;
  wfvalid_0 <= convert35_dout_net;
  wfvalid_1 <= convert36_dout_net;
  wfvalid_2 <= convert37_dout_net;
  wfvalid_3 <= convert38_dout_net;
  wfvalid_4 <= convert39_dout_net;
  wfvalid_5 <= convert40_dout_net;
  wfvalid_6 <= convert41_dout_net;
  wfvalid_7 <= convert42_dout_net;
  gateway_out <= down_sample1_q_net_x1;
  gateway_out1_x2 <= down_sample_q_net_x0;
  gateway_out10 <= convert4_dout_net_x9;
  gateway_out11_x1 <= convert11_dout_net_x3;
  gateway_out12 <= convert_dout_net_x3;
  gateway_out13_x1 <= down_sample2_q_net_x3;
  gateway_out25 <= register35_q_net;
  gateway_out4_x1 <= down_sample1_q_net_x0;
  gateway_out5_x0 <= down_sample_q_net;
  gateway_out6 <= convert5_dout_net_x0;
  gateway_out7 <= mult2_p_net_x2;
  gateway_out8 <= down_sample1_q_net_x2;
  gateway_out9 <= down_sample_q_net_x2;
  gateway_out5 <= accumulator5_q_net_x4;
  gateway_out6_x0 <= mult2_p_net_x2;
  gateway_out9_x0 <= convert4_dout_net_x6;
  gateway_out1 <= convert9_dout_net_x5;
  gateway_out2_x0 <= convert3_dout_net_x4;
  gateway_out4 <= register11_q_net_x25;
  gateway_out7_x0 <= accumulator4_q_net_x4;
  gateway_out8_x0 <= mult_p_net_x2;
  gateway_out11 <= register11_q_net_x25;
  gateway_out13 <= mcode_bit_net_x3;
  gateway_out14 <= register11_q_net_x24;
  gateway_out27 <= mcode_bit_net_x3;
  gateway_out5_x1 <= mcode_q_norm_net_x3;
  gateway_out6_x1 <= delay1_q_net_x6;
  gateway_out22 <= mcode_i_norm_net_x4;
  gateway_out24 <= delay_q_net_x4;
  gateway_out1_x0 <= convert4_dout_net_x6;
  gateway_out2_x1 <= convert9_dout_net_x5;
  gateway_out3 <= mcode_i_norm_net_x4;
  gateway_out4_x0 <= mcode_q_norm_net_x3;
  gateway_out1_x1 <= convert9_dout_net_x4;
  gateway_out11_x0 <= register11_q_net_x29;
  gateway_out13_x0 <= mcode_bit_net_x5;
  gateway_out14_x0 <= register11_q_net_x28;
  gateway_out2 <= convert3_dout_net_x4;
  gateway_out4_x16 <= register11_q_net_x29;
  gateway_out5_x11 <= accumulator5_q_net_x3;
  gateway_out6_x14 <= mult5_p_net_x2;
  gateway_out7_x6 <= accumulator4_q_net_x3;
  gateway_out8_x1 <= mult4_p_net_x2;
  gateway_out9_x5 <= convert4_dout_net_x5;
  gateway_out1_x19 <= convert4_dout_net_x5;
  gateway_out2_x15 <= convert9_dout_net_x4;
  gateway_out22_x4 <= mcode_i_norm_net_x3;
  gateway_out24_x6 <= delay_q_net_x3;
  gateway_out27_x8 <= mcode_bit_net_x5;
  gateway_out3_x10 <= mcode_i_norm_net_x3;
  gateway_out4_x17 <= mcode_q_norm_net_x5;
  gateway_out5_x17 <= mcode_q_norm_net_x5;
  gateway_out6_x15 <= delay1_q_net_x5;
  gateway_out1_x18 <= convert9_dout_net_x6;
  gateway_out11_x8 <= register11_q_net_x27;
  gateway_out13_x6 <= mcode_bit_net_x4;
  gateway_out14_x5 <= register11_q_net_x26;
  gateway_out2_x17 <= convert3_dout_net_x4;
  gateway_out4_x18 <= register11_q_net_x27;
  gateway_out5_x18 <= accumulator5_q_net_x6;
  gateway_out6_x16 <= mult2_p_net;
  gateway_out7_x7 <= accumulator4_q_net_x6;
  gateway_out8_x7 <= mult_p_net;
  gateway_out9_x6 <= convert4_dout_net_x7;
  gateway_out1_x20 <= convert4_dout_net_x7;
  gateway_out2_x18 <= convert9_dout_net_x6;
  gateway_out22_x5 <= mcode_i_norm_net_x5;
  gateway_out24_x4 <= delay_q_net_x5;
  gateway_out27_x6 <= mcode_bit_net_x4;
  gateway_out3_x8 <= mcode_i_norm_net_x5;
  gateway_out4_x13 <= mcode_q_norm_net_x4;
  gateway_out5_x14 <= mcode_q_norm_net_x4;
  gateway_out6_x11 <= delay1_q_net_x7;
  gateway_out1_x15 <= convert9_dout_net_x7;
  gateway_out11_x7 <= register11_q_net_x41;
  gateway_out13_x5 <= mcode_bit_net_x6;
  gateway_out14_x4 <= register11_q_net_x40;
  gateway_out2_x13 <= convert3_dout_net_x4;
  gateway_out4_x14 <= register11_q_net_x41;
  gateway_out5_x15 <= accumulator5_q_net_x5;
  gateway_out6_x12 <= mult5_p_net;
  gateway_out7_x4 <= accumulator4_q_net_x5;
  gateway_out8_x5 <= mult4_p_net;
  gateway_out9_x4 <= convert4_dout_net_x8;
  gateway_out1_x16 <= convert4_dout_net_x8;
  gateway_out2_x14 <= convert9_dout_net_x7;
  gateway_out22_x3 <= mcode_i_norm_net_x6;
  gateway_out24_x5 <= delay_q_net_x6;
  gateway_out27_x7 <= mcode_bit_net_x6;
  gateway_out3_x9 <= mcode_i_norm_net_x6;
  gateway_out4_x15 <= mcode_q_norm_net_x6;
  gateway_out5_x16 <= mcode_q_norm_net_x6;
  gateway_out6_x13 <= delay1_q_net_x10;
  gateway_out1_x17 <= logical_y_net_x2;
  gateway_out7_x5 <= down_sample_q_net_x0;
  gateway_out8_x6 <= register11_q_net_x42;
  gateway_out9_x8 <= convert3_dout_net_x4;
  gateway_out44_x1 <= convert6_dout_net_x1;
  gateway_out46_x1 <= convert5_dout_net_x0;
  gateway_out11_x10 <= convert_dout_net_x3;
  gateway_out19_x1 <= mult3_p_net_x2;
  gateway_out20_x1 <= delay1_q_net_x8;
  gateway_out3_x12 <= delay2_q_net_x1;
  gateway_out4_x22 <= delay3_q_net_x2;
  gateway_out5_x21 <= down_sample2_q_net_x3;
  gateway_out27_x10 <= addsub3_s_net_x2;
  gateway_out28_x2 <= register_q_net_x2;
  gateway_out29_x2 <= register1_q_net_x5;
  gateway_out_x5 <= mult3_p_net_x2;
  gateway_out1_x26 <= relational1_op_net_x2;
  gateway_out2_x22 <= delay5_q_net_x2;
  gateway_out3_x13 <= register_q_net_x2;
  gateway_out4_x23 <= register1_q_net_x5;
  gateway_out5_x23 <= convert3_dout_net_x2;
  gateway_out1_x27 <= mult1_p_net_x2;
  gateway_out2_x23 <= counter2_op_net_x2;
  gateway_out6_x19 <= register2_q_net_x5;
  gateway_out44_x2 <= convert1_dout_net_x1;
  gateway_out46_x2 <= convert_dout_net_x2;
  gateway_out11_x11 <= convert_dout_net_x4;
  gateway_out19_x2 <= mult3_p_net;
  gateway_out20_x2 <= delay1_q_net_x9;
  gateway_out3_x14 <= delay2_q_net_x2;
  gateway_out4_x21 <= delay3_q_net_x1;
  gateway_out5_x22 <= down_sample2_q_net_x2;
  gateway_out27_x9 <= addsub3_s_net;
  gateway_out28_x1 <= register_q_net;
  gateway_out29_x1 <= register1_q_net_x2;
  gateway_out_x4 <= mult3_p_net;
  gateway_out1_x21 <= relational1_op_net;
  gateway_out2_x19 <= delay5_q_net;
  gateway_out3_x11 <= register_q_net;
  gateway_out4_x19 <= register1_q_net_x2;
  gateway_out5_x19 <= convert3_dout_net_x3;
  gateway_out1_x22 <= mult1_p_net;
  gateway_out2_x20 <= counter2_op_net;
  gateway_out6_x17 <= register2_q_net_x2;
  gateway_out1_x23 <= register35_q_net_x0;
  gateway_out39 <= down_sample1_q_net;
  gateway_out40 <= down_sample_q_net_x1;
  gateway_out1_x24 <= convert9_dout_net_x3;
  gateway_out11_x9 <= register11_q_net_x8;
  gateway_out13_x7 <= mcode_bit_net_x2;
  gateway_out14_x6 <= register11_q_net_x7;
  gateway_out2_x21 <= convert3_dout_net;
  gateway_out4_x20 <= register11_q_net_x8;
  gateway_out5_x20 <= accumulator5_q_net_x2;
  gateway_out6_x18 <= mult2_p_net_x0;
  gateway_out7_x8 <= accumulator4_q_net_x2;
  gateway_out8_x8 <= mult_p_net_x0;
  gateway_out9_x7 <= convert4_dout_net_x4;
  gateway_out1_x25 <= convert4_dout_net_x4;
  gateway_out2_x16 <= convert9_dout_net_x3;
  gateway_out22_x6 <= mcode_i_norm_net_x2;
  gateway_out24_x1 <= delay_q_net_x2;
  gateway_out27_x1 <= mcode_bit_net_x2;
  gateway_out3_x1 <= mcode_i_norm_net_x2;
  gateway_out4_x5 <= mcode_q_norm_net_x2;
  gateway_out5_x5 <= mcode_q_norm_net_x2;
  gateway_out6_x5 <= delay1_q_net_x2;
  gateway_out1_x7 <= convert9_dout_net_x2;
  gateway_out11_x3 <= register11_q_net_x3;
  gateway_out13_x4 <= mcode_bit_net_x0;
  gateway_out14_x3 <= register11_q_net_x2;
  gateway_out2_x6 <= convert3_dout_net;
  gateway_out4_x6 <= register11_q_net_x3;
  gateway_out5_x6 <= accumulator5_q_net_x1;
  gateway_out6_x6 <= mult4_p_net_x0;
  gateway_out7_x3 <= accumulator4_q_net_x1;
  gateway_out8_x4 <= mult5_p_net_x0;
  gateway_out9_x3 <= convert4_dout_net_x3;
  gateway_out1_x9 <= convert4_dout_net_x3;
  gateway_out2_x7 <= convert9_dout_net_x2;
  gateway_out22_x1 <= mcode_i_norm_net_x0;
  gateway_out24_x2 <= delay_q_net_x0;
  gateway_out27_x2 <= mcode_bit_net_x0;
  gateway_out3_x2 <= mcode_i_norm_net_x0;
  gateway_out4_x7 <= mcode_q_norm_net_x0;
  gateway_out5_x7 <= mcode_q_norm_net_x0;
  gateway_out6_x7 <= delay1_q_net_x0;
  gateway_out1_x10 <= convert9_dout_net_x0;
  gateway_out11_x4 <= register11_q_net_x1;
  gateway_out13_x2 <= mcode_bit_net;
  gateway_out14_x1 <= register11_q_net_x0;
  gateway_out2_x3 <= convert3_dout_net;
  gateway_out4_x3 <= register11_q_net_x1;
  gateway_out5_x2 <= accumulator5_q_net;
  gateway_out6_x2 <= mult2_p_net_x1;
  gateway_out7_x1 <= accumulator4_q_net_x0;
  gateway_out8_x2 <= mult_p_net_x1;
  gateway_out9_x1 <= convert4_dout_net_x0;
  gateway_out1_x5 <= convert4_dout_net_x0;
  gateway_out2_x4 <= convert9_dout_net_x0;
  gateway_out22_x0 <= mcode_i_norm_net;
  gateway_out24_x0 <= delay_q_net;
  gateway_out27_x0 <= mcode_bit_net;
  gateway_out3_x0 <= mcode_i_norm_net;
  gateway_out4_x2 <= mcode_q_norm_net;
  gateway_out5_x3 <= mcode_q_norm_net;
  gateway_out6_x3 <= delay1_q_net;
  gateway_out1_x6 <= convert9_dout_net_x1;
  gateway_out11_x2 <= register11_q_net_x4;
  gateway_out13_x3 <= mcode_bit_net_x1;
  gateway_out14_x2 <= register11_q_net_x6;
  gateway_out2_x5 <= convert3_dout_net;
  gateway_out4_x4 <= register11_q_net_x4;
  gateway_out5_x4 <= accumulator5_q_net_x0;
  gateway_out6_x4 <= mult4_p_net_x1;
  gateway_out7_x2 <= accumulator4_q_net;
  gateway_out8_x3 <= mult5_p_net_x1;
  gateway_out9_x2 <= convert4_dout_net_x2;
  gateway_out1_x8 <= convert4_dout_net_x2;
  gateway_out2_x10 <= convert9_dout_net_x1;
  gateway_out22_x2 <= mcode_i_norm_net_x1;
  gateway_out24_x3 <= delay_q_net_x1;
  gateway_out27_x4 <= mcode_bit_net_x1;
  gateway_out3_x6 <= mcode_i_norm_net_x1;
  gateway_out4_x10 <= mcode_q_norm_net_x1;
  gateway_out5_x10 <= mcode_q_norm_net_x1;
  gateway_out6_x10 <= delay1_q_net_x1;
  gateway_out44_x0 <= convert1_dout_net_x0;
  gateway_out46_x0 <= convert5_dout_net;
  gateway_out11_x6 <= convert_dout_net_x1;
  gateway_out19_x0 <= mult3_p_net_x1;
  gateway_out20_x0 <= delay1_q_net_x4;
  gateway_out3_x5 <= delay2_q_net_x0;
  gateway_out4_x11 <= delay3_q_net_x0;
  gateway_out5_x12 <= down_sample2_q_net_x1;
  gateway_out27_x5 <= addsub3_s_net_x1;
  gateway_out28_x0 <= register_q_net_x1;
  gateway_out29_x0 <= register1_q_net_x3;
  gateway_out_x3 <= mult3_p_net_x1;
  gateway_out1_x13 <= relational1_op_net_x0;
  gateway_out2_x11 <= delay5_q_net_x1;
  gateway_out3_x7 <= register_q_net_x1;
  gateway_out4_x12 <= register1_q_net_x3;
  gateway_out5_x13 <= convert3_dout_net_x1;
  gateway_out1_x14 <= mult1_p_net_x0;
  gateway_out2_x12 <= counter2_op_net_x0;
  gateway_out6_x8 <= register2_q_net_x3;
  gateway_out44 <= convert6_dout_net_x0;
  gateway_out46 <= convert2_dout_net_x1;
  gateway_out11_x5 <= convert_dout_net_x0;
  gateway_out19 <= mult3_p_net_x0;
  gateway_out20 <= delay1_q_net_x3;
  gateway_out3_x4 <= delay2_q_net;
  gateway_out4_x8 <= delay3_q_net;
  gateway_out5_x8 <= down_sample2_q_net;
  gateway_out27_x3 <= addsub3_s_net_x0;
  gateway_out28 <= register_q_net_x0;
  gateway_out29 <= register1_q_net_x4;
  gateway_out_x2 <= mult3_p_net_x0;
  gateway_out1_x11 <= relational1_op_net_x1;
  gateway_out2_x8 <= delay5_q_net_x0;
  gateway_out3_x3 <= register_q_net_x0;
  gateway_out4_x9 <= register1_q_net_x4;
  gateway_out5_x9 <= convert3_dout_net_x0;
  gateway_out1_x12 <= mult1_p_net_x1;
  gateway_out2_x9 <= counter2_op_net_x1;
  gateway_out6_x9 <= register2_q_net_x4;
  amp_net <= amp;
  ddcchannel_net <= ddcchannel;
  ddci_net <= ddci;
  ddcq_net <= ddcq;
  ddcsync_net <= ddcsync;
  phase_net <= phase;
  phaseampchannel_net <= phaseampchannel;
  phaseampsync_net <= phaseampsync;
  q_clk_net_x0 <= clk_1_x0;
  d_ce_net_x0 <= ce_1_x0;
  d_clk_net <= clk_12;
  q_ce_net <= ce_12;
  q_clk_net <= clk_1;
  d_ce_net <= ce_1;
  dest_clk_net <= clk_8;
  dest_ce_net <= ce_8;
  subsystem : entity work.example_subsystem_x7 
  port map (
    cav1_p1_if_amp => register11_q_net_x50,
    cav1_p1_if_phase => register11_q_net_x51,
    cav1_p1_if_i => register11_q_net_x45,
    cav1_p1_if_q => register11_q_net_x46,
    cav1_p1_dc_real => convert6_dout_net_x1,
    cav1_p1_dc_img => convert5_dout_net_x0,
    cav1_p1_dc_freq => down_sample2_q_net_x3,
    cav1_p1_integrated_i => convert9_dout_net_x5,
    cav1_p1_integrated_q => convert4_dout_net_x6,
    cav1_p1_phase_out => register11_q_net_x36,
    cav1_p1_amp_out => register11_q_net_x35,
    cav1_p1_comparison_phase => addsub_s_net_x2,
    cav1_p2_if_amp => register11_q_net_x38,
    cav1_p2_if_phase => register11_q_net_x39,
    cav1_p2_if_i => register11_q_net_x47,
    cav1_p2_if_q => register11_q_net_x42,
    cav1_p2_dc_real => convert1_dout_net_x1,
    cav1_p2_dc_img => convert_dout_net_x2,
    cav1_p2_dc_freq => down_sample2_q_net_x2,
    cav1_p2_integrated_i => convert9_dout_net_x6,
    cav1_p2_integrated_q => convert4_dout_net_x7,
    cav1_p2_phase_out => register11_q_net_x32,
    cav1_p2_amp_out => register11_q_net_x30,
    cav1_p2_comparison_phase => addsub_s_net_x1,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    p1_1 => c1p1_if_amp,
    p2_1 => c1p2_if_amp,
    p1_2 => c1p1_if_phi,
    p1_3 => c1p1_if_i,
    p1_4 => c1p1_if_q,
    p1_5 => c1p1_dc_i,
    p1_6 => c1p1_dc_q,
    p1_7 => c1p1_dc_freq,
    p1_8 => c1p1_integ_i,
    p1_9 => c1p1_integ_q,
    p1_10 => c1p1_phi_out,
    p1_11 => c1p1_amp_out,
    p1_12 => c1p1_comp_phi,
    p2_2 => c1p2_if_phi,
    p2_3 => c1p2_if_i,
    p2_4 => c1p2_if_q,
    p2_5 => c1p2_dc_i,
    p2_6 => c1p2_dc_q,
    p2_7 => c1p2_dc_freq,
    p2_8 => c1p2_integ_i,
    p2_9 => c1p2_integ_q,
    p2_10 => c1p2_phi_out,
    p2_11 => c1p2_amp_out,
    p2_12 => c1p2_comp_phi
  );
  subsystem2_x0 : entity work.example_subsystem2_x1 
  port map (
    in1_1 => c1p1_chan_sel,
    in1_2 => c1p2_chan_sel,
    in1_3 => c1p1_win_start,
    in1_4 => c1p1_win_stop,
    in1_5 => c1p2_win_start,
    in1_6 => c1p2_win_stop,
    in1_7 => c1_nco_reset,
    in1_8 => c1p1_cal_coeff,
    in1_9 => c1p2_cal_coeff,
    in1_10 => c1_nco_phi,
    in1_11 => c1_freq_win_start,
    in1_12 => c1_freq_win_stop,
    in1_13 => ca_reg_latch_pt_x0,
    clk_1_x0 => q_clk_net_x0,
    ce_1 => d_ce_net_x0,
    clk_1 => q_clk_net,
    ce_1_x0 => d_ce_net,
    cav1_p1_chan_sel => register29_q_net,
    cav1_p2_chan_sel => register30_q_net,
    cav1_f_window_start => register3_q_net,
    cav1_f_window_stop => register4_q_net,
    cav1_p1_window_start => register31_q_net,
    cav1_p1_window_stop => register32_q_net,
    cav1_nco_phase_reset => register35_q_net,
    cav1_nco_phase_adj => register36_q_net,
    cav1_p2_window_start => register33_q_net,
    cav1_p2_window_stop => register34_q_net,
    cav1_p1_cal_coef => register1_q_net,
    cav1_p2_cal_coef => register2_q_net_x0,
    cav1_reg_latch_pt => register5_q_net
  );
  subsystem3 : entity work.example_subsystem3_x3 
  port map (
    rf_ref_amp => down_sample1_q_net,
    ref_q_phase => register11_q_net_x49,
    rf_ref_phase => down_sample_q_net_x1,
    rf_ref_i => down_sample1_q_net_x0,
    rf_ref_q => down_sample_q_net,
    ref_i_reg => register11_q_net_x44,
    ref_q_reg => register11_q_net_x43,
    ref_i_amp => register11_q_net_x48,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    out1_1 => ref_amp,
    out1_2 => ref_phi,
    out1_3 => ref_i,
    out1_4 => ref_q
  );
  subsystem4 : entity work.example_subsystem4_x12 
  port map (
    in1 => ref_chan_sel,
    clk_1_x0 => q_clk_net_x0,
    ce_1_x0 => d_ce_net_x0,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    rf_ref_chan_sel => register2_q_net
  );
  subsystem5 : entity work.example_subsystem5_x8 
  port map (
    cav2_p1_if_amp => register11_q_net_x5,
    cav2_p1_if_phase => register11_q_net_x16,
    cav2_p1_if_i => register11_q_net_x18,
    cav2_p1_if_q => register11_q_net_x17,
    cav2_p1_dc_real => convert1_dout_net_x0,
    cav2_p1_dc_img => convert5_dout_net,
    cav2_p1_dc_freq => down_sample2_q_net_x1,
    cav2_p1_integrated_i => convert9_dout_net_x3,
    cav2_p1_integrated_q => convert4_dout_net_x4,
    cav2_p1_phase_out => register11_q_net_x13,
    cav2_p1_amp_out => register11_q_net_x12,
    cav2_p1_comparison_phase => addsub_s_net,
    cav2_p2_if_amp => register11_q_net_x9,
    cav2_p2_if_phase => register11_q_net_x21,
    cav2_p2_if_i => register11_q_net_x19,
    cav2_p2_if_q => register11_q_net_x20,
    cav2_p2_dc_real => convert6_dout_net_x0,
    cav2_p2_dc_img => convert2_dout_net_x1,
    cav2_p2_dc_freq => down_sample2_q_net,
    cav2_p2_integrated_i => convert9_dout_net_x0,
    cav2_p2_integrated_q => convert4_dout_net_x0,
    cav2_p2_phase_out => register11_q_net_x15,
    cav2_p2_amp_out => register11_q_net_x23,
    cav2_p2_comparison_phase => addsub_s_net_x0,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    p1_1 => c2p1_if_amp,
    p2_1 => c2p2_if_amp,
    p1_2 => c2p1_if_phi,
    p1_3 => c2p1_if_i,
    p1_4 => c2p1_if_q,
    p1_5 => c2p1_dc_i,
    p1_6 => c2p1_dc_q,
    p1_7 => c2p1_dc_freq,
    p1_8 => c2p1_integ_i,
    p1_9 => c2p1_integ_q,
    p1_10 => c2p1_phi_out,
    p1_11 => c2p1_amp_out,
    p1_12 => c2p1_comp_phi,
    p2_2 => c2p2_if_phi,
    p2_3 => c2p2_if_i,
    p2_4 => c2p2_if_q,
    p2_5 => c2p2_dc_i,
    p2_6 => c2p2_dc_q,
    p2_7 => c2p2_dc_freq,
    p2_8 => c2p2_integ_i,
    p2_9 => c2p2_integ_q,
    p2_10 => c2p2_phi_out,
    p2_11 => c2p2_amp_out,
    p2_12 => c2p2_comp_phi
  );
  subsystem7 : entity work.example_subsystem7_x0 
  port map (
    in1_1 => c2p1_chan_sel,
    in1_2 => c2p2_chan_sel,
    in1_3 => c2p1_win_start,
    in1_4 => c2p1_win_stop,
    in1_5 => c2p2_win_start,
    in1_6 => c2p2_win_stop,
    in1_7 => c2_nco_reset,
    in1_8 => c2p1_cal_coeff,
    in1_9 => c2p2_cal_coeff,
    in1_10 => c2_nco_phi,
    in1_11 => c2_freq_win_start,
    in1_12 => c2_freq_win_stop,
    in1_13 => ca_reg_latch_pt,
    clk_1_x0 => q_clk_net_x0,
    ce_1 => d_ce_net_x0,
    clk_1 => q_clk_net,
    ce_1_x0 => d_ce_net,
    cav2_p1_cal_coef => register1_q_net_x1,
    cav2_nco_phase_reset => register35_q_net_x0,
    cav2_nco_phase_adj => register36_q_net_x0,
    cav2_p2_window_start => register33_q_net_x0,
    cav2_p2_window_stop => register34_q_net_x0,
    cav2_f_window_start => register3_q_net_x1,
    cav2_f_window_stop => register4_q_net_x1,
    cav2_p2_cal_coef => register2_q_net_x1,
    cav2_reg_latch_pt => register5_q_net_x1,
    cav2_p1_chan_sel => register29_q_net_x1,
    cav2_p2_chan_sel => register30_q_net_x1,
    cav2_p1_window_start => register31_q_net_x0,
    cav2_p1_window_stop => register32_q_net_x0
  );
  axi_lite : entity work.example_axi_lite 
  port map (
    in1_1 => ref_amp,
    in2_1 => c1p1_if_amp,
    in3_1 => c1p2_if_amp,
    in4_1 => c2p1_if_amp,
    in5_1 => c2p2_if_amp,
    in1_2 => ref_phi,
    in1_3 => ref_i,
    in1_4 => ref_q,
    in2_2 => c1p1_if_phi,
    in2_3 => c1p1_if_i,
    in2_4 => c1p1_if_q,
    in2_5 => c1p1_dc_i,
    in2_6 => c1p1_dc_q,
    in2_7 => c1p1_dc_freq,
    in2_8 => c1p1_integ_i,
    in2_9 => c1p1_integ_q,
    in2_10 => c1p1_phi_out,
    in2_11 => c1p1_amp_out,
    in2_12 => c1p1_comp_phi,
    in3_2 => c1p2_if_phi,
    in3_3 => c1p2_if_i,
    in3_4 => c1p2_if_q,
    in3_5 => c1p2_dc_i,
    in3_6 => c1p2_dc_q,
    in3_7 => c1p2_dc_freq,
    in3_8 => c1p2_integ_i,
    in3_9 => c1p2_integ_q,
    in3_10 => c1p2_phi_out,
    in3_11 => c1p2_amp_out,
    in3_12 => c1p2_comp_phi,
    in4_2 => c2p1_if_phi,
    in4_3 => c2p1_if_i,
    in4_4 => c2p1_if_q,
    in4_5 => c2p1_dc_i,
    in4_6 => c2p1_dc_q,
    in4_7 => c2p1_dc_freq,
    in4_8 => c2p1_integ_i,
    in4_9 => c2p1_integ_q,
    in4_10 => c2p1_phi_out,
    in4_11 => c2p1_amp_out,
    in4_12 => c2p1_comp_phi,
    in5_2 => c2p2_if_phi,
    in5_3 => c2p2_if_i,
    in5_4 => c2p2_if_q,
    in5_5 => c2p2_dc_i,
    in5_6 => c2p2_dc_q,
    in5_7 => c2p2_dc_freq,
    in5_8 => c2p2_integ_i,
    in5_9 => c2p2_integ_q,
    in5_10 => c2p2_phi_out,
    in5_11 => c2p2_amp_out,
    in5_12 => c2p2_comp_phi,
    cav1_nco_phase_adj => cav1_nco_phase_adj_net,
    cav1_nco_phase_reset => cav1_nco_phase_reset_net,
    cav1_p1_calibration_coeff => cav1_p1_calibration_coeff_net,
    cav1_p1_chan_sel => cav1_p1_chan_sel_net,
    cav1_p1_window_start => cav1_p1_window_start_net,
    cav1_p1_window_stop => cav1_p1_window_stop_net,
    cav1_p2_calibration_coeff => cav1_p2_calibration_coeff_net,
    cav1_p2_chan_sel => cav1_p2_chan_sel_net,
    cav1_p2_window_start => cav1_p2_window_start_net,
    cav1_p2_window_stop => cav1_p2_window_stop_net,
    cav2_nco_phase_adj => cav2_nco_phase_adj_net,
    cav2_nco_phase_reset => cav2_nco_phase_reset_net,
    cav2_p1_calibration_coeff => cav2_p1_calibration_coeff_net,
    cav2_p1_chan_sel => cav2_p1_chan_sel_net,
    cav2_p1_window_start => cav2_p1_window_start_net,
    cav2_p1_window_stop => cav2_p1_window_stop_net,
    cav2_p2_calibration_coeff => cav2_p2_calibration_coeff_net,
    cav2_p2_chan_sel => cav2_p2_chan_sel_net,
    cav2_p2_window_start => cav2_p2_window_start_net,
    cav2_p2_window_stop => cav2_p2_window_stop_net,
    cav2_freq_eval_start => cav2_freq_eval_start_net,
    cav2_freq_eval_stop => cav2_freq_eval_stop_net,
    cav2_reg_latch_pt => cav2_reg_latch_pt_net,
    rf_ref_chan_sel => rf_ref_chan_sel_net,
    cav1_reg_latch_pt => cav1_reg_latch_pt_net,
    cav1_freq_eval_start => cav1_freq_eval_start_net,
    cav1_freq_eval_stop => cav1_freq_eval_stop_net,
    clk_1 => q_clk_net,
    ce_1 => d_ce_net,
    clk_8 => dest_clk_net,
    ce_8 => dest_ce_net,
    out1 => ref_chan_sel,
    out2_1 => c1p1_chan_sel,
    out3_1 => c2p1_chan_sel,
    out2_2 => c1p2_chan_sel,
    out2_3 => c1p1_win_start,
    out2_4 => c1p1_win_stop,
    out2_5 => c1p2_win_start,
    out2_6 => c1p2_win_stop,
    out2_7 => c1_nco_reset,
    out2_8 => c1p1_cal_coeff,
    out2_9 => c1p2_cal_coeff,
    out2_10 => c1_nco_phi,
    out2_11 => c1_freq_win_start,
    out2_12 => c1_freq_win_stop,
    out2_13 => ca_reg_latch_pt_x0,
    out3_2 => c2p2_chan_sel,
    out3_3 => c2p1_win_start,
    out3_4 => c2p1_win_stop,
    out3_5 => c2p2_win_start,
    out3_6 => c2p2_win_stop,
    out3_7 => c2_nco_reset,
    out3_8 => c2p1_cal_coeff,
    out3_9 => c2p2_cal_coeff,
    out3_10 => c2_nco_phi,
    out3_11 => c2_freq_win_start,
    out3_12 => c2_freq_win_stop,
    out3_13 => ca_reg_latch_pt,
    cav1_p1_amp_out => register13_q_net,
    cav1_p1_comparison_phase => register16_q_net,
    cav1_p1_dc_freq => register9_q_net,
    cav1_p1_dc_img => register8_q_net,
    cav1_p1_dc_real => register7_q_net,
    cav1_p1_if_amp => register3_q_net_x0,
    cav1_p1_if_i => register5_q_net_x0,
    cav1_p1_if_phase => register4_q_net_x0,
    cav1_p1_if_q => register6_q_net,
    cav1_p1_integrated_i => register10_q_net,
    cav1_p1_integrated_q => register11_q_net,
    cav1_p1_phase_out => register12_q_net,
    cav1_p2_amp_out => register20_q_net,
    cav1_p2_comparison_phase => register23_q_net,
    cav1_p2_dc_freq => register30_q_net_x0,
    cav1_p2_dc_img => register29_q_net_x0,
    cav1_p2_dc_real => register28_q_net,
    cav1_p2_if_amp => register24_q_net,
    cav1_p2_if_i => register26_q_net,
    cav1_p2_if_phase => register25_q_net,
    cav1_p2_if_q => register1_q_net_x0,
    cav1_p2_integrated_i => register17_q_net,
    cav1_p2_integrated_q => register18_q_net,
    cav1_p2_phase_out => register19_q_net,
    cav2_p1_amp_out => register93_q_net,
    cav2_p1_comparison_phase => register96_q_net,
    cav2_p1_dc_freq => register103_q_net,
    cav2_p1_dc_img => register102_q_net,
    cav2_p1_dc_real => register101_q_net_x0,
    cav2_p1_if_amp => register97_q_net,
    cav2_p1_if_i => register99_q_net,
    cav2_p1_if_phase => register98_q_net,
    cav2_p1_if_q => register100_q_net_x0,
    cav2_p1_integrated_i => register90_q_net,
    cav2_p1_integrated_q => register91_q_net,
    cav2_p1_phase_out => register92_q_net,
    cav2_p2_amp_out => register121_q_net,
    cav2_p2_comparison_phase => register124_q_net,
    cav2_p2_dc_freq => register131_q_net,
    cav2_p2_dc_img => register130_q_net,
    cav2_p2_dc_real => register129_q_net,
    cav2_p2_if_amp => register125_q_net,
    cav2_p2_if_i => register127_q_net,
    cav2_p2_if_phase => register126_q_net,
    cav2_p2_if_q => register128_q_net,
    cav2_p2_integrated_i => register118_q_net,
    cav2_p2_integrated_q => register119_q_net,
    cav2_p2_phase_out => register120_q_net,
    rf_ref_amp => register76_q_net,
    rf_ref_i => register80_q_net,
    rf_ref_phase => register78_q_net,
    rf_ref_q => register82_q_net,
    status_0 => register27_q_net
  );
  dsp : entity work.example_dsp 
  port map (
    amp => amp_net,
    ddcchannel => ddcchannel_net,
    ddci => ddci_net,
    ddcq => ddcq_net,
    ddcsync => ddcsync_net,
    phase => phase_net,
    phaseampchannel => phaseampchannel_net,
    cav1_f_window_start => register3_q_net,
    cav1_f_window_stop => register4_q_net,
    cav1_nco_phase_adj => register36_q_net,
    cav1_nco_phase_reset => register35_q_net,
    cav1_p1_cal_coef => register1_q_net,
    cav1_p1_chan_sel => register29_q_net,
    cav1_p1_window_start => register31_q_net,
    cav1_p1_window_stop => register32_q_net,
    cav1_p2_cal_coef => register2_q_net_x0,
    cav1_p2_chan_sel => register30_q_net,
    cav1_p2_window_start => register33_q_net,
    cav1_p2_window_stop => register34_q_net,
    cav1_reg_latch_pt => register5_q_net,
    cav2_f_window_start => register3_q_net_x1,
    cav2_f_window_stop => register4_q_net_x1,
    cav2_nco_phase_adj => register36_q_net_x0,
    cav2_nco_phase_reset => register35_q_net_x0,
    cav2_p1_cal_coef => register1_q_net_x1,
    cav2_p1_chan_sel => register29_q_net_x1,
    cav2_p1_window_start => register31_q_net_x0,
    cav2_p1_window_stop => register32_q_net_x0,
    cav2_p2_cal_coef => register2_q_net_x1,
    cav2_p2_chan_sel => register30_q_net_x1,
    cav2_p2_window_start => register33_q_net_x0,
    cav2_p2_window_stop => register34_q_net_x0,
    cav2_reg_latch_pt => register5_q_net_x1,
    rf_ref_chan_sel => register2_q_net,
    clk_1 => q_clk_net_x0,
    ce_1 => d_ce_net_x0,
    clk_12 => d_clk_net,
    ce_12 => q_ce_net,
    diag1data => register11_q_net_x37,
    diag2data => register11_q_net_x34,
    wfdata_2_x0 => convert6_dout_net_x1,
    wfdata_3_x0 => convert5_dout_net_x0,
    wfdata_4_x0 => convert1_dout_net_x0,
    wfdata_5_x0 => convert5_dout_net,
    wfdata_6_x0 => convert4_dout_net_x9,
    wfdata_7_x0 => mult_p_net,
    wfvalid_2_x0 => relational7_op_net_x0,
    wfvalid_3_x0 => relational7_op_net_x0,
    wfvalid_4_x0 => relational7_op_net,
    wfvalid_5_x0 => relational7_op_net,
    diag3data => register11_q_net_x36,
    wfvalid_6_x0 => relational7_op_net_x0,
    wfvalid_7_x0 => relational7_op_net_x0,
    wfvalid_0_x0 => relational7_op_net_x0,
    wfvalid_1_x0 => relational7_op_net,
    diagnsync_ctl => logical_y_net_x0,
    diag10data_x0 => register11_q_net_x11,
    diag9data => register11_q_net_x14,
    diag11data_x0 => register11_q_net_x13,
    diag12data_x0 => register11_q_net_x12,
    diag4data => register11_q_net_x35,
    diag13data_x0 => register11_q_net_x10,
    diag14data_x0 => register11_q_net_x22,
    diag15data_x0 => register11_q_net_x15,
    diag16data_x0 => register11_q_net_x23,
    diag5data => register11_q_net_x33,
    diag6data => register11_q_net_x31,
    diag7data => register11_q_net_x32,
    diag8data => register11_q_net_x30,
    wfdata_0 => nco_sin_x0,
    wfdata_1 => nco_sin,
    gateway_out_x3 => relational7_op_net_x0,
    gateway_out1_x13 => nco_sin_x0,
    gateway_out2_x9 => convert3_dout_net_x4,
    gateway_out_x2 => register33_q_net_x1,
    gateway_out1_x12 => register27_q_net_x0,
    diag10data => register111_q_net,
    diag10fixed => convert55_dout_net,
    diag10sevr => convert75_dout_net,
    diag11data => register98_q_net_x0,
    diag11fixed => convert56_dout_net,
    diag11sevr => convert76_dout_net,
    diag12data => register99_q_net_x0,
    diag12fixed => convert57_dout_net,
    diag12sevr => convert77_dout_net,
    diag13data => register100_q_net,
    diag13fixed => convert58_dout_net,
    diag13sevr => convert78_dout_net,
    diag14data => register101_q_net,
    diag14fixed => convert51_dout_net,
    diag14sevr => convert79_dout_net,
    diag15data => register102_q_net_x0,
    diag15fixed => convert52_dout_net,
    diag15sevr => convert80_dout_net,
    diag16data => register103_q_net_x0,
    diag16fixed => convert53_dout_net,
    diag16sevr => convert81_dout_net,
    diag17data => convert116_dout_net,
    diag17fixed => convert62_dout_net,
    diag17sevr => convert82_dout_net,
    diag18data => register124_q_net_x0,
    diag18fixed => convert71_dout_net,
    diag18sevr => convert83_dout_net,
    diag19data => register127_q_net_x0,
    diag19fixed => convert72_dout_net,
    diag19sevr => convert84_dout_net,
    diag1data_x0 => register132_q_net,
    diag1fixed => convert4_dout_net,
    diag1sevr => convert13_dout_net,
    diag20data => register128_q_net_x0,
    diag20fixed => convert73_dout_net,
    diag20sevr => convert85_dout_net,
    diag21data => register113_q_net,
    diag21fixed => convert74_dout_net,
    diag21sevr => convert86_dout_net,
    diag22data => register114_q_net,
    diag22fixed => convert59_dout_net,
    diag22sevr => convert87_dout_net,
    diag23data => register115_q_net,
    diag23fixed => convert60_dout_net,
    diag23sevr => convert88_dout_net,
    diag24data => register116_q_net,
    diag24fixed => convert61_dout_net,
    diag24sevr => convert89_dout_net,
    diag25data => convert132_dout_net,
    diag25fixed => convert66_dout_net,
    diag25sevr => convert90_dout_net,
    diag26data => register140_q_net,
    diag26fixed => convert67_dout_net,
    diag26sevr => convert91_dout_net,
    diag27data => register143_q_net,
    diag27fixed => convert68_dout_net,
    diag27sevr => convert92_dout_net,
    diag28data => register144_q_net,
    diag28fixed => convert69_dout_net,
    diag28sevr => convert93_dout_net,
    diag29data => register129_q_net_x0,
    diag29fixed => convert70_dout_net,
    diag29sevr => convert94_dout_net,
    diag2data_x0 => register5_q_net_x2,
    diag2fixed => convert6_dout_net,
    diag2sevr => convert14_dout_net,
    diag30data => register130_q_net_x0,
    diag30fixed => convert63_dout_net,
    diag30sevr => convert95_dout_net,
    diag31data => register131_q_net_x0,
    diag31fixed => convert64_dout_net,
    diag31sevr => convert96_dout_net,
    diag3data_x0 => register21_q_net,
    diag3fixed => convert7_dout_net,
    diag3sevr => convert15_dout_net,
    diag4data_x0 => register22_q_net,
    diag4fixed => convert8_dout_net,
    diag4sevr => convert16_dout_net,
    diag5data_x0 => register23_q_net_x0,
    diag5fixed => convert9_dout_net,
    diag5sevr => convert17_dout_net,
    diag6data_x0 => register24_q_net_x0,
    diag6fixed => convert10_dout_net,
    diag6sevr => convert18_dout_net,
    diag7data_x0 => register25_q_net_x0,
    diag7fixed => convert11_dout_net,
    diag7sevr => convert19_dout_net,
    diag8data_x0 => register26_q_net_x0,
    diag8fixed => convert12_dout_net,
    diag8sevr => convert20_dout_net,
    diag9data_x0 => register97_q_net_x0,
    diag9fixed => convert54_dout_net,
    diag9sevr => convert65_dout_net,
    diagnclk => convert2_dout_net,
    diagnrst => convert_dout_net,
    diagnsync => convert1_dout_net,
    wfdata_0_x0 => convert27_dout_net,
    wfdata_1_x0 => convert28_dout_net,
    wfdata_2 => convert29_dout_net,
    wfdata_3 => convert30_dout_net,
    wfdata_4 => convert31_dout_net,
    wfdata_5 => convert32_dout_net,
    wfdata_6 => convert33_dout_net,
    wfdata_7 => convert34_dout_net,
    wfvalid_0 => convert35_dout_net,
    wfvalid_1 => convert36_dout_net,
    wfvalid_2 => convert37_dout_net,
    wfvalid_3 => convert38_dout_net,
    wfvalid_4 => convert39_dout_net,
    wfvalid_5 => convert40_dout_net,
    wfvalid_6 => convert41_dout_net,
    wfvalid_7 => convert42_dout_net,
    gateway_out => down_sample1_q_net_x1,
    gateway_out1_x3 => down_sample_q_net_x0,
    gateway_out10 => convert4_dout_net_x9,
    gateway_out11_x1 => convert11_dout_net_x3,
    gateway_out12 => convert_dout_net_x3,
    gateway_out13_x2 => down_sample2_q_net_x3,
    gateway_out4_x4 => down_sample1_q_net_x0,
    gateway_out5_x4 => down_sample_q_net,
    gateway_out6_x3 => convert5_dout_net_x0,
    gateway_out7_x1 => mult2_p_net_x2,
    gateway_out8_x1 => down_sample1_q_net_x2,
    gateway_out9_x1 => down_sample_q_net_x2,
    gateway_out5_x3 => accumulator5_q_net_x4,
    gateway_out6_x2 => mult2_p_net_x2,
    gateway_out9_x0 => convert4_dout_net_x6,
    gateway_out1_x4 => convert9_dout_net_x5,
    gateway_out2_x3 => convert3_dout_net_x4,
    gateway_out4_x3 => register11_q_net_x25,
    gateway_out7_x0 => accumulator4_q_net_x4,
    gateway_out8_x0 => mult_p_net_x2,
    gateway_out11_x2 => register11_q_net_x25,
    gateway_out13_x1 => mcode_bit_net_x3,
    gateway_out14_x1 => register11_q_net_x24,
    gateway_out27 => mcode_bit_net_x3,
    gateway_out5_x0 => mcode_q_norm_net_x3,
    gateway_out6_x0 => delay1_q_net_x6,
    gateway_out22 => mcode_i_norm_net_x4,
    gateway_out24 => delay_q_net_x4,
    gateway_out1_x0 => convert4_dout_net_x6,
    gateway_out2_x0 => convert9_dout_net_x5,
    gateway_out3 => mcode_i_norm_net_x4,
    gateway_out4 => mcode_q_norm_net_x3,
    gateway_out1 => convert9_dout_net_x4,
    gateway_out11 => register11_q_net_x29,
    gateway_out13 => mcode_bit_net_x5,
    gateway_out14 => register11_q_net_x28,
    gateway_out2 => convert3_dout_net_x4,
    gateway_out4_x0 => register11_q_net_x29,
    gateway_out5 => accumulator5_q_net_x3,
    gateway_out6 => mult5_p_net_x2,
    gateway_out7 => accumulator4_q_net_x3,
    gateway_out8 => mult4_p_net_x2,
    gateway_out9 => convert4_dout_net_x5,
    gateway_out1_x2 => convert4_dout_net_x5,
    gateway_out2_x2 => convert9_dout_net_x4,
    gateway_out22_x0 => mcode_i_norm_net_x3,
    gateway_out24_x0 => delay_q_net_x3,
    gateway_out27_x0 => mcode_bit_net_x5,
    gateway_out3_x0 => mcode_i_norm_net_x3,
    gateway_out4_x1 => mcode_q_norm_net_x5,
    gateway_out5_x1 => mcode_q_norm_net_x5,
    gateway_out6_x1 => delay1_q_net_x5,
    gateway_out1_x1 => convert9_dout_net_x6,
    gateway_out11_x0 => register11_q_net_x27,
    gateway_out13_x0 => mcode_bit_net_x4,
    gateway_out14_x0 => register11_q_net_x26,
    gateway_out2_x1 => convert3_dout_net_x4,
    gateway_out4_x2 => register11_q_net_x27,
    gateway_out5_x2 => accumulator5_q_net_x6,
    gateway_out6_x6 => mult2_p_net,
    gateway_out7_x3 => accumulator4_q_net_x6,
    gateway_out8_x3 => mult_p_net,
    gateway_out9_x3 => convert4_dout_net_x7,
    gateway_out1_x9 => convert4_dout_net_x7,
    gateway_out2_x7 => convert9_dout_net_x6,
    gateway_out22_x1 => mcode_i_norm_net_x5,
    gateway_out24_x1 => delay_q_net_x5,
    gateway_out27_x3 => mcode_bit_net_x4,
    gateway_out3_x4 => mcode_i_norm_net_x5,
    gateway_out4_x8 => mcode_q_norm_net_x4,
    gateway_out5_x8 => mcode_q_norm_net_x4,
    gateway_out6_x5 => delay1_q_net_x7,
    gateway_out1_x8 => convert9_dout_net_x7,
    gateway_out11_x5 => register11_q_net_x41,
    gateway_out13_x3 => mcode_bit_net_x6,
    gateway_out14_x2 => register11_q_net_x40,
    gateway_out2_x6 => convert3_dout_net_x4,
    gateway_out4_x10 => register11_q_net_x41,
    gateway_out5_x10 => accumulator5_q_net_x5,
    gateway_out6_x8 => mult5_p_net,
    gateway_out7_x4 => accumulator4_q_net_x5,
    gateway_out8_x4 => mult4_p_net,
    gateway_out9_x4 => convert4_dout_net_x8,
    gateway_out1_x11 => convert4_dout_net_x8,
    gateway_out2_x8 => convert9_dout_net_x7,
    gateway_out22_x2 => mcode_i_norm_net_x6,
    gateway_out24_x2 => delay_q_net_x6,
    gateway_out27_x4 => mcode_bit_net_x6,
    gateway_out3_x5 => mcode_i_norm_net_x6,
    gateway_out4_x9 => mcode_q_norm_net_x6,
    gateway_out5_x9 => mcode_q_norm_net_x6,
    gateway_out6_x7 => delay1_q_net_x10,
    gateway_out1_x10 => logical_y_net_x2,
    gateway_out7_x2 => down_sample_q_net_x0,
    gateway_out8_x2 => register11_q_net_x42,
    gateway_out9_x2 => convert3_dout_net_x4,
    gateway_out44 => convert6_dout_net_x1,
    gateway_out46 => convert5_dout_net_x0,
    gateway_out11_x3 => convert_dout_net_x3,
    gateway_out19 => mult3_p_net_x2,
    gateway_out20 => delay1_q_net_x8,
    gateway_out3_x2 => delay2_q_net_x1,
    gateway_out4_x5 => delay3_q_net_x2,
    gateway_out5_x5 => down_sample2_q_net_x3,
    gateway_out27_x1 => addsub3_s_net_x2,
    gateway_out28 => register_q_net_x2,
    gateway_out29 => register1_q_net_x5,
    gateway_out_x0 => mult3_p_net_x2,
    gateway_out1_x5 => relational1_op_net_x2,
    gateway_out2_x4 => delay5_q_net_x2,
    gateway_out3_x1 => register_q_net_x2,
    gateway_out4_x6 => register1_q_net_x5,
    gateway_out5_x7 => convert3_dout_net_x2,
    gateway_out1_x7 => mult1_p_net_x2,
    gateway_out2_x5 => counter2_op_net_x2,
    gateway_out6_x4 => register2_q_net_x5,
    gateway_out44_x0 => convert1_dout_net_x1,
    gateway_out46_x0 => convert_dout_net_x2,
    gateway_out11_x4 => convert_dout_net_x4,
    gateway_out19_x0 => mult3_p_net,
    gateway_out20_x0 => delay1_q_net_x9,
    gateway_out3_x3 => delay2_q_net_x2,
    gateway_out4_x7 => delay3_q_net_x1,
    gateway_out5_x6 => down_sample2_q_net_x2,
    gateway_out27_x2 => addsub3_s_net,
    gateway_out28_x0 => register_q_net,
    gateway_out29_x0 => register1_q_net_x2,
    gateway_out_x1 => mult3_p_net,
    gateway_out1_x6 => relational1_op_net,
    gateway_out2_x10 => delay5_q_net,
    gateway_out3_x6 => register_q_net,
    gateway_out4_x15 => register1_q_net_x2,
    gateway_out5_x15 => convert3_dout_net_x3,
    gateway_out1_x19 => mult1_p_net,
    gateway_out2_x15 => counter2_op_net,
    gateway_out6_x14 => register2_q_net_x2,
    gateway_out39 => down_sample1_q_net,
    gateway_out40 => down_sample_q_net_x1,
    gateway_out1_x18 => convert9_dout_net_x3,
    gateway_out11_x8 => register11_q_net_x8,
    gateway_out13_x6 => mcode_bit_net_x2,
    gateway_out14_x4 => register11_q_net_x7,
    gateway_out2_x14 => convert3_dout_net,
    gateway_out4_x14 => register11_q_net_x8,
    gateway_out5_x14 => accumulator5_q_net_x2,
    gateway_out6_x13 => mult2_p_net_x0,
    gateway_out7_x7 => accumulator4_q_net_x2,
    gateway_out8_x7 => mult_p_net_x0,
    gateway_out9_x7 => convert4_dout_net_x4,
    gateway_out1_x21 => convert4_dout_net_x4,
    gateway_out2_x17 => convert9_dout_net_x3,
    gateway_out22_x5 => mcode_i_norm_net_x2,
    gateway_out24_x5 => delay_q_net_x2,
    gateway_out27_x7 => mcode_bit_net_x2,
    gateway_out3_x9 => mcode_i_norm_net_x2,
    gateway_out4_x17 => mcode_q_norm_net_x2,
    gateway_out5_x16 => mcode_q_norm_net_x2,
    gateway_out6_x15 => delay1_q_net_x2,
    gateway_out1_x20 => convert9_dout_net_x2,
    gateway_out11_x9 => register11_q_net_x3,
    gateway_out13_x7 => mcode_bit_net_x0,
    gateway_out14_x5 => register11_q_net_x2,
    gateway_out2_x16 => convert3_dout_net,
    gateway_out4_x16 => register11_q_net_x3,
    gateway_out5_x17 => accumulator5_q_net_x1,
    gateway_out6_x11 => mult4_p_net_x0,
    gateway_out7_x5 => accumulator4_q_net_x1,
    gateway_out8_x5 => mult5_p_net_x0,
    gateway_out9_x5 => convert4_dout_net_x3,
    gateway_out1_x15 => convert4_dout_net_x3,
    gateway_out2_x12 => convert9_dout_net_x2,
    gateway_out22_x3 => mcode_i_norm_net_x0,
    gateway_out24_x3 => delay_q_net_x0,
    gateway_out27_x5 => mcode_bit_net_x0,
    gateway_out3_x7 => mcode_i_norm_net_x0,
    gateway_out4_x11 => mcode_q_norm_net_x0,
    gateway_out5_x11 => mcode_q_norm_net_x0,
    gateway_out6_x9 => delay1_q_net_x0,
    gateway_out1_x14 => convert9_dout_net_x0,
    gateway_out11_x6 => register11_q_net_x1,
    gateway_out13_x4 => mcode_bit_net,
    gateway_out14_x3 => register11_q_net_x0,
    gateway_out2_x11 => convert3_dout_net,
    gateway_out4_x12 => register11_q_net_x1,
    gateway_out5_x13 => accumulator5_q_net,
    gateway_out6_x12 => mult2_p_net_x1,
    gateway_out7_x6 => accumulator4_q_net_x0,
    gateway_out8_x6 => mult_p_net_x1,
    gateway_out9_x6 => convert4_dout_net_x0,
    gateway_out1_x17 => convert4_dout_net_x0,
    gateway_out2_x13 => convert9_dout_net_x0,
    gateway_out22_x4 => mcode_i_norm_net,
    gateway_out24_x4 => delay_q_net,
    gateway_out27_x6 => mcode_bit_net,
    gateway_out3_x8 => mcode_i_norm_net,
    gateway_out4_x13 => mcode_q_norm_net,
    gateway_out5_x12 => mcode_q_norm_net,
    gateway_out6_x10 => delay1_q_net,
    gateway_out1_x16 => convert9_dout_net_x1,
    gateway_out11_x7 => register11_q_net_x4,
    gateway_out13_x5 => mcode_bit_net_x1,
    gateway_out14_x6 => register11_q_net_x6,
    gateway_out2_x19 => convert3_dout_net,
    gateway_out4_x21 => register11_q_net_x4,
    gateway_out5_x21 => accumulator5_q_net_x0,
    gateway_out6_x19 => mult4_p_net_x1,
    gateway_out7_x8 => accumulator4_q_net,
    gateway_out8_x8 => mult5_p_net_x1,
    gateway_out9_x8 => convert4_dout_net_x2,
    gateway_out1_x25 => convert4_dout_net_x2,
    gateway_out2_x21 => convert9_dout_net_x1,
    gateway_out22_x6 => mcode_i_norm_net_x1,
    gateway_out24_x6 => delay_q_net_x1,
    gateway_out27_x9 => mcode_bit_net_x1,
    gateway_out3_x12 => mcode_i_norm_net_x1,
    gateway_out4_x20 => mcode_q_norm_net_x1,
    gateway_out5_x20 => mcode_q_norm_net_x1,
    gateway_out6_x18 => delay1_q_net_x1,
    gateway_out44_x2 => convert1_dout_net_x0,
    gateway_out46_x2 => convert5_dout_net,
    gateway_out11_x11 => convert_dout_net_x1,
    gateway_out19_x2 => mult3_p_net_x1,
    gateway_out20_x2 => delay1_q_net_x4,
    gateway_out3_x14 => delay2_q_net_x0,
    gateway_out4_x23 => delay3_q_net_x0,
    gateway_out5_x23 => down_sample2_q_net_x1,
    gateway_out27_x10 => addsub3_s_net_x1,
    gateway_out28_x2 => register_q_net_x1,
    gateway_out29_x2 => register1_q_net_x3,
    gateway_out_x5 => mult3_p_net_x1,
    gateway_out1_x26 => relational1_op_net_x0,
    gateway_out2_x23 => delay5_q_net_x1,
    gateway_out3_x13 => register_q_net_x1,
    gateway_out4_x22 => register1_q_net_x3,
    gateway_out5_x22 => convert3_dout_net_x1,
    gateway_out1_x24 => mult1_p_net_x0,
    gateway_out2_x22 => counter2_op_net_x0,
    gateway_out6_x16 => register2_q_net_x3,
    gateway_out44_x1 => convert6_dout_net_x0,
    gateway_out46_x1 => convert2_dout_net_x1,
    gateway_out11_x10 => convert_dout_net_x0,
    gateway_out19_x1 => mult3_p_net_x0,
    gateway_out20_x1 => delay1_q_net_x3,
    gateway_out3_x11 => delay2_q_net,
    gateway_out4_x19 => delay3_q_net,
    gateway_out5_x18 => down_sample2_q_net,
    gateway_out27_x8 => addsub3_s_net_x0,
    gateway_out28_x1 => register_q_net_x0,
    gateway_out29_x1 => register1_q_net_x4,
    gateway_out_x4 => mult3_p_net_x0,
    gateway_out1_x22 => relational1_op_net_x1,
    gateway_out2_x18 => delay5_q_net_x0,
    gateway_out3_x10 => register_q_net_x0,
    gateway_out4_x18 => register1_q_net_x4,
    gateway_out5_x19 => convert3_dout_net_x0,
    gateway_out1_x23 => mult1_p_net_x1,
    gateway_out2_x20 => counter2_op_net_x1,
    gateway_out6_x17 => register2_q_net_x4,
    diag1sevr_ctl => constant64_op_net,
    diag2sevr_ctl => constant64_op_net,
    diag3sevr_ctl => constant64_op_net,
    diag4sevr_ctl => constant64_op_net,
    diag5sevr_ctl => constant64_op_net,
    diag6sevr_ctl => constant64_op_net,
    diag7sevr_ctl => constant64_op_net,
    diag8sevr_ctl => constant64_op_net,
    diagnrst_ctl => constant31_op_net,
    cav1_nco_fb => convert_dout_net_x4,
    c1_ready => logical_y_net_x1,
    c1_stream_valid => relational7_op_net_x0,
    c1p1_freq_err => down_sample2_q_net_x3,
    c1p1_pt_window => convert11_dout_net_x3,
    c1p1_ready => relational_op_net_x2,
    c1p2_freq_err => down_sample2_q_net_x2,
    c1p2_pt_window => convert11_dout_net_x2,
    c1p2_ready => relational_op_net_x1,
    cav1_nco_cos => nco_cos_x0,
    cav1_nco_sin => nco_sin_x0,
    cav1_p1_amp_out => register11_q_net_x35,
    cav1_p1_comparison_phase => addsub_s_net_x2,
    cav1_p1_dc_freq => down_sample2_q_net_x3,
    cav1_p1_dc_img => convert5_dout_net_x0,
    cav1_p1_dc_real => convert6_dout_net_x1,
    cav1_p1_if_amp => register11_q_net_x50,
    cav1_p1_if_i => register11_q_net_x45,
    cav1_p1_if_phase => register11_q_net_x51,
    cav1_p1_if_q => register11_q_net_x46,
    cav1_p1_integrated_i => convert9_dout_net_x5,
    cav1_p1_integrated_q => convert4_dout_net_x6,
    cav1_p1_integrated_ref_i => convert9_dout_net_x4,
    cav1_p1_integrated_ref_q => convert4_dout_net_x5,
    cav1_p1_phase_out => register11_q_net_x36,
    cav1_p1_ref_amp_out => register11_q_net_x37,
    cav1_p1_ref_phase_out => register11_q_net_x34,
    cav1_p1_windowed_img => mult2_p_net_x2,
    cav1_p1_windowed_real => mult_p_net_x2,
    cav1_p1_windowed_ref_i => mult4_p_net_x2,
    cav1_p1_windowed_ref_q => mult5_p_net_x2,
    cav1_p2_amp_out => register11_q_net_x30,
    cav1_p2_comparison_phase => addsub_s_net_x1,
    cav1_p2_dc_freq => down_sample2_q_net_x2,
    cav1_p2_dc_img => convert_dout_net_x2,
    cav1_p2_dc_real => convert1_dout_net_x1,
    cav1_p2_if_amp => register11_q_net_x38,
    cav1_p2_if_i => register11_q_net_x47,
    cav1_p2_if_phase => register11_q_net_x39,
    cav1_p2_if_q => register11_q_net_x42,
    cav1_p2_integrated_i => convert9_dout_net_x6,
    cav1_p2_integrated_q => convert4_dout_net_x7,
    cav1_p2_integrated_ref_i => convert9_dout_net_x7,
    cav1_p2_integrated_ref_q => convert4_dout_net_x8,
    cav1_p2_phase_out => register11_q_net_x32,
    cav1_p2_ref_amp_out => register11_q_net_x33,
    cav1_p2_ref_phase_out => register11_q_net_x31,
    cav1_p2_windowed_img => mult2_p_net,
    cav1_p2_windowed_real => mult_p_net,
    cav1_p2_windowed_ref_i => mult4_p_net,
    cav1_p2_windowed_ref_q => mult5_p_net,
    cav1_pt_cntr => convert4_dout_net_x9,
    cav1_sync => down_sample2_q_net_x4,
    dsp_cav1_reset => convert3_dout_net_x4,
    flo_cav1_window => convert2_dout_net_x2,
    ref_i_amp => register11_q_net_x48,
    ref_i_reg => register11_q_net_x44,
    ref_q_phase => register11_q_net_x49,
    ref_q_reg => register11_q_net_x43,
    reset => convert3_dout_net_x4,
    cav2_nco_fb => convert_dout_net_x0,
    c2_ready => logical_y_net,
    c2_stream_valid => relational7_op_net,
    c2p1_freq_err => down_sample2_q_net_x1,
    c2p1_pt_window => convert11_dout_net_x1,
    c2p1_ready => relational_op_net_x0,
    c2p2_freq_err => down_sample2_q_net,
    c2p2_pt_window => convert11_dout_net_x0,
    c2p2_ready => relational_op_net,
    cav2_nco_cos => nco_cos,
    cav2_nco_sin => nco_sin,
    cav2_p1_amp_out => register11_q_net_x12,
    cav2_p1_comparison_phase => addsub_s_net,
    cav2_p1_dc_freq => down_sample2_q_net_x1,
    cav2_p1_dc_img => convert5_dout_net,
    cav2_p1_dc_real => convert1_dout_net_x0,
    cav2_p1_if_amp => register11_q_net_x5,
    cav2_p1_if_i => register11_q_net_x18,
    cav2_p1_if_phase => register11_q_net_x16,
    cav2_p1_if_q => register11_q_net_x17,
    cav2_p1_integrated_i => convert9_dout_net_x3,
    cav2_p1_integrated_q => convert4_dout_net_x4,
    cav2_p1_integrated_ref_i => convert9_dout_net_x2,
    cav2_p1_integrated_ref_q => convert4_dout_net_x3,
    cav2_p1_phase_out => register11_q_net_x13,
    cav2_p1_ref_amp_out => register11_q_net_x14,
    cav2_p1_ref_phase_out => register11_q_net_x11,
    cav2_p1_windowed_img => mult2_p_net_x0,
    cav2_p1_windowed_real => mult_p_net_x0,
    cav2_p1_windowed_ref_i => mult4_p_net_x0,
    cav2_p1_windowed_ref_q => mult5_p_net_x0,
    cav2_p2_amp_out => register11_q_net_x23,
    cav2_p2_comparison_phase => addsub_s_net_x0,
    cav2_p2_dc_freq => down_sample2_q_net,
    cav2_p2_dc_img => convert2_dout_net_x1,
    cav2_p2_dc_real => convert6_dout_net_x0,
    cav2_p2_if_amp => register11_q_net_x9,
    cav2_p2_if_i => register11_q_net_x19,
    cav2_p2_if_phase => register11_q_net_x21,
    cav2_p2_if_q => register11_q_net_x20,
    cav2_p2_integrated_i => convert9_dout_net_x0,
    cav2_p2_integrated_q => convert4_dout_net_x0,
    cav2_p2_integrated_ref_i => convert9_dout_net_x1,
    cav2_p2_integrated_ref_q => convert4_dout_net_x2,
    cav2_p2_phase_out => register11_q_net_x15,
    cav2_p2_ref_amp_out => register11_q_net_x10,
    cav2_p2_ref_phase_out => register11_q_net_x22,
    cav2_p2_windowed_img => mult2_p_net_x1,
    cav2_p2_windowed_real => mult_p_net_x1,
    cav2_p2_windowed_ref_i => mult4_p_net_x1,
    cav2_p2_windowed_ref_q => mult5_p_net_x1,
    cav2_pt_cntr => convert4_dout_net_x1,
    cav2_sync => down_sample2_q_net_x0,
    dsp_cav2_reset => convert3_dout_net,
    flo_cav2_window => convert2_dout_net_x0,
    rf_ref_amp => down_sample1_q_net,
    rf_ref_i => down_sample1_q_net_x0,
    rf_ref_phase => down_sample_q_net_x1,
    rf_ref_q => down_sample_q_net
  );
end structural;
-- Generated from Simulink block 
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example_default_clock_driver is
  port (
    dsp_sysclk : in std_logic;
    dsp_sysce : in std_logic;
    dsp_sysclr : in std_logic;
    axi_lite_sysclk : in std_logic;
    axi_lite_sysce : in std_logic;
    axi_lite_sysclr : in std_logic;
    dsp_clk1 : out std_logic;
    dsp_ce1 : out std_logic;
    dsp_clk12 : out std_logic;
    dsp_ce12 : out std_logic;
    axi_lite_clk1 : out std_logic;
    axi_lite_ce1 : out std_logic;
    axi_lite_clk8 : out std_logic;
    axi_lite_ce8 : out std_logic
  );
end example_default_clock_driver;
architecture structural of example_default_clock_driver is 
begin
  clockdriver_x2 : entity work.xlclockdriver 
  generic map (
    period => 1,
    log_2_period => 1
  )
  port map (
    sysclk => dsp_sysclk,
    sysce => dsp_sysce,
    sysclr => dsp_sysclr,
    clk => dsp_clk1,
    ce => dsp_ce1
  );
  clockdriver_x1 : entity work.xlclockdriver 
  generic map (
    period => 12,
    log_2_period => 4
  )
  port map (
    sysclk => dsp_sysclk,
    sysce => dsp_sysce,
    sysclr => dsp_sysclr,
    clk => dsp_clk12,
    ce => dsp_ce12
  );
  clockdriver_x0 : entity work.xlclockdriver 
  generic map (
    period => 1,
    log_2_period => 1
  )
  port map (
    sysclk => axi_lite_sysclk,
    sysce => axi_lite_sysce,
    sysclr => axi_lite_sysclr,
    clk => axi_lite_clk1,
    ce => axi_lite_ce1
  );
  clockdriver : entity work.xlclockdriver 
  generic map (
    period => 8,
    log_2_period => 4
  )
  port map (
    sysclk => axi_lite_sysclk,
    sysce => axi_lite_sysce,
    sysclr => axi_lite_sysclr,
    clk => axi_lite_clk8,
    ce => axi_lite_ce8
  );
end structural;
-- Generated from Simulink block 
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity example is
  port (
    amp : in std_logic_vector( 18-1 downto 0 );
    ddcchannel : in std_logic_vector( 4-1 downto 0 );
    ddci : in std_logic_vector( 18-1 downto 0 );
    ddcq : in std_logic_vector( 18-1 downto 0 );
    ddcsync : in std_logic_vector( 1-1 downto 0 );
    phase : in std_logic_vector( 18-1 downto 0 );
    phaseampchannel : in std_logic_vector( 4-1 downto 0 );
    phaseampsync : in std_logic_vector( 1-1 downto 0 );
    dsp_clk : in std_logic;
    axi_lite_clk : in std_logic;
    axi_lite_aresetn : in std_logic;
    axi_lite_s_axi_awaddr : in std_logic_vector( 12-1 downto 0 );
    axi_lite_s_axi_awvalid : in std_logic;
    axi_lite_s_axi_wdata : in std_logic_vector( 32-1 downto 0 );
    axi_lite_s_axi_wstrb : in std_logic_vector( 4-1 downto 0 );
    axi_lite_s_axi_wvalid : in std_logic;
    axi_lite_s_axi_bready : in std_logic;
    axi_lite_s_axi_araddr : in std_logic_vector( 12-1 downto 0 );
    axi_lite_s_axi_arvalid : in std_logic;
    axi_lite_s_axi_rready : in std_logic;
    gateway_out_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out_x1 : out std_logic_vector( 8-1 downto 0 );
    gateway_out1_x4 : out std_logic_vector( 26-1 downto 0 );
    diag10data : out std_logic_vector( 18-1 downto 0 );
    diag10fixed : out std_logic_vector( 1-1 downto 0 );
    diag10sevr : out std_logic_vector( 2-1 downto 0 );
    diag11data : out std_logic_vector( 18-1 downto 0 );
    diag11fixed : out std_logic_vector( 1-1 downto 0 );
    diag11sevr : out std_logic_vector( 2-1 downto 0 );
    diag12data : out std_logic_vector( 18-1 downto 0 );
    diag12fixed : out std_logic_vector( 1-1 downto 0 );
    diag12sevr : out std_logic_vector( 2-1 downto 0 );
    diag13data : out std_logic_vector( 18-1 downto 0 );
    diag13fixed : out std_logic_vector( 1-1 downto 0 );
    diag13sevr : out std_logic_vector( 2-1 downto 0 );
    diag14data : out std_logic_vector( 18-1 downto 0 );
    diag14fixed : out std_logic_vector( 1-1 downto 0 );
    diag14sevr : out std_logic_vector( 2-1 downto 0 );
    diag15data : out std_logic_vector( 18-1 downto 0 );
    diag15fixed : out std_logic_vector( 1-1 downto 0 );
    diag15sevr : out std_logic_vector( 2-1 downto 0 );
    diag16data : out std_logic_vector( 18-1 downto 0 );
    diag16fixed : out std_logic_vector( 1-1 downto 0 );
    diag16sevr : out std_logic_vector( 2-1 downto 0 );
    diag17data : out std_logic_vector( 18-1 downto 0 );
    diag17fixed : out std_logic_vector( 1-1 downto 0 );
    diag17sevr : out std_logic_vector( 2-1 downto 0 );
    diag18data : out std_logic_vector( 18-1 downto 0 );
    diag18fixed : out std_logic_vector( 1-1 downto 0 );
    diag18sevr : out std_logic_vector( 2-1 downto 0 );
    diag19data : out std_logic_vector( 18-1 downto 0 );
    diag19fixed : out std_logic_vector( 1-1 downto 0 );
    diag19sevr : out std_logic_vector( 2-1 downto 0 );
    diag1data : out std_logic_vector( 18-1 downto 0 );
    diag1fixed : out std_logic_vector( 1-1 downto 0 );
    diag1sevr : out std_logic_vector( 2-1 downto 0 );
    diag20data : out std_logic_vector( 18-1 downto 0 );
    diag20fixed : out std_logic_vector( 1-1 downto 0 );
    diag20sevr : out std_logic_vector( 2-1 downto 0 );
    diag21data : out std_logic_vector( 18-1 downto 0 );
    diag21fixed : out std_logic_vector( 1-1 downto 0 );
    diag21sevr : out std_logic_vector( 2-1 downto 0 );
    diag22data : out std_logic_vector( 18-1 downto 0 );
    diag22fixed : out std_logic_vector( 1-1 downto 0 );
    diag22sevr : out std_logic_vector( 2-1 downto 0 );
    diag23data : out std_logic_vector( 18-1 downto 0 );
    diag23fixed : out std_logic_vector( 1-1 downto 0 );
    diag23sevr : out std_logic_vector( 2-1 downto 0 );
    diag24data : out std_logic_vector( 18-1 downto 0 );
    diag24fixed : out std_logic_vector( 1-1 downto 0 );
    diag24sevr : out std_logic_vector( 2-1 downto 0 );
    diag25data : out std_logic_vector( 18-1 downto 0 );
    diag25fixed : out std_logic_vector( 1-1 downto 0 );
    diag25sevr : out std_logic_vector( 2-1 downto 0 );
    diag26data : out std_logic_vector( 18-1 downto 0 );
    diag26fixed : out std_logic_vector( 1-1 downto 0 );
    diag26sevr : out std_logic_vector( 2-1 downto 0 );
    diag27data : out std_logic_vector( 18-1 downto 0 );
    diag27fixed : out std_logic_vector( 1-1 downto 0 );
    diag27sevr : out std_logic_vector( 2-1 downto 0 );
    diag28data : out std_logic_vector( 18-1 downto 0 );
    diag28fixed : out std_logic_vector( 1-1 downto 0 );
    diag28sevr : out std_logic_vector( 2-1 downto 0 );
    diag29data : out std_logic_vector( 18-1 downto 0 );
    diag29fixed : out std_logic_vector( 1-1 downto 0 );
    diag29sevr : out std_logic_vector( 2-1 downto 0 );
    diag2data : out std_logic_vector( 18-1 downto 0 );
    diag2fixed : out std_logic_vector( 1-1 downto 0 );
    diag2sevr : out std_logic_vector( 2-1 downto 0 );
    diag30data : out std_logic_vector( 18-1 downto 0 );
    diag30fixed : out std_logic_vector( 1-1 downto 0 );
    diag30sevr : out std_logic_vector( 2-1 downto 0 );
    diag31data : out std_logic_vector( 18-1 downto 0 );
    diag31fixed : out std_logic_vector( 1-1 downto 0 );
    diag31sevr : out std_logic_vector( 2-1 downto 0 );
    diag3data : out std_logic_vector( 18-1 downto 0 );
    diag3fixed : out std_logic_vector( 1-1 downto 0 );
    diag3sevr : out std_logic_vector( 2-1 downto 0 );
    diag4data : out std_logic_vector( 18-1 downto 0 );
    diag4fixed : out std_logic_vector( 1-1 downto 0 );
    diag4sevr : out std_logic_vector( 2-1 downto 0 );
    diag5data : out std_logic_vector( 18-1 downto 0 );
    diag5fixed : out std_logic_vector( 1-1 downto 0 );
    diag5sevr : out std_logic_vector( 2-1 downto 0 );
    diag6data : out std_logic_vector( 18-1 downto 0 );
    diag6fixed : out std_logic_vector( 1-1 downto 0 );
    diag6sevr : out std_logic_vector( 2-1 downto 0 );
    diag7data : out std_logic_vector( 18-1 downto 0 );
    diag7fixed : out std_logic_vector( 1-1 downto 0 );
    diag7sevr : out std_logic_vector( 2-1 downto 0 );
    diag8data : out std_logic_vector( 18-1 downto 0 );
    diag8fixed : out std_logic_vector( 1-1 downto 0 );
    diag8sevr : out std_logic_vector( 2-1 downto 0 );
    diag9data : out std_logic_vector( 18-1 downto 0 );
    diag9fixed : out std_logic_vector( 1-1 downto 0 );
    diag9sevr : out std_logic_vector( 2-1 downto 0 );
    diagnclk : out std_logic_vector( 1-1 downto 0 );
    diagnrst : out std_logic_vector( 1-1 downto 0 );
    diagnsync : out std_logic_vector( 1-1 downto 0 );
    wfdata_0 : out std_logic_vector( 32-1 downto 0 );
    wfdata_1 : out std_logic_vector( 32-1 downto 0 );
    wfdata_2 : out std_logic_vector( 32-1 downto 0 );
    wfdata_3 : out std_logic_vector( 32-1 downto 0 );
    wfdata_4 : out std_logic_vector( 32-1 downto 0 );
    wfdata_5 : out std_logic_vector( 32-1 downto 0 );
    wfdata_6 : out std_logic_vector( 32-1 downto 0 );
    wfdata_7 : out std_logic_vector( 32-1 downto 0 );
    wfvalid_0 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_1 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_2 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_3 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_4 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_5 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_6 : out std_logic_vector( 1-1 downto 0 );
    wfvalid_7 : out std_logic_vector( 1-1 downto 0 );
    gateway_out : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out10 : out std_logic_vector( 8-1 downto 0 );
    gateway_out11_x1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out12 : out std_logic_vector( 32-1 downto 0 );
    gateway_out13_x1 : out std_logic_vector( 32-1 downto 0 );
    gateway_out25 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out6_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27 : out std_logic_vector( 4-1 downto 0 );
    gateway_out5_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out22 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out1_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x0 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x14 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x18 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x15 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x7 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x17 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x17 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x15 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x19 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x8 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x6 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x16 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x18 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x18 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x16 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x7 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x7 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x20 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x17 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x6 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x8 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x9 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x14 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x14 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x11 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x16 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x5 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x13 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x15 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x15 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x12 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x15 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x14 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x6 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x10 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x16 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x16 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x13 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x17 : out std_logic_vector( 1-1 downto 0 );
    gateway_out7_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out8_x5 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x5 : out std_logic_vector( 1-1 downto 0 );
    gateway_out44_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out46_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x9 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20_x1 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x12 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x21 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x21 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27_x10 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out_x5 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x26 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x22 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x13 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x22 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x22 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x27 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2_x23 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6_x19 : out std_logic_vector( 10-1 downto 0 );
    gateway_out44_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out46_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x11 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20_x2 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x14 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x23 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x23 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27_x9 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x22 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x18 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x11 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x19 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x19 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x23 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2_x19 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6_x17 : out std_logic_vector( 10-1 downto 0 );
    gateway_out1_x24 : out std_logic_vector( 1-1 downto 0 );
    gateway_out39 : out std_logic_vector( 18-1 downto 0 );
    gateway_out40 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x21 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x10 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x7 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x6 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x20 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x20 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x20 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x18 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x8 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x25 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x21 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x5 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x6 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x1 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x2 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x6 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x6 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x7 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x4 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x6 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x9 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x7 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x1 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x2 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x8 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x8 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x7 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x10 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x2 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x3 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x4 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x1 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x1 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x5 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x0 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x0 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x0 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x1 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x3 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x4 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x3 : out std_logic_vector( 26-1 downto 0 );
    gateway_out1_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out13_x3 : out std_logic_vector( 4-1 downto 0 );
    gateway_out14_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out2_x5 : out std_logic_vector( 1-1 downto 0 );
    gateway_out4_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out5_x5 : out std_logic_vector( 26-1 downto 0 );
    gateway_out6_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out7_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out8_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out9_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out2_x10 : out std_logic_vector( 18-1 downto 0 );
    gateway_out22_x2 : out std_logic_vector( 37-1 downto 0 );
    gateway_out24_x2 : out std_logic_vector( 26-1 downto 0 );
    gateway_out27_x4 : out std_logic_vector( 4-1 downto 0 );
    gateway_out3_x7 : out std_logic_vector( 37-1 downto 0 );
    gateway_out4_x11 : out std_logic_vector( 37-1 downto 0 );
    gateway_out5_x11 : out std_logic_vector( 37-1 downto 0 );
    gateway_out6_x10 : out std_logic_vector( 26-1 downto 0 );
    gateway_out44_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out46_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x6 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20_x0 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x6 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x12 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x12 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27_x5 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29_x0 : out std_logic_vector( 18-1 downto 0 );
    gateway_out_x3 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x13 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x11 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x8 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x13 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x13 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x14 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2_x12 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6_x8 : out std_logic_vector( 10-1 downto 0 );
    gateway_out44 : out std_logic_vector( 18-1 downto 0 );
    gateway_out46 : out std_logic_vector( 18-1 downto 0 );
    gateway_out11_x5 : out std_logic_vector( 32-1 downto 0 );
    gateway_out19 : out std_logic_vector( 18-1 downto 0 );
    gateway_out20 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x5 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x9 : out std_logic_vector( 8-1 downto 0 );
    gateway_out5_x9 : out std_logic_vector( 32-1 downto 0 );
    gateway_out27_x3 : out std_logic_vector( 19-1 downto 0 );
    gateway_out28 : out std_logic_vector( 18-1 downto 0 );
    gateway_out29 : out std_logic_vector( 18-1 downto 0 );
    gateway_out_x2 : out std_logic_vector( 18-1 downto 0 );
    gateway_out1_x11 : out std_logic_vector( 1-1 downto 0 );
    gateway_out2_x8 : out std_logic_vector( 1-1 downto 0 );
    gateway_out3_x4 : out std_logic_vector( 18-1 downto 0 );
    gateway_out4_x10 : out std_logic_vector( 18-1 downto 0 );
    gateway_out5_x10 : out std_logic_vector( 1-1 downto 0 );
    gateway_out1_x12 : out std_logic_vector( 32-1 downto 0 );
    gateway_out2_x9 : out std_logic_vector( 10-1 downto 0 );
    gateway_out6_x9 : out std_logic_vector( 10-1 downto 0 );
    axi_lite_s_axi_awready : out std_logic;
    axi_lite_s_axi_wready : out std_logic;
    axi_lite_s_axi_bresp : out std_logic_vector( 2-1 downto 0 );
    axi_lite_s_axi_bvalid : out std_logic;
    axi_lite_s_axi_arready : out std_logic;
    axi_lite_s_axi_rdata : out std_logic_vector( 32-1 downto 0 );
    axi_lite_s_axi_rresp : out std_logic_vector( 2-1 downto 0 );
    axi_lite_s_axi_rvalid : out std_logic
  );
end example;
architecture structural of example is 
  attribute core_generation_info : string;
  attribute core_generation_info of structural : architecture is "example,sysgen_core_2017_4,{,compilation=Synthesized Checkpoint,block_icon_display=Default,family=kintexu,part=xcku040,speed=-2-e,package=ffva1156,synthesis_language=vhdl,hdl_library=work,synthesis_strategy=Flow_PerfOptimized_high,implementation_strategy=Vivado Implementation Defaults,testbench=0,interface_doc=1,ce_clr=0,clock_period=-10,system_simulink_period=-1,waveform_viewer=1,axilite_interface=1,ip_catalog_plugin=0,hwcosim_burst_mode=0,simulation_time=0.0003,abs=16,accum=16,addsub=20,ceprobe=16,cmpy_v6_0=4,constant=138,convert=161,cordic_v6_0=12,counter=7,dds_compiler_v6_0=2,delay=118,divide=8,dsamp=126,inv=76,logical=79,mcode=8,mult=40,register=540,relational=94,usamp=27,}";
  signal cav1_nco_phase_adj : std_logic_vector( 26-1 downto 0 );
  signal cav1_nco_phase_reset : std_logic_vector( 1-1 downto 0 );
  signal cav1_p1_amp_out : std_logic_vector( 18-1 downto 0 );
  signal cav1_p1_calibration_coeff : std_logic_vector( 18-1 downto 0 );
  signal cav1_p1_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal cav1_p1_comparison_phase : std_logic_vector( 18-1 downto 0 );
  signal cav1_p1_dc_freq : std_logic_vector( 32-1 downto 0 );
  signal cav1_p1_dc_img : std_logic_vector( 18-1 downto 0 );
  signal cav1_p1_dc_real : std_logic_vector( 18-1 downto 0 );
  signal cav1_p1_if_amp : std_logic_vector( 18-1 downto 0 );
  signal cav1_p1_if_i : std_logic_vector( 18-1 downto 0 );
  signal cav1_p1_if_phase : std_logic_vector( 18-1 downto 0 );
  signal cav1_p1_if_q : std_logic_vector( 18-1 downto 0 );
  signal cav1_p1_integrated_i : std_logic_vector( 18-1 downto 0 );
  signal cav1_p1_integrated_q : std_logic_vector( 18-1 downto 0 );
  signal cav1_p1_phase_out : std_logic_vector( 18-1 downto 0 );
  signal cav1_p1_window_start : std_logic_vector( 16-1 downto 0 );
  signal cav1_p1_window_stop : std_logic_vector( 16-1 downto 0 );
  signal cav1_p2_amp_out : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_calibration_coeff : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal cav1_p2_comparison_phase : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_dc_freq : std_logic_vector( 32-1 downto 0 );
  signal cav1_p2_dc_img : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_dc_real : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_if_amp : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_if_i : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_if_phase : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_if_q : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_integrated_i : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_integrated_q : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_phase_out : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_window_start : std_logic_vector( 16-1 downto 0 );
  signal cav2_p2_phase_out : std_logic_vector( 18-1 downto 0 );
  signal cav1_p2_window_stop : std_logic_vector( 16-1 downto 0 );
  signal cav2_nco_phase_adj : std_logic_vector( 26-1 downto 0 );
  signal cav2_nco_phase_reset : std_logic_vector( 1-1 downto 0 );
  signal cav2_p1_amp_out : std_logic_vector( 18-1 downto 0 );
  signal cav2_p1_calibration_coeff : std_logic_vector( 18-1 downto 0 );
  signal cav2_p1_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal cav2_p1_comparison_phase : std_logic_vector( 18-1 downto 0 );
  signal cav2_p1_dc_freq : std_logic_vector( 32-1 downto 0 );
  signal cav2_p1_dc_img : std_logic_vector( 18-1 downto 0 );
  signal cav2_p1_dc_real : std_logic_vector( 18-1 downto 0 );
  signal cav2_p1_if_amp : std_logic_vector( 18-1 downto 0 );
  signal cav2_p1_if_i : std_logic_vector( 18-1 downto 0 );
  signal cav2_p1_if_phase : std_logic_vector( 18-1 downto 0 );
  signal cav2_p1_if_q : std_logic_vector( 18-1 downto 0 );
  signal cav2_p1_integrated_i : std_logic_vector( 18-1 downto 0 );
  signal cav2_p1_integrated_q : std_logic_vector( 18-1 downto 0 );
  signal cav2_p1_phase_out : std_logic_vector( 18-1 downto 0 );
  signal cav2_p1_window_start : std_logic_vector( 16-1 downto 0 );
  signal cav2_p1_window_stop : std_logic_vector( 16-1 downto 0 );
  signal cav2_p2_amp_out : std_logic_vector( 18-1 downto 0 );
  signal cav2_p2_calibration_coeff : std_logic_vector( 18-1 downto 0 );
  signal cav2_p2_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal cav2_p2_comparison_phase : std_logic_vector( 18-1 downto 0 );
  signal cav2_p2_dc_freq : std_logic_vector( 32-1 downto 0 );
  signal cav2_p2_dc_img : std_logic_vector( 18-1 downto 0 );
  signal cav2_p2_dc_real : std_logic_vector( 18-1 downto 0 );
  signal cav2_p2_if_amp : std_logic_vector( 18-1 downto 0 );
  signal cav2_p2_if_i : std_logic_vector( 18-1 downto 0 );
  signal cav2_p2_if_phase : std_logic_vector( 18-1 downto 0 );
  signal cav2_p2_if_q : std_logic_vector( 18-1 downto 0 );
  signal cav2_p2_integrated_i : std_logic_vector( 18-1 downto 0 );
  signal cav2_p2_integrated_q : std_logic_vector( 18-1 downto 0 );
  signal cav2_p2_window_start : std_logic_vector( 16-1 downto 0 );
  signal cav2_p2_window_stop : std_logic_vector( 16-1 downto 0 );
  signal cav2_freq_eval_start : std_logic_vector( 16-1 downto 0 );
  signal cav2_freq_eval_stop : std_logic_vector( 16-1 downto 0 );
  signal cav2_reg_latch_pt : std_logic_vector( 16-1 downto 0 );
  signal rf_ref_amp : std_logic_vector( 18-1 downto 0 );
  signal rf_ref_chan_sel : std_logic_vector( 4-1 downto 0 );
  signal rf_ref_i : std_logic_vector( 18-1 downto 0 );
  signal rf_ref_phase : std_logic_vector( 18-1 downto 0 );
  signal rf_ref_q : std_logic_vector( 18-1 downto 0 );
  signal scratchpad : std_logic_vector( 32-1 downto 0 );
  signal status_0 : std_logic_vector( 32-1 downto 0 );
  signal cav1_reg_latch_pt : std_logic_vector( 16-1 downto 0 );
  signal cav1_freq_eval_start : std_logic_vector( 16-1 downto 0 );
  signal cav1_freq_eval_stop : std_logic_vector( 16-1 downto 0 );
  signal clk_1_net_x0 : std_logic;
  signal ce_1_net_x0 : std_logic;
  signal clk_12_net : std_logic;
  signal ce_12_net : std_logic;
  signal clk_1_net : std_logic;
  signal ce_1_net : std_logic;
  signal clk_8_net : std_logic;
  signal ce_8_net : std_logic;
  signal axi_lite_clk_net : std_logic;
begin
  axi_lite_axi_lite_interface : entity work.axi_lite_axi_lite_interface 
  port map (
    cav1_p1_amp_out => cav1_p1_amp_out,
    cav1_p1_comparison_phase => cav1_p1_comparison_phase,
    cav1_p1_dc_freq => cav1_p1_dc_freq,
    cav1_p1_dc_img => cav1_p1_dc_img,
    cav1_p1_dc_real => cav1_p1_dc_real,
    cav1_p1_if_amp => cav1_p1_if_amp,
    cav1_p1_if_i => cav1_p1_if_i,
    cav1_p1_if_phase => cav1_p1_if_phase,
    cav1_p1_if_q => cav1_p1_if_q,
    cav1_p1_integrated_i => cav1_p1_integrated_i,
    cav1_p1_integrated_q => cav1_p1_integrated_q,
    cav1_p1_phase_out => cav1_p1_phase_out,
    cav1_p2_amp_out => cav1_p2_amp_out,
    cav1_p2_comparison_phase => cav1_p2_comparison_phase,
    cav1_p2_dc_freq => cav1_p2_dc_freq,
    cav1_p2_dc_img => cav1_p2_dc_img,
    cav1_p2_dc_real => cav1_p2_dc_real,
    cav1_p2_if_amp => cav1_p2_if_amp,
    cav1_p2_if_i => cav1_p2_if_i,
    cav1_p2_if_phase => cav1_p2_if_phase,
    cav1_p2_if_q => cav1_p2_if_q,
    cav1_p2_integrated_i => cav1_p2_integrated_i,
    cav1_p2_integrated_q => cav1_p2_integrated_q,
    cav1_p2_phase_out => cav1_p2_phase_out,
    cav2_p1_amp_out => cav2_p1_amp_out,
    cav2_p1_comparison_phase => cav2_p1_comparison_phase,
    cav2_p1_dc_freq => cav2_p1_dc_freq,
    cav2_p1_dc_img => cav2_p1_dc_img,
    cav2_p1_dc_real => cav2_p1_dc_real,
    cav2_p1_if_amp => cav2_p1_if_amp,
    cav2_p1_if_i => cav2_p1_if_i,
    cav2_p1_if_phase => cav2_p1_if_phase,
    cav2_p1_if_q => cav2_p1_if_q,
    cav2_p1_integrated_i => cav2_p1_integrated_i,
    cav2_p1_integrated_q => cav2_p1_integrated_q,
    cav2_p1_phase_out => cav2_p1_phase_out,
    cav2_p2_amp_out => cav2_p2_amp_out,
    cav2_p2_comparison_phase => cav2_p2_comparison_phase,
    cav2_p2_dc_freq => cav2_p2_dc_freq,
    cav2_p2_dc_img => cav2_p2_dc_img,
    cav2_p2_dc_real => cav2_p2_dc_real,
    cav2_p2_if_amp => cav2_p2_if_amp,
    cav2_p2_if_i => cav2_p2_if_i,
    cav2_p2_if_phase => cav2_p2_if_phase,
    cav2_p2_if_q => cav2_p2_if_q,
    cav2_p2_integrated_i => cav2_p2_integrated_i,
    cav2_p2_integrated_q => cav2_p2_integrated_q,
    cav2_p2_phase_out => cav2_p2_phase_out,
    rf_ref_amp => rf_ref_amp,
    rf_ref_i => rf_ref_i,
    rf_ref_phase => rf_ref_phase,
    rf_ref_q => rf_ref_q,
    status_0 => status_0,
    axi_lite_s_axi_awaddr => axi_lite_s_axi_awaddr,
    axi_lite_s_axi_awvalid => axi_lite_s_axi_awvalid,
    axi_lite_s_axi_wdata => axi_lite_s_axi_wdata,
    axi_lite_s_axi_wstrb => axi_lite_s_axi_wstrb,
    axi_lite_s_axi_wvalid => axi_lite_s_axi_wvalid,
    axi_lite_s_axi_bready => axi_lite_s_axi_bready,
    axi_lite_s_axi_araddr => axi_lite_s_axi_araddr,
    axi_lite_s_axi_arvalid => axi_lite_s_axi_arvalid,
    axi_lite_s_axi_rready => axi_lite_s_axi_rready,
    axi_lite_aresetn => axi_lite_aresetn,
    axi_lite_aclk => axi_lite_clk,
    cav1_freq_eval_stop => cav1_freq_eval_stop,
    cav1_freq_eval_start => cav1_freq_eval_start,
    cav1_reg_latch_pt => cav1_reg_latch_pt,
    scratchpad => scratchpad,
    rf_ref_chan_sel => rf_ref_chan_sel,
    cav2_reg_latch_pt => cav2_reg_latch_pt,
    cav2_freq_eval_stop => cav2_freq_eval_stop,
    cav2_freq_eval_start => cav2_freq_eval_start,
    cav2_p2_window_stop => cav2_p2_window_stop,
    cav2_p2_window_start => cav2_p2_window_start,
    cav2_p2_chan_sel => cav2_p2_chan_sel,
    cav2_p2_calibration_coeff => cav2_p2_calibration_coeff,
    cav2_p1_window_stop => cav2_p1_window_stop,
    cav2_p1_window_start => cav2_p1_window_start,
    cav2_p1_chan_sel => cav2_p1_chan_sel,
    cav2_p1_calibration_coeff => cav2_p1_calibration_coeff,
    cav2_nco_phase_reset => cav2_nco_phase_reset,
    cav2_nco_phase_adj => cav2_nco_phase_adj,
    cav1_p2_window_stop => cav1_p2_window_stop,
    cav1_p2_window_start => cav1_p2_window_start,
    cav1_p2_chan_sel => cav1_p2_chan_sel,
    cav1_p2_calibration_coeff => cav1_p2_calibration_coeff,
    cav1_p1_window_stop => cav1_p1_window_stop,
    cav1_p1_window_start => cav1_p1_window_start,
    cav1_p1_chan_sel => cav1_p1_chan_sel,
    cav1_p1_calibration_coeff => cav1_p1_calibration_coeff,
    cav1_nco_phase_reset => cav1_nco_phase_reset,
    cav1_nco_phase_adj => cav1_nco_phase_adj,
    axi_lite_s_axi_awready => axi_lite_s_axi_awready,
    axi_lite_s_axi_wready => axi_lite_s_axi_wready,
    axi_lite_s_axi_bresp => axi_lite_s_axi_bresp,
    axi_lite_s_axi_bvalid => axi_lite_s_axi_bvalid,
    axi_lite_s_axi_arready => axi_lite_s_axi_arready,
    axi_lite_s_axi_rdata => axi_lite_s_axi_rdata,
    axi_lite_s_axi_rresp => axi_lite_s_axi_rresp,
    axi_lite_s_axi_rvalid => axi_lite_s_axi_rvalid,
    axi_lite_clk => axi_lite_clk_net
  );
  example_default_clock_driver : entity work.example_default_clock_driver 
  port map (
    dsp_sysclk => dsp_clk,
    dsp_sysce => '1',
    dsp_sysclr => '0',
    axi_lite_sysclk => axi_lite_clk_net,
    axi_lite_sysce => '1',
    axi_lite_sysclr => '0',
    dsp_clk1 => clk_1_net_x0,
    dsp_ce1 => ce_1_net_x0,
    dsp_clk12 => clk_12_net,
    dsp_ce12 => ce_12_net,
    axi_lite_clk1 => clk_1_net,
    axi_lite_ce1 => ce_1_net,
    axi_lite_clk8 => clk_8_net,
    axi_lite_ce8 => ce_8_net
  );
  example_struct : entity work.example_struct 
  port map (
    cav1_nco_phase_adj => cav1_nco_phase_adj,
    cav1_nco_phase_reset => cav1_nco_phase_reset,
    cav1_p1_calibration_coeff => cav1_p1_calibration_coeff,
    cav1_p1_chan_sel => cav1_p1_chan_sel,
    cav1_p1_window_start => cav1_p1_window_start,
    cav1_p1_window_stop => cav1_p1_window_stop,
    cav1_p2_calibration_coeff => cav1_p2_calibration_coeff,
    cav1_p2_chan_sel => cav1_p2_chan_sel,
    cav1_p2_window_start => cav1_p2_window_start,
    cav1_p2_window_stop => cav1_p2_window_stop,
    cav2_nco_phase_adj => cav2_nco_phase_adj,
    cav2_nco_phase_reset => cav2_nco_phase_reset,
    cav2_p1_calibration_coeff => cav2_p1_calibration_coeff,
    cav2_p1_chan_sel => cav2_p1_chan_sel,
    cav2_p1_window_start => cav2_p1_window_start,
    cav2_p1_window_stop => cav2_p1_window_stop,
    cav2_p2_calibration_coeff => cav2_p2_calibration_coeff,
    cav2_p2_chan_sel => cav2_p2_chan_sel,
    cav2_p2_window_start => cav2_p2_window_start,
    cav2_p2_window_stop => cav2_p2_window_stop,
    cav2_freq_eval_start => cav2_freq_eval_start,
    cav2_freq_eval_stop => cav2_freq_eval_stop,
    cav2_reg_latch_pt => cav2_reg_latch_pt,
    rf_ref_chan_sel => rf_ref_chan_sel,
    scratchpad => scratchpad,
    cav1_reg_latch_pt => cav1_reg_latch_pt,
    cav1_freq_eval_start => cav1_freq_eval_start,
    cav1_freq_eval_stop => cav1_freq_eval_stop,
    amp => amp,
    ddcchannel => ddcchannel,
    ddci => ddci,
    ddcq => ddcq,
    ddcsync => ddcsync,
    phase => phase,
    phaseampchannel => phaseampchannel,
    phaseampsync => phaseampsync,
    clk_1_x0 => clk_1_net_x0,
    ce_1_x0 => ce_1_net_x0,
    clk_12 => clk_12_net,
    ce_12 => ce_12_net,
    clk_1 => clk_1_net,
    ce_1 => ce_1_net,
    clk_8 => clk_8_net,
    ce_8 => ce_8_net,
    cav1_p1_amp_out => cav1_p1_amp_out,
    cav1_p1_comparison_phase => cav1_p1_comparison_phase,
    cav1_p1_dc_freq => cav1_p1_dc_freq,
    cav1_p1_dc_img => cav1_p1_dc_img,
    cav1_p1_dc_real => cav1_p1_dc_real,
    cav1_p1_if_amp => cav1_p1_if_amp,
    cav1_p1_if_i => cav1_p1_if_i,
    cav1_p1_if_phase => cav1_p1_if_phase,
    cav1_p1_if_q => cav1_p1_if_q,
    cav1_p1_integrated_i => cav1_p1_integrated_i,
    cav1_p1_integrated_q => cav1_p1_integrated_q,
    cav1_p1_phase_out => cav1_p1_phase_out,
    cav1_p2_amp_out => cav1_p2_amp_out,
    cav1_p2_comparison_phase => cav1_p2_comparison_phase,
    cav1_p2_dc_freq => cav1_p2_dc_freq,
    cav1_p2_dc_img => cav1_p2_dc_img,
    cav1_p2_dc_real => cav1_p2_dc_real,
    cav1_p2_if_amp => cav1_p2_if_amp,
    cav1_p2_if_i => cav1_p2_if_i,
    cav1_p2_if_phase => cav1_p2_if_phase,
    cav1_p2_if_q => cav1_p2_if_q,
    cav1_p2_integrated_i => cav1_p2_integrated_i,
    cav1_p2_integrated_q => cav1_p2_integrated_q,
    cav1_p2_phase_out => cav1_p2_phase_out,
    cav2_p1_amp_out => cav2_p1_amp_out,
    cav2_p1_comparison_phase => cav2_p1_comparison_phase,
    cav2_p1_dc_freq => cav2_p1_dc_freq,
    cav2_p1_dc_img => cav2_p1_dc_img,
    cav2_p1_dc_real => cav2_p1_dc_real,
    cav2_p1_if_amp => cav2_p1_if_amp,
    cav2_p1_if_i => cav2_p1_if_i,
    cav2_p1_if_phase => cav2_p1_if_phase,
    cav2_p1_if_q => cav2_p1_if_q,
    cav2_p1_integrated_i => cav2_p1_integrated_i,
    cav2_p1_integrated_q => cav2_p1_integrated_q,
    cav2_p1_phase_out => cav2_p1_phase_out,
    cav2_p2_amp_out => cav2_p2_amp_out,
    cav2_p2_comparison_phase => cav2_p2_comparison_phase,
    cav2_p2_dc_freq => cav2_p2_dc_freq,
    cav2_p2_dc_img => cav2_p2_dc_img,
    cav2_p2_dc_real => cav2_p2_dc_real,
    cav2_p2_if_amp => cav2_p2_if_amp,
    cav2_p2_if_i => cav2_p2_if_i,
    cav2_p2_if_phase => cav2_p2_if_phase,
    cav2_p2_if_q => cav2_p2_if_q,
    cav2_p2_integrated_i => cav2_p2_integrated_i,
    cav2_p2_integrated_q => cav2_p2_integrated_q,
    cav2_p2_phase_out => cav2_p2_phase_out,
    rf_ref_amp => rf_ref_amp,
    rf_ref_i => rf_ref_i,
    rf_ref_phase => rf_ref_phase,
    rf_ref_q => rf_ref_q,
    status_0 => status_0,
    gateway_out_x0 => gateway_out_x0,
    gateway_out1_x3 => gateway_out1_x3,
    gateway_out2_x2 => gateway_out2_x2,
    gateway_out_x1 => gateway_out_x1,
    gateway_out1_x4 => gateway_out1_x4,
    diag10data => diag10data,
    diag10fixed => diag10fixed,
    diag10sevr => diag10sevr,
    diag11data => diag11data,
    diag11fixed => diag11fixed,
    diag11sevr => diag11sevr,
    diag12data => diag12data,
    diag12fixed => diag12fixed,
    diag12sevr => diag12sevr,
    diag13data => diag13data,
    diag13fixed => diag13fixed,
    diag13sevr => diag13sevr,
    diag14data => diag14data,
    diag14fixed => diag14fixed,
    diag14sevr => diag14sevr,
    diag15data => diag15data,
    diag15fixed => diag15fixed,
    diag15sevr => diag15sevr,
    diag16data => diag16data,
    diag16fixed => diag16fixed,
    diag16sevr => diag16sevr,
    diag17data => diag17data,
    diag17fixed => diag17fixed,
    diag17sevr => diag17sevr,
    diag18data => diag18data,
    diag18fixed => diag18fixed,
    diag18sevr => diag18sevr,
    diag19data => diag19data,
    diag19fixed => diag19fixed,
    diag19sevr => diag19sevr,
    diag1data => diag1data,
    diag1fixed => diag1fixed,
    diag1sevr => diag1sevr,
    diag20data => diag20data,
    diag20fixed => diag20fixed,
    diag20sevr => diag20sevr,
    diag21data => diag21data,
    diag21fixed => diag21fixed,
    diag21sevr => diag21sevr,
    diag22data => diag22data,
    diag22fixed => diag22fixed,
    diag22sevr => diag22sevr,
    diag23data => diag23data,
    diag23fixed => diag23fixed,
    diag23sevr => diag23sevr,
    diag24data => diag24data,
    diag24fixed => diag24fixed,
    diag24sevr => diag24sevr,
    diag25data => diag25data,
    diag25fixed => diag25fixed,
    diag25sevr => diag25sevr,
    diag26data => diag26data,
    diag26fixed => diag26fixed,
    diag26sevr => diag26sevr,
    diag27data => diag27data,
    diag27fixed => diag27fixed,
    diag27sevr => diag27sevr,
    diag28data => diag28data,
    diag28fixed => diag28fixed,
    diag28sevr => diag28sevr,
    diag29data => diag29data,
    diag29fixed => diag29fixed,
    diag29sevr => diag29sevr,
    diag2data => diag2data,
    diag2fixed => diag2fixed,
    diag2sevr => diag2sevr,
    diag30data => diag30data,
    diag30fixed => diag30fixed,
    diag30sevr => diag30sevr,
    diag31data => diag31data,
    diag31fixed => diag31fixed,
    diag31sevr => diag31sevr,
    diag3data => diag3data,
    diag3fixed => diag3fixed,
    diag3sevr => diag3sevr,
    diag4data => diag4data,
    diag4fixed => diag4fixed,
    diag4sevr => diag4sevr,
    diag5data => diag5data,
    diag5fixed => diag5fixed,
    diag5sevr => diag5sevr,
    diag6data => diag6data,
    diag6fixed => diag6fixed,
    diag6sevr => diag6sevr,
    diag7data => diag7data,
    diag7fixed => diag7fixed,
    diag7sevr => diag7sevr,
    diag8data => diag8data,
    diag8fixed => diag8fixed,
    diag8sevr => diag8sevr,
    diag9data => diag9data,
    diag9fixed => diag9fixed,
    diag9sevr => diag9sevr,
    diagnclk => diagnclk,
    diagnrst => diagnrst,
    diagnsync => diagnsync,
    wfdata_0 => wfdata_0,
    wfdata_1 => wfdata_1,
    wfdata_2 => wfdata_2,
    wfdata_3 => wfdata_3,
    wfdata_4 => wfdata_4,
    wfdata_5 => wfdata_5,
    wfdata_6 => wfdata_6,
    wfdata_7 => wfdata_7,
    wfvalid_0 => wfvalid_0,
    wfvalid_1 => wfvalid_1,
    wfvalid_2 => wfvalid_2,
    wfvalid_3 => wfvalid_3,
    wfvalid_4 => wfvalid_4,
    wfvalid_5 => wfvalid_5,
    wfvalid_6 => wfvalid_6,
    wfvalid_7 => wfvalid_7,
    gateway_out => gateway_out,
    gateway_out1_x2 => gateway_out1_x2,
    gateway_out10 => gateway_out10,
    gateway_out11_x1 => gateway_out11_x1,
    gateway_out12 => gateway_out12,
    gateway_out13_x1 => gateway_out13_x1,
    gateway_out25 => gateway_out25,
    gateway_out4_x1 => gateway_out4_x2,
    gateway_out5_x0 => gateway_out5_x2,
    gateway_out6 => gateway_out6_x1,
    gateway_out7 => gateway_out7_x0,
    gateway_out8 => gateway_out8,
    gateway_out9 => gateway_out9,
    gateway_out5 => gateway_out5_x1,
    gateway_out6_x0 => gateway_out6,
    gateway_out9_x0 => gateway_out9_x0,
    gateway_out1 => gateway_out1,
    gateway_out2_x0 => gateway_out2,
    gateway_out4 => gateway_out4,
    gateway_out7_x0 => gateway_out7,
    gateway_out8_x0 => gateway_out8_x0,
    gateway_out11 => gateway_out11,
    gateway_out13 => gateway_out13,
    gateway_out14 => gateway_out14,
    gateway_out27 => gateway_out27,
    gateway_out5_x1 => gateway_out5_x0,
    gateway_out6_x1 => gateway_out6_x0,
    gateway_out22 => gateway_out22,
    gateway_out24 => gateway_out24,
    gateway_out1_x0 => gateway_out1_x0,
    gateway_out2_x1 => gateway_out2_x0,
    gateway_out3 => gateway_out3,
    gateway_out4_x0 => gateway_out4_x0,
    gateway_out1_x1 => gateway_out1_x1,
    gateway_out11_x0 => gateway_out11_x0,
    gateway_out13_x0 => gateway_out13_x0,
    gateway_out14_x0 => gateway_out14_x0,
    gateway_out2 => gateway_out2_x1,
    gateway_out4_x16 => gateway_out4_x1,
    gateway_out5_x11 => gateway_out5,
    gateway_out6_x14 => gateway_out6_x14,
    gateway_out7_x6 => gateway_out7_x4,
    gateway_out8_x1 => gateway_out8_x6,
    gateway_out9_x5 => gateway_out9_x6,
    gateway_out1_x19 => gateway_out1_x18,
    gateway_out2_x15 => gateway_out2_x15,
    gateway_out22_x4 => gateway_out22_x4,
    gateway_out24_x6 => gateway_out24_x4,
    gateway_out27_x8 => gateway_out27_x7,
    gateway_out3_x10 => gateway_out3_x0,
    gateway_out4_x17 => gateway_out4_x17,
    gateway_out5_x17 => gateway_out5_x17,
    gateway_out6_x15 => gateway_out6_x15,
    gateway_out1_x18 => gateway_out1_x19,
    gateway_out11_x8 => gateway_out11_x8,
    gateway_out13_x6 => gateway_out13_x6,
    gateway_out14_x5 => gateway_out14_x5,
    gateway_out2_x17 => gateway_out2_x16,
    gateway_out4_x18 => gateway_out4_x18,
    gateway_out5_x18 => gateway_out5_x18,
    gateway_out6_x16 => gateway_out6_x16,
    gateway_out7_x7 => gateway_out7_x7,
    gateway_out8_x7 => gateway_out8_x7,
    gateway_out9_x6 => gateway_out9_x7,
    gateway_out1_x20 => gateway_out1_x20,
    gateway_out2_x18 => gateway_out2_x17,
    gateway_out22_x5 => gateway_out22_x6,
    gateway_out24_x4 => gateway_out24_x5,
    gateway_out27_x6 => gateway_out27_x8,
    gateway_out3_x8 => gateway_out3_x9,
    gateway_out4_x13 => gateway_out4_x14,
    gateway_out5_x14 => gateway_out5_x14,
    gateway_out6_x11 => gateway_out6_x11,
    gateway_out1_x15 => gateway_out1_x16,
    gateway_out11_x7 => gateway_out11_x7,
    gateway_out13_x5 => gateway_out13_x5,
    gateway_out14_x4 => gateway_out14_x4,
    gateway_out2_x13 => gateway_out2_x13,
    gateway_out4_x14 => gateway_out4_x15,
    gateway_out5_x15 => gateway_out5_x15,
    gateway_out6_x12 => gateway_out6_x12,
    gateway_out7_x4 => gateway_out7_x5,
    gateway_out8_x5 => gateway_out8_x4,
    gateway_out9_x4 => gateway_out9_x4,
    gateway_out1_x16 => gateway_out1_x15,
    gateway_out2_x14 => gateway_out2_x14,
    gateway_out22_x3 => gateway_out22_x3,
    gateway_out24_x5 => gateway_out24_x3,
    gateway_out27_x7 => gateway_out27_x6,
    gateway_out3_x9 => gateway_out3_x10,
    gateway_out4_x15 => gateway_out4_x16,
    gateway_out5_x16 => gateway_out5_x16,
    gateway_out6_x13 => gateway_out6_x13,
    gateway_out1_x17 => gateway_out1_x17,
    gateway_out7_x5 => gateway_out7_x6,
    gateway_out8_x6 => gateway_out8_x5,
    gateway_out9_x8 => gateway_out9_x5,
    gateway_out44_x1 => gateway_out44_x1,
    gateway_out46_x1 => gateway_out46_x1,
    gateway_out11_x10 => gateway_out11_x9,
    gateway_out19_x1 => gateway_out19_x1,
    gateway_out20_x1 => gateway_out20_x1,
    gateway_out3_x12 => gateway_out3_x12,
    gateway_out4_x22 => gateway_out4_x21,
    gateway_out5_x21 => gateway_out5_x21,
    gateway_out27_x10 => gateway_out27_x10,
    gateway_out28_x2 => gateway_out28_x1,
    gateway_out29_x2 => gateway_out29_x2,
    gateway_out_x5 => gateway_out_x5,
    gateway_out1_x26 => gateway_out1_x26,
    gateway_out2_x22 => gateway_out2_x22,
    gateway_out3_x13 => gateway_out3_x13,
    gateway_out4_x23 => gateway_out4_x22,
    gateway_out5_x23 => gateway_out5_x22,
    gateway_out1_x27 => gateway_out1_x27,
    gateway_out2_x23 => gateway_out2_x23,
    gateway_out6_x19 => gateway_out6_x19,
    gateway_out44_x2 => gateway_out44_x2,
    gateway_out46_x2 => gateway_out46_x2,
    gateway_out11_x11 => gateway_out11_x11,
    gateway_out19_x2 => gateway_out19_x2,
    gateway_out20_x2 => gateway_out20_x2,
    gateway_out3_x14 => gateway_out3_x14,
    gateway_out4_x21 => gateway_out4_x23,
    gateway_out5_x22 => gateway_out5_x23,
    gateway_out27_x9 => gateway_out27_x9,
    gateway_out28_x1 => gateway_out28_x2,
    gateway_out29_x1 => gateway_out29_x1,
    gateway_out_x4 => gateway_out_x4,
    gateway_out1_x21 => gateway_out1_x22,
    gateway_out2_x19 => gateway_out2_x18,
    gateway_out3_x11 => gateway_out3_x11,
    gateway_out4_x19 => gateway_out4_x19,
    gateway_out5_x19 => gateway_out5_x19,
    gateway_out1_x22 => gateway_out1_x23,
    gateway_out2_x20 => gateway_out2_x19,
    gateway_out6_x17 => gateway_out6_x17,
    gateway_out1_x23 => gateway_out1_x24,
    gateway_out39 => gateway_out39,
    gateway_out40 => gateway_out40,
    gateway_out1_x24 => gateway_out1_x21,
    gateway_out11_x9 => gateway_out11_x10,
    gateway_out13_x7 => gateway_out13_x7,
    gateway_out14_x6 => gateway_out14_x6,
    gateway_out2_x21 => gateway_out2_x20,
    gateway_out4_x20 => gateway_out4_x20,
    gateway_out5_x20 => gateway_out5_x20,
    gateway_out6_x18 => gateway_out6_x18,
    gateway_out7_x8 => gateway_out7_x8,
    gateway_out8_x8 => gateway_out8_x8,
    gateway_out9_x7 => gateway_out9_x8,
    gateway_out1_x25 => gateway_out1_x25,
    gateway_out2_x16 => gateway_out2_x21,
    gateway_out22_x6 => gateway_out22_x5,
    gateway_out24_x1 => gateway_out24_x6,
    gateway_out27_x1 => gateway_out27_x1,
    gateway_out3_x1 => gateway_out3_x2,
    gateway_out4_x5 => gateway_out4_x6,
    gateway_out5_x5 => gateway_out5_x6,
    gateway_out6_x5 => gateway_out6_x5,
    gateway_out1_x7 => gateway_out1_x7,
    gateway_out11_x3 => gateway_out11_x3,
    gateway_out13_x4 => gateway_out13_x4,
    gateway_out14_x3 => gateway_out14_x3,
    gateway_out2_x6 => gateway_out2_x6,
    gateway_out4_x6 => gateway_out4_x7,
    gateway_out5_x6 => gateway_out5_x7,
    gateway_out6_x6 => gateway_out6_x6,
    gateway_out7_x3 => gateway_out7_x3,
    gateway_out8_x4 => gateway_out8_x3,
    gateway_out9_x3 => gateway_out9_x3,
    gateway_out1_x9 => gateway_out1_x9,
    gateway_out2_x7 => gateway_out2_x7,
    gateway_out22_x1 => gateway_out22_x1,
    gateway_out24_x2 => gateway_out24_x1,
    gateway_out27_x2 => gateway_out27_x2,
    gateway_out3_x2 => gateway_out3_x3,
    gateway_out4_x7 => gateway_out4_x8,
    gateway_out5_x7 => gateway_out5_x8,
    gateway_out6_x7 => gateway_out6_x7,
    gateway_out1_x10 => gateway_out1_x10,
    gateway_out11_x4 => gateway_out11_x4,
    gateway_out13_x2 => gateway_out13_x2,
    gateway_out14_x1 => gateway_out14_x1,
    gateway_out2_x3 => gateway_out2_x3,
    gateway_out4_x3 => gateway_out4_x4,
    gateway_out5_x2 => gateway_out5_x3,
    gateway_out6_x2 => gateway_out6_x2,
    gateway_out7_x1 => gateway_out7_x1,
    gateway_out8_x2 => gateway_out8_x1,
    gateway_out9_x1 => gateway_out9_x1,
    gateway_out1_x5 => gateway_out1_x5,
    gateway_out2_x4 => gateway_out2_x4,
    gateway_out22_x0 => gateway_out22_x0,
    gateway_out24_x0 => gateway_out24_x0,
    gateway_out27_x0 => gateway_out27_x0,
    gateway_out3_x0 => gateway_out3_x1,
    gateway_out4_x2 => gateway_out4_x3,
    gateway_out5_x3 => gateway_out5_x4,
    gateway_out6_x3 => gateway_out6_x3,
    gateway_out1_x6 => gateway_out1_x6,
    gateway_out11_x2 => gateway_out11_x2,
    gateway_out13_x3 => gateway_out13_x3,
    gateway_out14_x2 => gateway_out14_x2,
    gateway_out2_x5 => gateway_out2_x5,
    gateway_out4_x4 => gateway_out4_x5,
    gateway_out5_x4 => gateway_out5_x5,
    gateway_out6_x4 => gateway_out6_x4,
    gateway_out7_x2 => gateway_out7_x2,
    gateway_out8_x3 => gateway_out8_x2,
    gateway_out9_x2 => gateway_out9_x2,
    gateway_out1_x8 => gateway_out1_x8,
    gateway_out2_x10 => gateway_out2_x10,
    gateway_out22_x2 => gateway_out22_x2,
    gateway_out24_x3 => gateway_out24_x2,
    gateway_out27_x4 => gateway_out27_x4,
    gateway_out3_x6 => gateway_out3_x7,
    gateway_out4_x10 => gateway_out4_x11,
    gateway_out5_x10 => gateway_out5_x11,
    gateway_out6_x10 => gateway_out6_x10,
    gateway_out44_x0 => gateway_out44_x0,
    gateway_out46_x0 => gateway_out46_x0,
    gateway_out11_x6 => gateway_out11_x6,
    gateway_out19_x0 => gateway_out19_x0,
    gateway_out20_x0 => gateway_out20_x0,
    gateway_out3_x5 => gateway_out3_x6,
    gateway_out4_x11 => gateway_out4_x12,
    gateway_out5_x12 => gateway_out5_x12,
    gateway_out27_x5 => gateway_out27_x5,
    gateway_out28_x0 => gateway_out28_x0,
    gateway_out29_x0 => gateway_out29_x0,
    gateway_out_x3 => gateway_out_x3,
    gateway_out1_x13 => gateway_out1_x13,
    gateway_out2_x11 => gateway_out2_x11,
    gateway_out3_x7 => gateway_out3_x8,
    gateway_out4_x12 => gateway_out4_x13,
    gateway_out5_x13 => gateway_out5_x13,
    gateway_out1_x14 => gateway_out1_x14,
    gateway_out2_x12 => gateway_out2_x12,
    gateway_out6_x8 => gateway_out6_x8,
    gateway_out44 => gateway_out44,
    gateway_out46 => gateway_out46,
    gateway_out11_x5 => gateway_out11_x5,
    gateway_out19 => gateway_out19,
    gateway_out20 => gateway_out20,
    gateway_out3_x4 => gateway_out3_x5,
    gateway_out4_x8 => gateway_out4_x9,
    gateway_out5_x8 => gateway_out5_x9,
    gateway_out27_x3 => gateway_out27_x3,
    gateway_out28 => gateway_out28,
    gateway_out29 => gateway_out29,
    gateway_out_x2 => gateway_out_x2,
    gateway_out1_x11 => gateway_out1_x11,
    gateway_out2_x8 => gateway_out2_x8,
    gateway_out3_x3 => gateway_out3_x4,
    gateway_out4_x9 => gateway_out4_x10,
    gateway_out5_x9 => gateway_out5_x10,
    gateway_out1_x12 => gateway_out1_x12,
    gateway_out2_x9 => gateway_out2_x9,
    gateway_out6_x9 => gateway_out6_x9
  );
end structural;
