 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -max_paths 30
        -transition_time
Design : vec_mean
Version: V-2023.12-SP5
Date   : Thu Dec  5 11:22:42 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: input_arr[1]
              (input port)
  Endpoint: mean_out[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_mean           8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  input_arr[1] (in)                        0.01      0.00       0.00 r
  input_arr[1] (net)             2                   0.00       0.00 r
  U33/Y (AND2X1_RVT)                       0.01      0.04       0.04 r
  n10 (net)                      2                   0.00       0.04 r
  U27/Y (OA22X1_RVT)                       0.01      0.06       0.10 r
  n38 (net)                      1                   0.00       0.10 r
  U54/S (FADDX1_RVT)                       0.01      0.09       0.19 r
  n9 (net)                       1                   0.00       0.19 r
  U38/Y (INVX1_RVT)                        0.00      0.02       0.21 f
  mean_out[0] (net)              1                   0.00       0.21 f
  mean_out[0] (out)                        0.00      0.01       0.22 f
  data arrival time                                             0.22
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: input_arr[62]
              (input port)
  Endpoint: mean_out[14]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_mean           8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  input_arr[62] (in)                       0.01      0.00       0.00 r
  input_arr[62] (net)            1                   0.00       0.00 r
  U69/CO (FADDX1_RVT)                      0.01      0.09       0.09 r
  n93 (net)                      1                   0.00       0.09 r
  U83/CO (FADDX1_RVT)                      0.01      0.08       0.17 r
  n125 (net)                     1                   0.00       0.17 r
  U99/S (FADDX1_RVT)                       0.01      0.07       0.24 r
  mean_out[14] (net)             1                   0.00       0.24 r
  mean_out[14] (out)                       0.01      0.01       0.24 r
  data arrival time                                             0.24
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: input_arr[62]
              (input port)
  Endpoint: mean_out[15]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_mean           8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  input_arr[62] (in)                       0.01      0.00       0.00 r
  input_arr[62] (net)            1                   0.00       0.00 r
  U69/CO (FADDX1_RVT)                      0.01      0.09       0.09 r
  n93 (net)                      1                   0.00       0.09 r
  U83/CO (FADDX1_RVT)                      0.01      0.08       0.17 r
  n125 (net)                     1                   0.00       0.17 r
  U99/CO (FADDX1_RVT)                      0.01      0.07       0.24 r
  n96 (net)                      1                   0.00       0.24 r
  U84/Y (INVX1_RVT)                        0.01      0.02       0.27 f
  mean_out[15] (net)             1                   0.00       0.27 f
  mean_out[15] (out)                       0.01      0.01       0.28 f
  data arrival time                                             0.28
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: input_arr[62]
              (input port)
  Endpoint: mean_out[12]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_mean           8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  input_arr[62] (in)                       0.01      0.00       0.00 r
  input_arr[62] (net)            1                   0.00       0.00 r
  U69/S (FADDX1_RVT)                       0.02      0.10       0.10 f
  n62 (net)                      1                   0.00       0.10 f
  U4/Y (INVX0_RVT)                         0.01      0.08       0.18 r
  n66 (net)                      1                   0.00       0.18 r
  U71/S (FADDX1_RVT)                       0.01      0.07       0.25 r
  n69 (net)                      1                   0.00       0.25 r
  U72/Y (INVX1_RVT)                        0.00      0.02       0.27 f
  mean_out[12] (net)             1                   0.00       0.27 f
  mean_out[12] (out)                       0.00      0.01       0.28 f
  data arrival time                                             0.28
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: input_arr[61]
              (input port)
  Endpoint: mean_out[11]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_mean           8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  input_arr[61] (in)                       0.01      0.00       0.00 r
  input_arr[61] (net)            1                   0.00       0.00 r
  U66/S (FADDX1_RVT)                       0.02      0.10       0.10 f
  n60 (net)                      1                   0.00       0.10 f
  U6/Y (INVX0_RVT)                         0.01      0.08       0.18 r
  n70 (net)                      1                   0.00       0.18 r
  U73/S (FADDX1_RVT)                       0.01      0.07       0.25 r
  n73 (net)                      1                   0.00       0.25 r
  U74/Y (INVX1_RVT)                        0.00      0.02       0.27 f
  mean_out[11] (net)             1                   0.00       0.27 f
  mean_out[11] (out)                       0.00      0.01       0.28 f
  data arrival time                                             0.28
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: input_arr[60]
              (input port)
  Endpoint: mean_out[10]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_mean           8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  input_arr[60] (in)                       0.01      0.00       0.00 r
  input_arr[60] (net)            1                   0.00       0.00 r
  U65/S (FADDX1_RVT)                       0.02      0.10       0.10 f
  n58 (net)                      1                   0.00       0.10 f
  U9/Y (INVX0_RVT)                         0.01      0.08       0.18 r
  n74 (net)                      1                   0.00       0.18 r
  U75/S (FADDX1_RVT)                       0.01      0.07       0.25 r
  n77 (net)                      1                   0.00       0.25 r
  U76/Y (INVX1_RVT)                        0.00      0.02       0.27 f
  mean_out[10] (net)             1                   0.00       0.27 f
  mean_out[10] (out)                       0.00      0.01       0.28 f
  data arrival time                                             0.28
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: input_arr[59]
              (input port)
  Endpoint: mean_out[9]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_mean           8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  input_arr[59] (in)                       0.01      0.00       0.00 r
  input_arr[59] (net)            1                   0.00       0.00 r
  U64/S (FADDX1_RVT)                       0.02      0.10       0.10 f
  n56 (net)                      1                   0.00       0.10 f
  U11/Y (INVX0_RVT)                        0.01      0.08       0.18 r
  n78 (net)                      1                   0.00       0.18 r
  U77/S (FADDX1_RVT)                       0.01      0.07       0.25 r
  n81 (net)                      1                   0.00       0.25 r
  U78/Y (INVX1_RVT)                        0.00      0.02       0.27 f
  mean_out[9] (net)              1                   0.00       0.27 f
  mean_out[9] (out)                        0.00      0.01       0.28 f
  data arrival time                                             0.28
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: input_arr[58]
              (input port)
  Endpoint: mean_out[8]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_mean           8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  input_arr[58] (in)                       0.01      0.00       0.00 r
  input_arr[58] (net)            1                   0.00       0.00 r
  U63/S (FADDX1_RVT)                       0.02      0.10       0.10 f
  n54 (net)                      1                   0.00       0.10 f
  U12/Y (INVX0_RVT)                        0.01      0.08       0.18 r
  n82 (net)                      1                   0.00       0.18 r
  U79/S (FADDX1_RVT)                       0.01      0.07       0.25 r
  n85 (net)                      1                   0.00       0.25 r
  U80/Y (INVX1_RVT)                        0.00      0.02       0.27 f
  mean_out[8] (net)              1                   0.00       0.27 f
  mean_out[8] (out)                        0.00      0.01       0.28 f
  data arrival time                                             0.28
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: input_arr[57]
              (input port)
  Endpoint: mean_out[7]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_mean           8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  input_arr[57] (in)                       0.01      0.00       0.00 r
  input_arr[57] (net)            1                   0.00       0.00 r
  U62/S (FADDX1_RVT)                       0.02      0.10       0.10 f
  n52 (net)                      1                   0.00       0.10 f
  U13/Y (INVX0_RVT)                        0.01      0.08       0.18 r
  n97 (net)                      1                   0.00       0.18 r
  U85/S (FADDX1_RVT)                       0.01      0.07       0.25 r
  n100 (net)                     1                   0.00       0.25 r
  U86/Y (INVX1_RVT)                        0.00      0.02       0.27 f
  mean_out[7] (net)              1                   0.00       0.27 f
  mean_out[7] (out)                        0.00      0.01       0.28 f
  data arrival time                                             0.28
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: input_arr[56]
              (input port)
  Endpoint: mean_out[6]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_mean           8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  input_arr[56] (in)                       0.01      0.00       0.00 r
  input_arr[56] (net)            1                   0.00       0.00 r
  U61/S (FADDX1_RVT)                       0.02      0.10       0.10 f
  n50 (net)                      1                   0.00       0.10 f
  U16/Y (INVX0_RVT)                        0.01      0.08       0.18 r
  n101 (net)                     1                   0.00       0.18 r
  U87/S (FADDX1_RVT)                       0.01      0.07       0.25 r
  n104 (net)                     1                   0.00       0.25 r
  U88/Y (INVX1_RVT)                        0.00      0.02       0.27 f
  mean_out[6] (net)              1                   0.00       0.27 f
  mean_out[6] (out)                        0.00      0.01       0.28 f
  data arrival time                                             0.28
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: input_arr[55]
              (input port)
  Endpoint: mean_out[5]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_mean           8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  input_arr[55] (in)                       0.01      0.00       0.00 r
  input_arr[55] (net)            1                   0.00       0.00 r
  U60/S (FADDX1_RVT)                       0.02      0.10       0.10 f
  n48 (net)                      1                   0.00       0.10 f
  U18/Y (INVX0_RVT)                        0.01      0.08       0.18 r
  n105 (net)                     1                   0.00       0.18 r
  U89/S (FADDX1_RVT)                       0.01      0.07       0.25 r
  n108 (net)                     1                   0.00       0.25 r
  U90/Y (INVX1_RVT)                        0.00      0.02       0.27 f
  mean_out[5] (net)              1                   0.00       0.27 f
  mean_out[5] (out)                        0.00      0.01       0.28 f
  data arrival time                                             0.28
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: input_arr[54]
              (input port)
  Endpoint: mean_out[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_mean           8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  input_arr[54] (in)                       0.01      0.00       0.00 r
  input_arr[54] (net)            1                   0.00       0.00 r
  U59/S (FADDX1_RVT)                       0.02      0.10       0.10 f
  n46 (net)                      1                   0.00       0.10 f
  U19/Y (INVX0_RVT)                        0.01      0.08       0.18 r
  n109 (net)                     1                   0.00       0.18 r
  U91/S (FADDX1_RVT)                       0.01      0.07       0.25 r
  n112 (net)                     1                   0.00       0.25 r
  U92/Y (INVX1_RVT)                        0.00      0.02       0.27 f
  mean_out[4] (net)              1                   0.00       0.27 f
  mean_out[4] (out)                        0.00      0.01       0.28 f
  data arrival time                                             0.28
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: input_arr[53]
              (input port)
  Endpoint: mean_out[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_mean           8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  input_arr[53] (in)                       0.01      0.00       0.00 r
  input_arr[53] (net)            1                   0.00       0.00 r
  U58/S (FADDX1_RVT)                       0.02      0.10       0.10 f
  n44 (net)                      1                   0.00       0.10 f
  U21/Y (INVX0_RVT)                        0.01      0.08       0.18 r
  n113 (net)                     1                   0.00       0.18 r
  U93/S (FADDX1_RVT)                       0.01      0.07       0.25 r
  n116 (net)                     1                   0.00       0.25 r
  U94/Y (INVX1_RVT)                        0.00      0.02       0.27 f
  mean_out[3] (net)              1                   0.00       0.27 f
  mean_out[3] (out)                        0.00      0.01       0.28 f
  data arrival time                                             0.28
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: input_arr[51]
              (input port)
  Endpoint: mean_out[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_mean           8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  input_arr[51] (in)                       0.01      0.00       0.00 r
  input_arr[51] (net)            1                   0.00       0.00 r
  U56/S (FADDX1_RVT)                       0.02      0.10       0.10 f
  n40 (net)                      1                   0.00       0.10 f
  U24/Y (INVX0_RVT)                        0.01      0.08       0.18 r
  n121 (net)                     1                   0.00       0.18 r
  U97/S (FADDX1_RVT)                       0.01      0.07       0.25 r
  n124 (net)                     1                   0.00       0.25 r
  U98/Y (INVX1_RVT)                        0.00      0.02       0.27 f
  mean_out[1] (net)              1                   0.00       0.27 f
  mean_out[1] (out)                        0.00      0.01       0.28 f
  data arrival time                                             0.28
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: input_arr[52]
              (input port)
  Endpoint: mean_out[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_mean           8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  input_arr[52] (in)                       0.01      0.00       0.00 r
  input_arr[52] (net)            1                   0.00       0.00 r
  U57/S (FADDX1_RVT)                       0.02      0.10       0.10 f
  n42 (net)                      1                   0.00       0.10 f
  U30/Y (INVX1_RVT)                        0.01      0.10       0.20 r
  n117 (net)                     1                   0.00       0.20 r
  U95/S (FADDX1_RVT)                       0.01      0.07       0.27 r
  n120 (net)                     1                   0.00       0.27 r
  U96/Y (INVX1_RVT)                        0.00      0.02       0.29 f
  mean_out[2] (net)              1                   0.00       0.29 f
  mean_out[2] (out)                        0.00      0.01       0.30 f
  data arrival time                                             0.30
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: input_arr[62]
              (input port)
  Endpoint: mean_out[13]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_mean           8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  input_arr[62] (in)                       0.01      0.00       0.00 r
  input_arr[62] (net)            1                   0.00       0.00 r
  U69/CO (FADDX1_RVT)                      0.01      0.09       0.09 r
  n93 (net)                      1                   0.00       0.09 r
  U83/S (FADDX1_RVT)                       0.02      0.08       0.17 f
  n64 (net)                      1                   0.00       0.17 f
  U3/Y (INVX0_RVT)                         0.01      0.08       0.25 r
  n89 (net)                      1                   0.00       0.25 r
  U82/S (FADDX1_RVT)                       0.01      0.07       0.32 r
  n65 (net)                      1                   0.00       0.32 r
  U70/Y (INVX1_RVT)                        0.00      0.02       0.35 f
  mean_out[13] (net)             1                   0.00       0.35 f
  mean_out[13] (out)                       0.00      0.01       0.35 f
  data arrival time                                             0.35
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


1
