// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _computeS3_HH_
#define _computeS3_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ResizeStream_3.h"
#include "ResizeStream_2.h"
#include "CloneStream.h"
#include "grouperPE_1.h"
#include "Conv1DBuffer_new396.h"
#include "Conv1DMac_new397.h"
#include "Relu1D398.h"
#include "StreamingDataWidthCo_3.h"
#include "Conv1DBuffer_new400.h"
#include "Conv1DMac_new401.h"
#include "Relu1D402.h"
#include "StreamingDataWidthCo_2.h"
#include "Conv1DBuffer_new404.h"
#include "Conv1DMac_new405.h"
#include "Relu1D406.h"
#include "StreamingDataWidthCo_1.h"
#include "Conv1DBuffer_new408.h"
#include "Conv1DMac_new409.h"
#include "Relu1D410.h"
#include "StreamingDataWidthCo.h"
#include "Conv1DBuffer_new_1.h"
#include "Conv1DMac_new_1.h"
#include "Relu1D_1.h"
#include "StreamingDataWidthCo_4.h"
#include "StreamingMaxPool_Pre.h"
#include "Conv1DBuffer_new412.h"
#include "Conv1DMac_new413.h"
#include "Relu1D414.h"
#include "StreamingDataWidthCo_7.h"
#include "Conv1DBuffer_new416.h"
#include "Conv1DMac_new417.h"
#include "Relu1D418.h"
#include "StreamingDataWidthCo_6.h"
#include "Conv1DBuffer_new420.h"
#include "Conv1DMac_new421.h"
#include "Relu1D422.h"
#include "StreamingDataWidthCo_5.h"
#include "Conv1DBuffer_new.h"
#include "Conv1DMac_new.h"
#include "Relu1D.h"
#include "StreamingDataWidthCo_8.h"
#include "grouperPE.h"
#include "ResizeStream_1.h"
#include "ResizeStream.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w32_d2_A.h"
#include "start_for_CloneStbun.h"
#include "start_for_grouperbvn.h"
#include "start_for_grouperbwn.h"
#include "start_for_ResizeSbxn.h"
#include "start_for_Conv1DBbyn.h"
#include "start_for_Conv1DMbzo.h"
#include "start_for_Relu1D3bAo.h"
#include "start_for_StreamibBo.h"
#include "start_for_Conv1DBbCo.h"
#include "start_for_Conv1DMbDo.h"
#include "start_for_Relu1D4bEo.h"
#include "start_for_StreamibFp.h"
#include "start_for_Conv1DBbGp.h"
#include "start_for_Conv1DMbHp.h"
#include "start_for_Relu1D4bIp.h"
#include "start_for_StreamibJp.h"
#include "start_for_Conv1DBbKp.h"
#include "start_for_Conv1DMbLp.h"
#include "start_for_Relu1D4bMq.h"
#include "start_for_StreamibNq.h"
#include "start_for_Conv1DBbOq.h"
#include "start_for_Conv1DMbPq.h"
#include "start_for_Relu1D_bQq.h"
#include "start_for_StreamibRq.h"
#include "start_for_StreamibSr.h"
#include "start_for_Conv1DBbTr.h"
#include "start_for_Conv1DMbUr.h"
#include "start_for_Relu1D4bVr.h"
#include "start_for_StreamibWr.h"
#include "start_for_Conv1DBbXr.h"
#include "start_for_Conv1DMbYs.h"
#include "start_for_Relu1D4bZs.h"
#include "start_for_Streamib0s.h"
#include "start_for_Conv1DBb1s.h"
#include "start_for_Conv1DMb2s.h"
#include "start_for_Relu1D4b3s.h"
#include "start_for_Streamib4t.h"
#include "start_for_Conv1DBb5t.h"
#include "start_for_Conv1DMb6t.h"
#include "start_for_Relu1D_U0.h"
#include "start_for_Streamib7t.h"
#include "start_for_ResizeSb8t.h"

namespace ap_rtl {

struct computeS3 : public sc_module {
    // Port declarations 18
    sc_in< sc_lv<64> > input1_V_V_TDATA;
    sc_in< sc_lv<64> > inputGrp_V_V_TDATA;
    sc_out< sc_lv<64> > outputGrp_V_V_TDATA;
    sc_out< sc_lv<64> > s3_out_V_V_TDATA;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > inputGrp_V_V_TVALID;
    sc_out< sc_logic > inputGrp_V_V_TREADY;
    sc_in< sc_logic > input1_V_V_TVALID;
    sc_out< sc_logic > input1_V_V_TREADY;
    sc_out< sc_logic > outputGrp_V_V_TVALID;
    sc_in< sc_logic > outputGrp_V_V_TREADY;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > s3_out_V_V_TVALID;
    sc_in< sc_logic > s3_out_V_V_TREADY;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    computeS3(sc_module_name name);
    SC_HAS_PROCESS(computeS3);

    ~computeS3();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    ResizeStream_3* ResizeStream_3_U0;
    ResizeStream_2* ResizeStream_2_U0;
    CloneStream* CloneStream_U0;
    grouperPE_1* grouperPE_1_U0;
    Conv1DBuffer_new396* Conv1DBuffer_new396_U0;
    Conv1DMac_new397* Conv1DMac_new397_U0;
    Relu1D398* Relu1D398_U0;
    StreamingDataWidthCo_3* StreamingDataWidthCo_3_U0;
    Conv1DBuffer_new400* Conv1DBuffer_new400_U0;
    Conv1DMac_new401* Conv1DMac_new401_U0;
    Relu1D402* Relu1D402_U0;
    StreamingDataWidthCo_2* StreamingDataWidthCo_2_U0;
    Conv1DBuffer_new404* Conv1DBuffer_new404_U0;
    Conv1DMac_new405* Conv1DMac_new405_U0;
    Relu1D406* Relu1D406_U0;
    StreamingDataWidthCo_1* StreamingDataWidthCo_1_U0;
    Conv1DBuffer_new408* Conv1DBuffer_new408_U0;
    Conv1DMac_new409* Conv1DMac_new409_U0;
    Relu1D410* Relu1D410_U0;
    StreamingDataWidthCo* StreamingDataWidthCo_U0;
    Conv1DBuffer_new_1* Conv1DBuffer_new_1_U0;
    Conv1DMac_new_1* Conv1DMac_new_1_U0;
    Relu1D_1* Relu1D_1_U0;
    StreamingDataWidthCo_4* StreamingDataWidthCo_4_U0;
    StreamingMaxPool_Pre* StreamingMaxPool_Pre_U0;
    Conv1DBuffer_new412* Conv1DBuffer_new412_U0;
    Conv1DMac_new413* Conv1DMac_new413_U0;
    Relu1D414* Relu1D414_U0;
    StreamingDataWidthCo_7* StreamingDataWidthCo_7_U0;
    Conv1DBuffer_new416* Conv1DBuffer_new416_U0;
    Conv1DMac_new417* Conv1DMac_new417_U0;
    Relu1D418* Relu1D418_U0;
    StreamingDataWidthCo_6* StreamingDataWidthCo_6_U0;
    Conv1DBuffer_new420* Conv1DBuffer_new420_U0;
    Conv1DMac_new421* Conv1DMac_new421_U0;
    Relu1D422* Relu1D422_U0;
    StreamingDataWidthCo_5* StreamingDataWidthCo_5_U0;
    Conv1DBuffer_new* Conv1DBuffer_new_U0;
    Conv1DMac_new* Conv1DMac_new_U0;
    Relu1D* Relu1D_U0;
    StreamingDataWidthCo_8* StreamingDataWidthCo_8_U0;
    grouperPE* grouperPE_U0;
    ResizeStream_1* ResizeStream_1_U0;
    ResizeStream* ResizeStream_U0;
    fifo_w8_d2_A* inStr_V_V_U;
    fifo_w8_d2_A* cnv_48_V_V_U;
    fifo_w8_d2_A* in_1_V_V_U;
    fifo_w8_d2_A* in_2_V_V_U;
    fifo_w8_d2_A* in_3_V_V_U;
    fifo_w8_d2_A* cnv_49_V_V_U;
    fifo_w8_d2_A* cnv_50_V_V_U;
    fifo_w32_d2_A* cnv_51PRL_V_V_U;
    fifo_w32_d2_A* cnv_52PRL_V_V_U;
    fifo_w8_d2_A* cnv_53_V_V_U;
    fifo_w8_d2_A* cnv_54_V_V_U;
    fifo_w32_d2_A* cnv_55PRL_V_V_U;
    fifo_w32_d2_A* cnv_56PRL_V_V_U;
    fifo_w8_d2_A* cnv_57_V_V_U;
    fifo_w8_d2_A* cnv_58_V_V_U;
    fifo_w32_d2_A* cnv_59PRL_V_V_U;
    fifo_w32_d2_A* cnv_60PRL_V_V_U;
    fifo_w8_d2_A* cnv_61_V_V_U;
    fifo_w8_d2_A* cnv_62_V_V_U;
    fifo_w32_d2_A* cnv_63PRL_V_V_U;
    fifo_w32_d2_A* cnv_64PRL_V_V_U;
    fifo_w8_d2_A* cnv_65_V_V_U;
    fifo_w8_d2_A* cnv_66_V_V_U;
    fifo_w32_d2_A* cnv_67PRL_V_V_U;
    fifo_w32_d2_A* cnv_68PRL_V_V_U;
    fifo_w8_d2_A* cnv_69_V_V_U;
    fifo_w8_d2_A* cnv_70_V_V_U;
    fifo_w8_d2_A* cnv_71_V_V_U;
    fifo_w32_d2_A* cnv_72PRL_V_V_U;
    fifo_w32_d2_A* cnv_73PRL_V_V_U;
    fifo_w8_d2_A* cnv_74_V_V_U;
    fifo_w8_d2_A* cnv_75_V_V_U;
    fifo_w32_d2_A* cnv_76PRL_V_V_U;
    fifo_w32_d2_A* cnv_77PRL_V_V_U;
    fifo_w8_d2_A* cnv_78_V_V_U;
    fifo_w8_d2_A* cnv_79_V_V_U;
    fifo_w32_d2_A* cnv_80PRL_V_V_U;
    fifo_w32_d2_A* cnv_81PRL_V_V_U;
    fifo_w8_d2_A* cnv_82_V_V_U;
    fifo_w8_d2_A* cnv_83_V_V_U;
    fifo_w32_d2_A* cnv_84PRL_V_V_U;
    fifo_w32_d2_A* cnv_85PRL_V_V_U;
    fifo_w8_d2_A* cnv_86_V_V_U;
    fifo_w8_d2_A* outStr_V_V_U;
    start_for_CloneStbun* start_for_CloneStbun_U;
    start_for_grouperbvn* start_for_grouperbvn_U;
    start_for_grouperbwn* start_for_grouperbwn_U;
    start_for_ResizeSbxn* start_for_ResizeSbxn_U;
    start_for_Conv1DBbyn* start_for_Conv1DBbyn_U;
    start_for_Conv1DMbzo* start_for_Conv1DMbzo_U;
    start_for_Relu1D3bAo* start_for_Relu1D3bAo_U;
    start_for_StreamibBo* start_for_StreamibBo_U;
    start_for_Conv1DBbCo* start_for_Conv1DBbCo_U;
    start_for_Conv1DMbDo* start_for_Conv1DMbDo_U;
    start_for_Relu1D4bEo* start_for_Relu1D4bEo_U;
    start_for_StreamibFp* start_for_StreamibFp_U;
    start_for_Conv1DBbGp* start_for_Conv1DBbGp_U;
    start_for_Conv1DMbHp* start_for_Conv1DMbHp_U;
    start_for_Relu1D4bIp* start_for_Relu1D4bIp_U;
    start_for_StreamibJp* start_for_StreamibJp_U;
    start_for_Conv1DBbKp* start_for_Conv1DBbKp_U;
    start_for_Conv1DMbLp* start_for_Conv1DMbLp_U;
    start_for_Relu1D4bMq* start_for_Relu1D4bMq_U;
    start_for_StreamibNq* start_for_StreamibNq_U;
    start_for_Conv1DBbOq* start_for_Conv1DBbOq_U;
    start_for_Conv1DMbPq* start_for_Conv1DMbPq_U;
    start_for_Relu1D_bQq* start_for_Relu1D_bQq_U;
    start_for_StreamibRq* start_for_StreamibRq_U;
    start_for_StreamibSr* start_for_StreamibSr_U;
    start_for_Conv1DBbTr* start_for_Conv1DBbTr_U;
    start_for_Conv1DMbUr* start_for_Conv1DMbUr_U;
    start_for_Relu1D4bVr* start_for_Relu1D4bVr_U;
    start_for_StreamibWr* start_for_StreamibWr_U;
    start_for_Conv1DBbXr* start_for_Conv1DBbXr_U;
    start_for_Conv1DMbYs* start_for_Conv1DMbYs_U;
    start_for_Relu1D4bZs* start_for_Relu1D4bZs_U;
    start_for_Streamib0s* start_for_Streamib0s_U;
    start_for_Conv1DBb1s* start_for_Conv1DBb1s_U;
    start_for_Conv1DMb2s* start_for_Conv1DMb2s_U;
    start_for_Relu1D4b3s* start_for_Relu1D4b3s_U;
    start_for_Streamib4t* start_for_Streamib4t_U;
    start_for_Conv1DBb5t* start_for_Conv1DBb5t_U;
    start_for_Conv1DMb6t* start_for_Conv1DMb6t_U;
    start_for_Relu1D_U0* start_for_Relu1D_U0_U;
    start_for_Streamib7t* start_for_Streamib7t_U;
    start_for_ResizeSb8t* start_for_ResizeSb8t_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ResizeStream_3_U0_ap_start;
    sc_signal< sc_logic > ResizeStream_3_U0_ap_done;
    sc_signal< sc_logic > ResizeStream_3_U0_ap_continue;
    sc_signal< sc_logic > ResizeStream_3_U0_ap_idle;
    sc_signal< sc_logic > ResizeStream_3_U0_ap_ready;
    sc_signal< sc_logic > ResizeStream_3_U0_start_out;
    sc_signal< sc_logic > ResizeStream_3_U0_start_write;
    sc_signal< sc_logic > ResizeStream_3_U0_in_V_V_TREADY;
    sc_signal< sc_lv<8> > ResizeStream_3_U0_out_V_V_din;
    sc_signal< sc_logic > ResizeStream_3_U0_out_V_V_write;
    sc_signal< sc_logic > ResizeStream_2_U0_ap_start;
    sc_signal< sc_logic > ResizeStream_2_U0_ap_done;
    sc_signal< sc_logic > ResizeStream_2_U0_ap_continue;
    sc_signal< sc_logic > ResizeStream_2_U0_ap_idle;
    sc_signal< sc_logic > ResizeStream_2_U0_ap_ready;
    sc_signal< sc_logic > ResizeStream_2_U0_start_out;
    sc_signal< sc_logic > ResizeStream_2_U0_start_write;
    sc_signal< sc_logic > ResizeStream_2_U0_in_V_V_TREADY;
    sc_signal< sc_lv<8> > ResizeStream_2_U0_out_V_V_din;
    sc_signal< sc_logic > ResizeStream_2_U0_out_V_V_write;
    sc_signal< sc_logic > CloneStream_U0_ap_start;
    sc_signal< sc_logic > CloneStream_U0_start_full_n;
    sc_signal< sc_logic > CloneStream_U0_ap_done;
    sc_signal< sc_logic > CloneStream_U0_ap_continue;
    sc_signal< sc_logic > CloneStream_U0_ap_idle;
    sc_signal< sc_logic > CloneStream_U0_ap_ready;
    sc_signal< sc_logic > CloneStream_U0_start_out;
    sc_signal< sc_logic > CloneStream_U0_start_write;
    sc_signal< sc_logic > CloneStream_U0_IN_V_V_read;
    sc_signal< sc_lv<8> > CloneStream_U0_out1_V_V_din;
    sc_signal< sc_logic > CloneStream_U0_out1_V_V_write;
    sc_signal< sc_lv<8> > CloneStream_U0_out2_V_V_din;
    sc_signal< sc_logic > CloneStream_U0_out2_V_V_write;
    sc_signal< sc_lv<8> > CloneStream_U0_out3_V_V_din;
    sc_signal< sc_logic > CloneStream_U0_out3_V_V_write;
    sc_signal< sc_logic > grouperPE_1_U0_ap_start;
    sc_signal< sc_logic > grouperPE_1_U0_ap_done;
    sc_signal< sc_logic > grouperPE_1_U0_ap_continue;
    sc_signal< sc_logic > grouperPE_1_U0_ap_idle;
    sc_signal< sc_logic > grouperPE_1_U0_ap_ready;
    sc_signal< sc_logic > grouperPE_1_U0_start_out;
    sc_signal< sc_logic > grouperPE_1_U0_start_write;
    sc_signal< sc_logic > grouperPE_1_U0_inStream_V_V_read;
    sc_signal< sc_logic > grouperPE_1_U0_features_V_V_read;
    sc_signal< sc_lv<8> > grouperPE_1_U0_outStream_V_V_din;
    sc_signal< sc_logic > grouperPE_1_U0_outStream_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new396_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new396_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new396_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new396_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new396_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new396_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new396_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new396_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new396_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new396_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new397_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new397_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new397_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new397_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new397_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new397_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new397_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new397_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new397_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new397_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D398_U0_ap_start;
    sc_signal< sc_logic > Relu1D398_U0_ap_done;
    sc_signal< sc_logic > Relu1D398_U0_ap_continue;
    sc_signal< sc_logic > Relu1D398_U0_ap_idle;
    sc_signal< sc_logic > Relu1D398_U0_ap_ready;
    sc_signal< sc_logic > Relu1D398_U0_start_out;
    sc_signal< sc_logic > Relu1D398_U0_start_write;
    sc_signal< sc_logic > Relu1D398_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D398_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D398_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_3_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new400_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new400_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new400_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new400_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new400_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new400_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new400_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new400_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new400_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new400_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new401_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new401_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new401_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new401_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new401_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new401_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new401_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new401_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new401_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new401_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D402_U0_ap_start;
    sc_signal< sc_logic > Relu1D402_U0_ap_done;
    sc_signal< sc_logic > Relu1D402_U0_ap_continue;
    sc_signal< sc_logic > Relu1D402_U0_ap_idle;
    sc_signal< sc_logic > Relu1D402_U0_ap_ready;
    sc_signal< sc_logic > Relu1D402_U0_start_out;
    sc_signal< sc_logic > Relu1D402_U0_start_write;
    sc_signal< sc_logic > Relu1D402_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D402_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D402_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_2_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new404_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new404_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new404_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new404_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new404_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new404_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new404_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new404_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new404_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new404_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new405_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new405_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new405_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new405_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new405_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new405_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new405_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new405_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new405_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new405_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D406_U0_ap_start;
    sc_signal< sc_logic > Relu1D406_U0_ap_done;
    sc_signal< sc_logic > Relu1D406_U0_ap_continue;
    sc_signal< sc_logic > Relu1D406_U0_ap_idle;
    sc_signal< sc_logic > Relu1D406_U0_ap_ready;
    sc_signal< sc_logic > Relu1D406_U0_start_out;
    sc_signal< sc_logic > Relu1D406_U0_start_write;
    sc_signal< sc_logic > Relu1D406_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D406_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D406_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_1_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new408_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new408_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new408_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new408_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new408_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new408_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new408_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new408_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new408_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new408_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new409_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new409_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new409_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new409_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new409_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new409_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new409_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new409_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new409_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new409_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D410_U0_ap_start;
    sc_signal< sc_logic > Relu1D410_U0_ap_done;
    sc_signal< sc_logic > Relu1D410_U0_ap_continue;
    sc_signal< sc_logic > Relu1D410_U0_ap_idle;
    sc_signal< sc_logic > Relu1D410_U0_ap_ready;
    sc_signal< sc_logic > Relu1D410_U0_start_out;
    sc_signal< sc_logic > Relu1D410_U0_start_write;
    sc_signal< sc_logic > Relu1D410_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D410_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D410_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new_1_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new_1_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D_1_U0_ap_start;
    sc_signal< sc_logic > Relu1D_1_U0_ap_done;
    sc_signal< sc_logic > Relu1D_1_U0_ap_continue;
    sc_signal< sc_logic > Relu1D_1_U0_ap_idle;
    sc_signal< sc_logic > Relu1D_1_U0_ap_ready;
    sc_signal< sc_logic > Relu1D_1_U0_start_out;
    sc_signal< sc_logic > Relu1D_1_U0_start_write;
    sc_signal< sc_logic > Relu1D_1_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D_1_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D_1_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_4_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_start;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_done;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_continue;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_idle;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_ready;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_start_out;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_start_write;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingMaxPool_Pre_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new412_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new412_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new412_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new412_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new412_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new412_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new412_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new412_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new412_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new412_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new413_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new413_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new413_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new413_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new413_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new413_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new413_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new413_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new413_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new413_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D414_U0_ap_start;
    sc_signal< sc_logic > Relu1D414_U0_ap_done;
    sc_signal< sc_logic > Relu1D414_U0_ap_continue;
    sc_signal< sc_logic > Relu1D414_U0_ap_idle;
    sc_signal< sc_logic > Relu1D414_U0_ap_ready;
    sc_signal< sc_logic > Relu1D414_U0_start_out;
    sc_signal< sc_logic > Relu1D414_U0_start_write;
    sc_signal< sc_logic > Relu1D414_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D414_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D414_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_7_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_7_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_7_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_7_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_7_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_7_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_7_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_7_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_7_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_7_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new416_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new416_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new416_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new416_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new416_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new416_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new416_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new416_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new416_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new416_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new417_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new417_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new417_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new417_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new417_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new417_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new417_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new417_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new417_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new417_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D418_U0_ap_start;
    sc_signal< sc_logic > Relu1D418_U0_ap_done;
    sc_signal< sc_logic > Relu1D418_U0_ap_continue;
    sc_signal< sc_logic > Relu1D418_U0_ap_idle;
    sc_signal< sc_logic > Relu1D418_U0_ap_ready;
    sc_signal< sc_logic > Relu1D418_U0_start_out;
    sc_signal< sc_logic > Relu1D418_U0_start_write;
    sc_signal< sc_logic > Relu1D418_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D418_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D418_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_6_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_6_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_6_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_6_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_6_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_6_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_6_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_6_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_6_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_6_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new420_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new420_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new420_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new420_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new420_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new420_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new420_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new420_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new420_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new420_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new421_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new421_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new421_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new421_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new421_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new421_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new421_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new421_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new421_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new421_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D422_U0_ap_start;
    sc_signal< sc_logic > Relu1D422_U0_ap_done;
    sc_signal< sc_logic > Relu1D422_U0_ap_continue;
    sc_signal< sc_logic > Relu1D422_U0_ap_idle;
    sc_signal< sc_logic > Relu1D422_U0_ap_ready;
    sc_signal< sc_logic > Relu1D422_U0_start_out;
    sc_signal< sc_logic > Relu1D422_U0_start_write;
    sc_signal< sc_logic > Relu1D422_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D422_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D422_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_5_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_5_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_5_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_5_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_5_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_5_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_5_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_5_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_5_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_5_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D_U0_ap_start;
    sc_signal< sc_logic > Relu1D_U0_ap_done;
    sc_signal< sc_logic > Relu1D_U0_ap_continue;
    sc_signal< sc_logic > Relu1D_U0_ap_idle;
    sc_signal< sc_logic > Relu1D_U0_ap_ready;
    sc_signal< sc_logic > Relu1D_U0_start_out;
    sc_signal< sc_logic > Relu1D_U0_start_write;
    sc_signal< sc_logic > Relu1D_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_8_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_8_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_8_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_8_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_8_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_8_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_8_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_8_U0_out_V_V_write;
    sc_signal< sc_logic > grouperPE_U0_ap_start;
    sc_signal< sc_logic > grouperPE_U0_ap_done;
    sc_signal< sc_logic > grouperPE_U0_ap_continue;
    sc_signal< sc_logic > grouperPE_U0_ap_idle;
    sc_signal< sc_logic > grouperPE_U0_ap_ready;
    sc_signal< sc_logic > grouperPE_U0_start_out;
    sc_signal< sc_logic > grouperPE_U0_start_write;
    sc_signal< sc_logic > grouperPE_U0_inStream_V_V_read;
    sc_signal< sc_logic > grouperPE_U0_features_V_V_read;
    sc_signal< sc_lv<8> > grouperPE_U0_outStream_V_V_din;
    sc_signal< sc_logic > grouperPE_U0_outStream_V_V_write;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_start;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_done;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_continue;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_idle;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_ready;
    sc_signal< sc_logic > ResizeStream_1_U0_in_V_V_read;
    sc_signal< sc_lv<64> > ResizeStream_1_U0_out_V_V_TDATA;
    sc_signal< sc_logic > ResizeStream_1_U0_out_V_V_TVALID;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > ResizeStream_U0_ap_start;
    sc_signal< sc_logic > ResizeStream_U0_ap_done;
    sc_signal< sc_logic > ResizeStream_U0_ap_continue;
    sc_signal< sc_logic > ResizeStream_U0_ap_idle;
    sc_signal< sc_logic > ResizeStream_U0_ap_ready;
    sc_signal< sc_logic > ResizeStream_U0_in_V_V_read;
    sc_signal< sc_lv<64> > ResizeStream_U0_out_V_V_TDATA;
    sc_signal< sc_logic > ResizeStream_U0_out_V_V_TVALID;
    sc_signal< sc_logic > inStr_V_V_full_n;
    sc_signal< sc_lv<8> > inStr_V_V_dout;
    sc_signal< sc_logic > inStr_V_V_empty_n;
    sc_signal< sc_logic > cnv_48_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_48_V_V_dout;
    sc_signal< sc_logic > cnv_48_V_V_empty_n;
    sc_signal< sc_logic > in_1_V_V_full_n;
    sc_signal< sc_lv<8> > in_1_V_V_dout;
    sc_signal< sc_logic > in_1_V_V_empty_n;
    sc_signal< sc_logic > in_2_V_V_full_n;
    sc_signal< sc_lv<8> > in_2_V_V_dout;
    sc_signal< sc_logic > in_2_V_V_empty_n;
    sc_signal< sc_logic > in_3_V_V_full_n;
    sc_signal< sc_lv<8> > in_3_V_V_dout;
    sc_signal< sc_logic > in_3_V_V_empty_n;
    sc_signal< sc_logic > cnv_49_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_49_V_V_dout;
    sc_signal< sc_logic > cnv_49_V_V_empty_n;
    sc_signal< sc_logic > cnv_50_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_50_V_V_dout;
    sc_signal< sc_logic > cnv_50_V_V_empty_n;
    sc_signal< sc_logic > cnv_51PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_51PRL_V_V_dout;
    sc_signal< sc_logic > cnv_51PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_52PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_52PRL_V_V_dout;
    sc_signal< sc_logic > cnv_52PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_53_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_53_V_V_dout;
    sc_signal< sc_logic > cnv_53_V_V_empty_n;
    sc_signal< sc_logic > cnv_54_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_54_V_V_dout;
    sc_signal< sc_logic > cnv_54_V_V_empty_n;
    sc_signal< sc_logic > cnv_55PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_55PRL_V_V_dout;
    sc_signal< sc_logic > cnv_55PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_56PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_56PRL_V_V_dout;
    sc_signal< sc_logic > cnv_56PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_57_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_57_V_V_dout;
    sc_signal< sc_logic > cnv_57_V_V_empty_n;
    sc_signal< sc_logic > cnv_58_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_58_V_V_dout;
    sc_signal< sc_logic > cnv_58_V_V_empty_n;
    sc_signal< sc_logic > cnv_59PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_59PRL_V_V_dout;
    sc_signal< sc_logic > cnv_59PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_60PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_60PRL_V_V_dout;
    sc_signal< sc_logic > cnv_60PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_61_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_61_V_V_dout;
    sc_signal< sc_logic > cnv_61_V_V_empty_n;
    sc_signal< sc_logic > cnv_62_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_62_V_V_dout;
    sc_signal< sc_logic > cnv_62_V_V_empty_n;
    sc_signal< sc_logic > cnv_63PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_63PRL_V_V_dout;
    sc_signal< sc_logic > cnv_63PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_64PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_64PRL_V_V_dout;
    sc_signal< sc_logic > cnv_64PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_65_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_65_V_V_dout;
    sc_signal< sc_logic > cnv_65_V_V_empty_n;
    sc_signal< sc_logic > cnv_66_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_66_V_V_dout;
    sc_signal< sc_logic > cnv_66_V_V_empty_n;
    sc_signal< sc_logic > cnv_67PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_67PRL_V_V_dout;
    sc_signal< sc_logic > cnv_67PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_68PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_68PRL_V_V_dout;
    sc_signal< sc_logic > cnv_68PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_69_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_69_V_V_dout;
    sc_signal< sc_logic > cnv_69_V_V_empty_n;
    sc_signal< sc_logic > cnv_70_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_70_V_V_dout;
    sc_signal< sc_logic > cnv_70_V_V_empty_n;
    sc_signal< sc_logic > cnv_71_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_71_V_V_dout;
    sc_signal< sc_logic > cnv_71_V_V_empty_n;
    sc_signal< sc_logic > cnv_72PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_72PRL_V_V_dout;
    sc_signal< sc_logic > cnv_72PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_73PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_73PRL_V_V_dout;
    sc_signal< sc_logic > cnv_73PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_74_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_74_V_V_dout;
    sc_signal< sc_logic > cnv_74_V_V_empty_n;
    sc_signal< sc_logic > cnv_75_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_75_V_V_dout;
    sc_signal< sc_logic > cnv_75_V_V_empty_n;
    sc_signal< sc_logic > cnv_76PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_76PRL_V_V_dout;
    sc_signal< sc_logic > cnv_76PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_77PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_77PRL_V_V_dout;
    sc_signal< sc_logic > cnv_77PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_78_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_78_V_V_dout;
    sc_signal< sc_logic > cnv_78_V_V_empty_n;
    sc_signal< sc_logic > cnv_79_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_79_V_V_dout;
    sc_signal< sc_logic > cnv_79_V_V_empty_n;
    sc_signal< sc_logic > cnv_80PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_80PRL_V_V_dout;
    sc_signal< sc_logic > cnv_80PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_81PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_81PRL_V_V_dout;
    sc_signal< sc_logic > cnv_81PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_82_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_82_V_V_dout;
    sc_signal< sc_logic > cnv_82_V_V_empty_n;
    sc_signal< sc_logic > cnv_83_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_83_V_V_dout;
    sc_signal< sc_logic > cnv_83_V_V_empty_n;
    sc_signal< sc_logic > cnv_84PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_84PRL_V_V_dout;
    sc_signal< sc_logic > cnv_84PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_85PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_85PRL_V_V_dout;
    sc_signal< sc_logic > cnv_85PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_86_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_86_V_V_dout;
    sc_signal< sc_logic > cnv_86_V_V_empty_n;
    sc_signal< sc_logic > outStr_V_V_full_n;
    sc_signal< sc_lv<8> > outStr_V_V_dout;
    sc_signal< sc_logic > outStr_V_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_ResizeStream_2_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_ResizeStream_2_U0_ap_ready;
    sc_signal< sc_lv<2> > ResizeStream_2_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_ResizeStream_3_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_ResizeStream_3_U0_ap_ready;
    sc_signal< sc_lv<2> > ResizeStream_3_U0_ap_ready_count;
    sc_signal< sc_lv<1> > start_for_CloneStream_U0_din;
    sc_signal< sc_logic > start_for_CloneStream_U0_full_n;
    sc_signal< sc_lv<1> > start_for_CloneStream_U0_dout;
    sc_signal< sc_logic > start_for_CloneStream_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_grouperPE_1_U0_din;
    sc_signal< sc_logic > start_for_grouperPE_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_grouperPE_1_U0_dout;
    sc_signal< sc_logic > start_for_grouperPE_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_grouperPE_U0_din;
    sc_signal< sc_logic > start_for_grouperPE_U0_full_n;
    sc_signal< sc_lv<1> > start_for_grouperPE_U0_dout;
    sc_signal< sc_logic > start_for_grouperPE_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_ResizeStream_1_U0_din;
    sc_signal< sc_logic > start_for_ResizeStream_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_ResizeStream_1_U0_dout;
    sc_signal< sc_logic > start_for_ResizeStream_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new396_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new396_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new396_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new396_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new397_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new397_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new397_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new397_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D398_U0_din;
    sc_signal< sc_logic > start_for_Relu1D398_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D398_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D398_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_3_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_3_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_3_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_3_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new400_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new400_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new400_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new400_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new401_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new401_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new401_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new401_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D402_U0_din;
    sc_signal< sc_logic > start_for_Relu1D402_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D402_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D402_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_2_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_2_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_2_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_2_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new404_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new404_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new404_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new404_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new405_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new405_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new405_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new405_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D406_U0_din;
    sc_signal< sc_logic > start_for_Relu1D406_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D406_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D406_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_1_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_1_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new408_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new408_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new408_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new408_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new409_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new409_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new409_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new409_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D410_U0_din;
    sc_signal< sc_logic > start_for_Relu1D410_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D410_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D410_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_1_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_1_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_1_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_1_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_1_U0_din;
    sc_signal< sc_logic > start_for_Relu1D_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_1_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_4_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_4_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_4_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_4_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingMaxPool_Pre_U0_din;
    sc_signal< sc_logic > start_for_StreamingMaxPool_Pre_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingMaxPool_Pre_U0_dout;
    sc_signal< sc_logic > start_for_StreamingMaxPool_Pre_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new412_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new412_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new412_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new412_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new413_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new413_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new413_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new413_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D414_U0_din;
    sc_signal< sc_logic > start_for_Relu1D414_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D414_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D414_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_7_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_7_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_7_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_7_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new416_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new416_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new416_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new416_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new417_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new417_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new417_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new417_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D418_U0_din;
    sc_signal< sc_logic > start_for_Relu1D418_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D418_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D418_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_6_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_6_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_6_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_6_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new420_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new420_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new420_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new420_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new421_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new421_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new421_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new421_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D422_U0_din;
    sc_signal< sc_logic > start_for_Relu1D422_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D422_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D422_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_5_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_5_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_5_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_5_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_U0_din;
    sc_signal< sc_logic > start_for_Relu1D_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_8_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_8_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_8_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_8_U0_empty_n;
    sc_signal< sc_logic > StreamingDataWidthCo_8_U0_start_full_n;
    sc_signal< sc_logic > StreamingDataWidthCo_8_U0_start_write;
    sc_signal< sc_lv<1> > start_for_ResizeStream_U0_din;
    sc_signal< sc_logic > start_for_ResizeStream_U0_full_n;
    sc_signal< sc_lv<1> > start_for_ResizeStream_U0_dout;
    sc_signal< sc_logic > start_for_ResizeStream_U0_empty_n;
    sc_signal< sc_logic > ResizeStream_1_U0_start_full_n;
    sc_signal< sc_logic > ResizeStream_1_U0_start_write;
    sc_signal< sc_logic > ResizeStream_U0_start_full_n;
    sc_signal< sc_logic > ResizeStream_U0_start_write;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_CloneStream_U0_ap_continue();
    void thread_CloneStream_U0_ap_start();
    void thread_CloneStream_U0_start_full_n();
    void thread_Conv1DBuffer_new396_U0_ap_continue();
    void thread_Conv1DBuffer_new396_U0_ap_start();
    void thread_Conv1DBuffer_new400_U0_ap_continue();
    void thread_Conv1DBuffer_new400_U0_ap_start();
    void thread_Conv1DBuffer_new404_U0_ap_continue();
    void thread_Conv1DBuffer_new404_U0_ap_start();
    void thread_Conv1DBuffer_new408_U0_ap_continue();
    void thread_Conv1DBuffer_new408_U0_ap_start();
    void thread_Conv1DBuffer_new412_U0_ap_continue();
    void thread_Conv1DBuffer_new412_U0_ap_start();
    void thread_Conv1DBuffer_new416_U0_ap_continue();
    void thread_Conv1DBuffer_new416_U0_ap_start();
    void thread_Conv1DBuffer_new420_U0_ap_continue();
    void thread_Conv1DBuffer_new420_U0_ap_start();
    void thread_Conv1DBuffer_new_1_U0_ap_continue();
    void thread_Conv1DBuffer_new_1_U0_ap_start();
    void thread_Conv1DBuffer_new_U0_ap_continue();
    void thread_Conv1DBuffer_new_U0_ap_start();
    void thread_Conv1DMac_new397_U0_ap_continue();
    void thread_Conv1DMac_new397_U0_ap_start();
    void thread_Conv1DMac_new401_U0_ap_continue();
    void thread_Conv1DMac_new401_U0_ap_start();
    void thread_Conv1DMac_new405_U0_ap_continue();
    void thread_Conv1DMac_new405_U0_ap_start();
    void thread_Conv1DMac_new409_U0_ap_continue();
    void thread_Conv1DMac_new409_U0_ap_start();
    void thread_Conv1DMac_new413_U0_ap_continue();
    void thread_Conv1DMac_new413_U0_ap_start();
    void thread_Conv1DMac_new417_U0_ap_continue();
    void thread_Conv1DMac_new417_U0_ap_start();
    void thread_Conv1DMac_new421_U0_ap_continue();
    void thread_Conv1DMac_new421_U0_ap_start();
    void thread_Conv1DMac_new_1_U0_ap_continue();
    void thread_Conv1DMac_new_1_U0_ap_start();
    void thread_Conv1DMac_new_U0_ap_continue();
    void thread_Conv1DMac_new_U0_ap_start();
    void thread_Relu1D398_U0_ap_continue();
    void thread_Relu1D398_U0_ap_start();
    void thread_Relu1D402_U0_ap_continue();
    void thread_Relu1D402_U0_ap_start();
    void thread_Relu1D406_U0_ap_continue();
    void thread_Relu1D406_U0_ap_start();
    void thread_Relu1D410_U0_ap_continue();
    void thread_Relu1D410_U0_ap_start();
    void thread_Relu1D414_U0_ap_continue();
    void thread_Relu1D414_U0_ap_start();
    void thread_Relu1D418_U0_ap_continue();
    void thread_Relu1D418_U0_ap_start();
    void thread_Relu1D422_U0_ap_continue();
    void thread_Relu1D422_U0_ap_start();
    void thread_Relu1D_1_U0_ap_continue();
    void thread_Relu1D_1_U0_ap_start();
    void thread_Relu1D_U0_ap_continue();
    void thread_Relu1D_U0_ap_start();
    void thread_ResizeStream_1_U0_ap_continue();
    void thread_ResizeStream_1_U0_ap_start();
    void thread_ResizeStream_1_U0_start_full_n();
    void thread_ResizeStream_1_U0_start_write();
    void thread_ResizeStream_2_U0_ap_continue();
    void thread_ResizeStream_2_U0_ap_start();
    void thread_ResizeStream_3_U0_ap_continue();
    void thread_ResizeStream_3_U0_ap_start();
    void thread_ResizeStream_U0_ap_continue();
    void thread_ResizeStream_U0_ap_start();
    void thread_ResizeStream_U0_start_full_n();
    void thread_ResizeStream_U0_start_write();
    void thread_StreamingDataWidthCo_1_U0_ap_continue();
    void thread_StreamingDataWidthCo_1_U0_ap_start();
    void thread_StreamingDataWidthCo_2_U0_ap_continue();
    void thread_StreamingDataWidthCo_2_U0_ap_start();
    void thread_StreamingDataWidthCo_3_U0_ap_continue();
    void thread_StreamingDataWidthCo_3_U0_ap_start();
    void thread_StreamingDataWidthCo_4_U0_ap_continue();
    void thread_StreamingDataWidthCo_4_U0_ap_start();
    void thread_StreamingDataWidthCo_5_U0_ap_continue();
    void thread_StreamingDataWidthCo_5_U0_ap_start();
    void thread_StreamingDataWidthCo_6_U0_ap_continue();
    void thread_StreamingDataWidthCo_6_U0_ap_start();
    void thread_StreamingDataWidthCo_7_U0_ap_continue();
    void thread_StreamingDataWidthCo_7_U0_ap_start();
    void thread_StreamingDataWidthCo_8_U0_ap_continue();
    void thread_StreamingDataWidthCo_8_U0_ap_start();
    void thread_StreamingDataWidthCo_8_U0_start_full_n();
    void thread_StreamingDataWidthCo_8_U0_start_write();
    void thread_StreamingDataWidthCo_U0_ap_continue();
    void thread_StreamingDataWidthCo_U0_ap_start();
    void thread_StreamingMaxPool_Pre_U0_ap_continue();
    void thread_StreamingMaxPool_Pre_U0_ap_start();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_ResizeStream_2_U0_ap_ready();
    void thread_ap_sync_ResizeStream_3_U0_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_grouperPE_1_U0_ap_continue();
    void thread_grouperPE_1_U0_ap_start();
    void thread_grouperPE_U0_ap_continue();
    void thread_grouperPE_U0_ap_start();
    void thread_input1_V_V_TREADY();
    void thread_inputGrp_V_V_TREADY();
    void thread_outputGrp_V_V_TDATA();
    void thread_outputGrp_V_V_TVALID();
    void thread_s3_out_V_V_TDATA();
    void thread_s3_out_V_V_TVALID();
    void thread_start_for_CloneStream_U0_din();
    void thread_start_for_Conv1DBuffer_new396_U0_din();
    void thread_start_for_Conv1DBuffer_new400_U0_din();
    void thread_start_for_Conv1DBuffer_new404_U0_din();
    void thread_start_for_Conv1DBuffer_new408_U0_din();
    void thread_start_for_Conv1DBuffer_new412_U0_din();
    void thread_start_for_Conv1DBuffer_new416_U0_din();
    void thread_start_for_Conv1DBuffer_new420_U0_din();
    void thread_start_for_Conv1DBuffer_new_1_U0_din();
    void thread_start_for_Conv1DBuffer_new_U0_din();
    void thread_start_for_Conv1DMac_new397_U0_din();
    void thread_start_for_Conv1DMac_new401_U0_din();
    void thread_start_for_Conv1DMac_new405_U0_din();
    void thread_start_for_Conv1DMac_new409_U0_din();
    void thread_start_for_Conv1DMac_new413_U0_din();
    void thread_start_for_Conv1DMac_new417_U0_din();
    void thread_start_for_Conv1DMac_new421_U0_din();
    void thread_start_for_Conv1DMac_new_1_U0_din();
    void thread_start_for_Conv1DMac_new_U0_din();
    void thread_start_for_Relu1D398_U0_din();
    void thread_start_for_Relu1D402_U0_din();
    void thread_start_for_Relu1D406_U0_din();
    void thread_start_for_Relu1D410_U0_din();
    void thread_start_for_Relu1D414_U0_din();
    void thread_start_for_Relu1D418_U0_din();
    void thread_start_for_Relu1D422_U0_din();
    void thread_start_for_Relu1D_1_U0_din();
    void thread_start_for_Relu1D_U0_din();
    void thread_start_for_ResizeStream_1_U0_din();
    void thread_start_for_ResizeStream_U0_din();
    void thread_start_for_StreamingDataWidthCo_1_U0_din();
    void thread_start_for_StreamingDataWidthCo_2_U0_din();
    void thread_start_for_StreamingDataWidthCo_3_U0_din();
    void thread_start_for_StreamingDataWidthCo_4_U0_din();
    void thread_start_for_StreamingDataWidthCo_5_U0_din();
    void thread_start_for_StreamingDataWidthCo_6_U0_din();
    void thread_start_for_StreamingDataWidthCo_7_U0_din();
    void thread_start_for_StreamingDataWidthCo_8_U0_din();
    void thread_start_for_StreamingDataWidthCo_U0_din();
    void thread_start_for_StreamingMaxPool_Pre_U0_din();
    void thread_start_for_grouperPE_1_U0_din();
    void thread_start_for_grouperPE_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
