$date
	Sat Oct 22 19:31:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#110511
b10111 !
1"
#110514
b10111 &
b10111 %
1$
#110515
0"
#110518
b1000110 &
b1000110 %
#110522
b100011 &
b100011 %
#110526
b1101010 &
b1101010 %
#110530
b110101 &
b110101 %
#110534
b10100000 &
b10100000 %
#110538
b1010000 &
b1010000 %
#110542
b101000 &
b101000 %
#110546
b10100 &
b10100 %
#110550
b1010 &
b1010 %
#110554
b101 &
b101 %
#110558
b10000 &
b10000 %
#110562
b1000 &
b1000 %
#110566
b100 &
b100 %
#110570
b10 &
b10 %
#110574
b1 &
1#
b1 %
#110578
b0 &
b0 %
0#
0$
#1123676
1"
#1123678
b10111 &
b10111 %
1$
#1123679
0"
#1123682
b1000110 &
b1000110 %
#1123686
b100011 &
b100011 %
#1123690
b1101010 &
b1101010 %
#1123694
b110101 &
b110101 %
#1123698
b10100000 &
b10100000 %
#1123702
b1010000 &
b1010000 %
#1123706
b101000 &
b101000 %
#1123710
b10100 &
b10100 %
#1123714
b1010 &
b1010 %
#1123718
b101 &
b101 %
#1123722
b10000 &
b10000 %
#1123726
b1000 &
b1000 %
#1123730
b100 &
b100 %
#1123734
b10 &
b10 %
#1123738
b1 &
b1 %
1#
#1123742
b0 &
0#
b0 %
0$
#2136940
b1 !
1"
#2136942
b1 &
b1 %
1$
#2136943
0"
#2136946
1#
#2136950
b0 &
0#
b0 %
0$
#4500012
