<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: PLLTS16FFCFRACF_vco_analog_2pole_core</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_PLLTS16FFCFRACF_vco_analog_2pole_core'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_PLLTS16FFCFRACF_vco_analog_2pole_core')">PLLTS16FFCFRACF_vco_analog_2pole_core</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod822.html#Line" > 56.77</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod822.html#Toggle" >  2.35</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod822.html#Branch" > 48.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/cadlib/gemini/TSMC16NMFFC/ip/pll/silicon_creations/rev_041122/PLLTS16FFCFRACF_2020_12_22_v1p1p0p0p3/PLLTS16FFCFRACF//verilog/PLLTS16FFCFRACF_model/PLLTS16FFCFRACF_library.v')">/cadlib/gemini/TSMC16NMFFC/ip/pll/silicon_creations/rev_041122/PLLTS16FFCFRACF_2020_12_22_v1p1p0p0p3/PLLTS16FFCFRACF//verilog/PLLTS16FFCFRACF_model/PLLTS16FFCFRACF_library.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod822.html#inst_tag_67842"  onclick="showContent('inst_tag_67842')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xvco.Xvcoana.Xvco</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod822.html#Line" > 56.77</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod822.html#Toggle" >  2.35</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod822.html#Branch" > 48.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_PLLTS16FFCFRACF_vco_analog_2pole_core'>
<hr>
<a name="inst_tag_67842"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy18.html#tag_urg_inst_67842" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xvco.Xvcoana.Xvco</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod822.html#Line" > 56.77</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod822.html#Toggle" >  2.35</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod822.html#Branch" > 48.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"> 56.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.35</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.80</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">  3.39</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1469.html#inst_tag_128672" >Xvcoana</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_PLLTS16FFCFRACF_vco_analog_2pole_core'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod822.html" >PLLTS16FFCFRACF_vco_analog_2pole_core</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>192</td><td>109</td><td>56.77</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>10379</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>10383</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>10387</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>10396</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">INITIAL</td><td>10406</td><td>23</td><td>10</td><td>43.48</td></tr>
<tr class="s9"><td class="lf">ROUTINE</td><td>10456</td><td>20</td><td>19</td><td>95.00</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>10487</td><td>21</td><td>13</td><td>61.90</td></tr>
<tr class="s1"><td class="lf">INITIAL</td><td>10529</td><td>35</td><td>6</td><td>17.14</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>10595</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>10613</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>10623</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>10631</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>10637</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s7"><td class="lf">INITIAL</td><td>10644</td><td>10</td><td>8</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">INITIAL</td><td>10669</td><td>32</td><td>24</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ROUTINE</td><td>10727</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="s6"><td class="lf">ROUTINE</td><td>10746</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>10753</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>10763</td><td>5</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
10378                       input real voltage;
10379      1/1              volttobin = $rtoi((voltage/maxv)*(2.0**$itor(voltage_bus_size - 1)-1.0));
10380                   endfunction
10381                   function automatic real  bintovolt;
10382                       input reg [voltage_bus_size-1:0] binary;
10383      <font color = "red">0/1     ==>      bintovolt = $itor($signed(binary))/(2.0**$itor(voltage_bus_size - 1)-1.0)*maxv;</font>
10384                   endfunction
10385                   function automatic reg [current_bus_size-1:0] currenttobin;
10386                       input real current;
10387      <font color = "red">0/1     ==>      currenttobin = $rtoi((current/maxi)*(2.0**$itor(current_bus_size - 1)-1.0));</font>
10388                   endfunction
10389                   function automatic real  bintocurrent;
10390                       input reg [current_bus_size-1:0] binary;
10391                       bintocurrent = $itor($signed(binary))/(2.0**$itor(current_bus_size-1)-1.0)*maxi;
10392                   endfunction
10393                   
10394                   
10395                   initial begin
10396      2/2          	wait(fastlock);
10397      1/1          	disable calc_integral;
10398      1/1          	disable calc_prop_coefficients;
10399      1/1          	disable calc_prop_difference;
10400                   end
10401                   
10402                   
10403                   
10404                   initial begin : calc_integral
10405                   	reg [voltage_bus_size-1:0] VTUNEI_v_last;
10406      1/1          	vctrli = vsupply;
10407      1/1          	VTUNEI_v_last = volttobin(vsupply);
10408      1/1          	forever begin
10409      1/1          		if(PD) begin
10410      <font color = "red">0/1     ==>  			vctrli = vsupply;</font>
10411      <font color = "red">0/1     ==>  			VTUNEI_v_last = volttobin(vsupply);</font>
10412      <font color = "red">0/1     ==>  			fvconom = fmin;</font>
10413      <font color = "red">0/1     ==>  			calc_dac_outputs(0.0, 0, 0, 0, vring_int, iint, iprop, iunit);</font>
10414      <font color = "red">0/2     ==>  			wait(!PD);</font>
10415                   		end
10416                   		else begin
10417                   			
10418      1/1          			if (VTUNEI_v_last != VTUNEI_v) begin
10419      <font color = "red">0/1     ==>  				vctrli = bintovolt(VTUNEI_v);</font>
10420      <font color = "red">0/1     ==>  				VTUNEI_v_last = VTUNEI_v;</font>
10421                   			end
                        MISSING_ELSE
10422      1/1          			if ( vctrli &gt;= (vsupply-vtp) ) begin
10423      1/1          				fvconom = fmin;
10424      1/1          				calc_dac_outputs(0.0, up, dn, gboost_enablers, vring_int, iint, iprop, iunit);
10425                   			end
10426                   			else begin
10427      <font color = "red">0/1     ==>  				fvconom = (vsupply-vtp-vctrli) * kvcoi;</font>
10428      <font color = "red">0/1     ==>  				calc_dac_outputs(fvconom, up, dn, gboost_enablers, vring_int, iint, iprop, iunit);</font>
10429                   			end
10430                   		end
10431                   		fork : calc_integral_pd_fork
10432                   			begin
10433      <font color = "red">1/2     ==>  				@(VTUNEI_v or up or dn or gboost_enablers);</font>
10434      <font color = "red">0/1     ==>  				disable calc_integral_pd_fork;</font>
10435                   			end
10436      <font color = "red">1/2     ==>  			wait(PD) disable calc_integral_pd_fork;</font>
10437                   		join
10438                   	end
10439                   end
10440                   task calc_dac_outputs;
10441                   	input real fvconom;
10442                   	input reg [up_dn_bits-1:0] up, dn;
10443                       input reg [gboost_stages-1:0] gboost_enablers;
10444                   	output real vring_int, iint, iprop, iunit;
10445                   	real iup;
10446                   	real idown;
10447                   	real vscalering;	
10448                   	real iscale;		
10449                   	real iscale_up_real;
10450                   	real iscale_dn_real;
10451                       real units_scale_gboost;
10452                   	integer i;
10453                   	reg [(up_dn_bits*32-1):0] up_dn_weights_reg;
10454                   	reg [(gboost_stages*32-1):0] gboost_weights_reg;
10455                   	begin
10456      1/1          		up_dn_weights_reg = up_dn_weights; 
10457      1/1          		gboost_weights_reg = gboost_weights; 
10458      1/1                  if (mask_last_updn) begin
10459                               
10460      <font color = "red">0/1     ==>              up_dn_weights_reg[32*(up_dn_bits-1) +: 32] = 32'd0;</font>
10461                           end
                        MISSING_ELSE
10462      1/1                  units_scale_gboost = 0;
10463      1/1          		for (i = 0; i &lt; gboost_stages; i = i+1) begin
10464      1/1                      units_scale_gboost = units_scale_gboost +  gboost_enablers[i] * $itor(gboost_weights_reg[32*i +: 32]);
10465                           end
10466      1/1                  units_scale_gboost = units_scale_gboost * gboost_scale_factor;
10467      1/1                  vring_int = fvconom * vring_slope + vring_intercept;
10468      1/1                  iscale = (fvconom / fvcomax)**1.5;
10469      1/1          		iint = ivcomax * iscale;
10470      1/1                  iunit = iint / (totalelements - propelements*units_scale_gboost*wscale_factor); 
10471      1/1          		iscale_up_real = 0;
10472      1/1          		iscale_dn_real = 0; 
10473      1/1          		for (i = 0; i &lt; up_dn_bits; i = i+1) begin
10474      1/1          			iscale_up_real = iscale_up_real + up[i] * $itor(up_dn_weights_reg[32*i +: 32]);
10475      1/1          			iscale_dn_real = iscale_dn_real + dn[i] * $itor(up_dn_weights_reg[32*i +: 32]);
10476                   		end
10477      1/1          		iup = iunit * iscale_up_real * (1.0 + (dac_mismatch/2)) * wscale_factor * units_scale_gboost;
10478      1/1          		idown = iunit * iscale_dn_real * (1.0 - (dac_mismatch/2)) * wscale_factor * units_scale_gboost;
10479      1/1          		iprop = (iup - idown);
10480                   	end
10481                   endtask
10482                   
10483                   
10484                   initial begin : calc_prop_coefficients
10485                   	real rring; 		
10486                       real eps;
10487      1/1              eps = 1e-12;
10488      1/1          	forever begin
10489      1/1                  rring = (2.0 * fvcomax**(3.0/2.0) * vring_slope) / (3.0 * fvconom**(1.0/2.0) * ivcomax);		
10490      1/1                  if (p_variant_switch) begin
10491      <font color = "red">0/1     ==>              bw2pole = 2.0*3.14*p_fcmax_1 * (fvconom / fvcomax) ** (p_exp_1) * (p_scaler_base_1)**(p_scaler_exp_1*p_scaler_exp_ctl);</font>
10492                           end
10493                           else begin
10494      1/1                      bw2pole = 2.0*3.14*p_fcmax_2 * (fvconom / fvcomax) ** (p_exp_2) * (p_scaler_base_2)**(p_scaler_exp_2*p_scaler_exp_ctl);
10495                           end
10496                           
10497      1/1                  if(bw2pole &lt; eps) begin
10498      <font color = "red">0/1     ==>              n0 = 0.0;</font>
10499      <font color = "red">0/1     ==>              n1 = 0.0;</font>
10500      <font color = "red">0/1     ==>              n2 = 0.0;</font>
10501      <font color = "red">0/1     ==>              d0 = 1.0;</font>
10502      <font color = "red">0/1     ==>              d1 = 0.0;</font>
10503      <font color = "red">0/1     ==>              d2 = 0.0;</font>
10504                           end
10505                           
10506                           else begin
10507      1/1                      n0 = rring;
10508      1/1                      n1 = 2.0*rring;
10509      1/1                      n2 = rring;
10510      1/1                      d0 = (rring*crip*cot**2)/bw2pole + cot*rring*crip + cot/bw2pole + 1.0;
10511      1/1                      d1 = 2.0 - 2.0*(rring*crip*cot**2)/bw2pole;
10512      1/1                      d2 = 1.0 - cot*rring*crip - cot/bw2pole + (rring*crip*cot**2)/bw2pole;
10513                           end
10514      <font color = "red">1/2     ==>  		@(fvconom or p_scaler_exp_ctl or p_scaler_exp_ctl);</font>
10515                   	end
10516                   end
10517                   
10518                   initial begin : calc_prop_difference
10519                   	real q;
10520                   	real iprop_old;
10521                   	realtime tlast_charge;
10522                       realtime tdither;
10523                       realtime delay_remaining;
10524                       realtime tfork;
10525                       realtime ttrigger;
10526                   	real iout_0, iout_1, iout_2;	
10527                   	real vout_1, vout_2;	        
10528                       reg [1:0] prop_state;
10529      1/1              prop_state = PD_TRIGGERED;
10530      1/1              reg_semaphore = 1'b0;
10531      1/1          	forever begin
10532      1/1                  case(prop_state)
10533                               PD_TRIGGERED: begin
10534      1/1                          init_prop_equation(q, iprop_old, iout_0, iout_1, iout_2, vring_prop, vout_1, vout_2,
10535                                                        tdither, ttrigger, tfork, delay_remaining);
10536      <font color = "red">1/2     ==>                  wait(!PD);</font>
10537      <font color = "red">0/1     ==>                  tlast_charge = $realtime;</font>
10538                               end
10539                               DELAY_ELAPSED: begin
10540      <font color = "red">0/1     ==>                  integrate_charge(iprop, q, iprop_old, tlast_charge);</font>
10541                                   
10542      <font color = "red">0/1     ==>  				iout_0 = q / tdither; </font>
10543      <font color = "red">0/1     ==>                  vring_prop = (1/d0) * (iout_0*n0 + iout_1*n1 + iout_2*n2 - vout_1*d1 - vout_2*d2);</font>
10544                   				
10545      <font color = "red">0/1     ==>  				vout_2 = vout_1;</font>
10546      <font color = "red">0/1     ==>  				vout_1 = vring_prop;</font>
10547      <font color = "red">0/1     ==>                  iout_2 = iout_1;</font>
10548      <font color = "red">0/1     ==>  				iout_1 = iout_0;</font>
10549                   				
10550      <font color = "red">0/1     ==>  				q = 0;</font>
10551      <font color = "red">0/1     ==>                  gen_tdither(tdither);</font>
10552      <font color = "red">0/1     ==>                  delay_remaining = tdither;</font>
10553                               end
10554                               IPROP_TRIGGERED: begin
10555      <font color = "red">0/1     ==>                  integrate_charge(iprop, q, iprop_old, tlast_charge);</font>
10556      <font color = "red">0/1     ==>                  delay_remaining = delay_remaining - (ttrigger - tfork);</font>
10557                               end
                   <font color = "red">==>  MISSING_DEFAULT</font>
10558                           endcase
10559      <font color = "red">0/1     ==>          tfork = $realtime;</font>
10560                   		fork : calc_prop_diff_pd_fork
10561                               begin
10562      <font color = "red">0/2     ==>                  @(iprop) take_semaphore;</font>
10563      <font color = "red">0/1     ==>                  prop_state = IPROP_TRIGGERED;</font>
10564      <font color = "red">0/1     ==>                  disable calc_prop_diff_pd_fork;</font>
10565                               end
10566                               begin
10567      <font color = "red">0/2     ==>                  #(delay_remaining) take_semaphore;</font>
10568      <font color = "red">0/1     ==>                  prop_state = DELAY_ELAPSED;</font>
10569      <font color = "red">0/1     ==>                  disable calc_prop_diff_pd_fork;</font>
10570                               end
10571                               begin
10572      <font color = "red">0/2     ==>                  wait(PD) take_semaphore;</font>
10573      <font color = "red">0/1     ==>                  prop_state = PD_TRIGGERED;</font>
10574      <font color = "red">0/1     ==>                  disable calc_prop_diff_pd_fork;</font>
10575                               end
10576                   		join
10577      <font color = "red">0/1     ==>          ttrigger = $realtime;</font>
10578      <font color = "red">0/1     ==>          release_semaphore;</font>
10579                   	end
10580                   end
10581                   task init_prop_equation;
10582                       output real q;
10583                       output real iprop_old;
10584                       output real iout_0;
10585                       output real iout_1;
10586                       output real iout_2;
10587                       output real vring_prop;
10588                       output real vout_1;
10589                       output real vout_2;
10590                       output realtime tdither;
10591                       output realtime tfork;
10592                       output realtime ttrigger;
10593                       output realtime delay_remaining;
10594                       begin
10595      1/1                  q = 0;
10596      1/1                  iprop_old = 0;
10597      1/1                  iout_0 = 0;
10598      1/1                  iout_1 = 0;
10599      1/1                  iout_2 = 0;
10600      1/1                  vring_prop = 0;
10601      1/1                  vout_1 = 0;
10602      1/1                  vout_2 = 0;
10603      1/1                  ttrigger = 0;
10604      1/1                  tfork = 0;
10605      1/1                  gen_tdither(tdither);
10606      1/1                  delay_remaining = tdither;
10607                       end
10608                   endtask
10609                   task gen_tdither;
10610                       output tdither;
10611                       realtime tdither;
10612                       begin
10613      1/1                  tdither = tsample * (1 + 0.01 * $random / 2147483648.0); 
10614                       end
10615                   endtask
10616                   task integrate_charge;
10617                       input real iprop;
10618                       inout real q;
10619                       inout real iprop_old; 
10620                       inout realtime tlast_charge; 
10621                       realtime tdiff;
10622                       begin
10623      <font color = "red">0/1     ==>          tdiff = ($realtime - tlast_charge);</font>
10624      <font color = "red">0/1     ==>          q = q + tdiff * iprop_old;</font>
10625      <font color = "red">0/1     ==>          iprop_old = iprop;</font>
10626      <font color = "red">0/1     ==>          tlast_charge = $realtime;</font>
10627                       end
10628                   endtask
10629                   task automatic take_semaphore;
10630                       begin
10631      <font color = "red">0/2     ==>          wait(!reg_semaphore);</font>
10632      <font color = "red">0/1     ==>          reg_semaphore = 1'b1;</font>
10633                       end
10634                   endtask
10635                   task automatic release_semaphore;
10636                       begin
10637      <font color = "red">0/1     ==>          reg_semaphore = 1'b0;</font>
10638                       end
10639                   endtask
10640                   
10641                   
10642                   initial begin : calc_freq
10643                   	real freq_tmp;
10644      1/1          	freq = fmin;
10645      1/1          	freq_tmp = fmin;
10646      2/2          	forever @(vring_prop or fvconom or fvcoprog) begin
10647      1/1                  if (!fastlock) begin
10648      <font color = "red">0/1     ==>              freq_tmp = vring_prop/vring_slope + fvconom;</font>
10649                           end
10650                           else begin
10651      1/1                      freq_tmp = fvcoprog;
10652                           end
10653      1/1          		if (freq_tmp &gt; fvcolimit) begin
10654      <font color = "red">0/1     ==>  			freq = fvcolimit;</font>
10655                   		end
10656                   		else begin
10657      1/1          			freq = (freq_tmp &lt; fmin) ? fmin : freq_tmp;
10658                   		end
10659                   	end
10660                   end
10661                   
10662                   initial begin : gen_out_reg
10663                   	real delay;
10664                       real vctrli_last;
10665                       integer tjit_seed;
10666                       realtime edge_time;
10667                       realtime elapsed_time;
10668                       reg [1:0] gen_state;
10669      1/1              gen_state = PD_TRIGGERED;
10670      1/1              tjit_seed = 1;
10671      1/1          	forever begin
10672      1/1                  case(gen_state)
10673                               PD_TRIGGERED: begin 
10674      1/1                          delay = 0.5  / (fmin * tstep_vco);
10675      1/1                          vctrli_last = vsupply;
10676      1/1                          OUT_reg = 0;
10677      2/2                          wait(!PD);
10678                               end
10679                               DELAY_ON_POSEDGE, FVCOPROG_TRIGGERED: begin
10680      1/1                           calc_delay(tjit_seed, delay);
10681                               end
10682                               DELAY_ON_VCTRLI: begin
10683      <font color = "red">0/1     ==>                   calc_delay(tjit_seed, delay);</font>
10684      <font color = "red">0/1     ==>                  if (delay &lt;= elapsed_time) begin</font>
10685      <font color = "red">0/1     ==>                      delay = 0;</font>
10686                                   end
10687                                   else begin
10688      <font color = "red">0/1     ==>                      delay = delay - elapsed_time;</font>
10689                                   end
10690                               end
                   <font color = "red">==>  MISSING_DEFAULT</font>
10691                           endcase
10692      1/1                  vctrli_last = vctrli;
10693                           fork : gen_out_reg_fork
10694                               begin: pd_triggered
10695      2/2                          wait(PD);
10696      1/1                          gen_state = PD_TRIGGERED;
10697      1/1                          disable gen_out_reg_fork;
10698                               end
10699                               begin: delay_on_posedge
10700      2/2                          #(delay) OUT_reg = ~OUT_reg;
10701      1/1                          edge_time = $realtime;
10702      1/1                          gen_state = DELAY_ON_POSEDGE;
10703      1/1                          disable gen_out_reg_fork;
10704                               end
10705                               begin: delay_on_vctrli
10706      <font color = "red">1/2     ==>                  wait(abs(vctrli_last-vctrli)/vctrli_last&gt;0.005);</font>
10707      <font color = "red">0/1     ==>                  gen_state = DELAY_ON_VCTRLI;</font>
10708      <font color = "red">0/1     ==>                  elapsed_time = $realtime - edge_time;</font>
10709      <font color = "red">0/1     ==>                  disable gen_out_reg_fork;</font>
10710                               end
10711                               begin: fvcoprog_triggered
10712      1/1                          @(fvcoprog)
10713      1/1                          gen_state = FVCOPROG_TRIGGERED;
10714      1/1                          disable gen_out_reg_fork;
10715                               end
10716                           join
10717                   	end
10718                   end
10719                   task calc_delay;
10720                       inout integer tjit_seed;
10721                       output real delay;
10722                       integer tjit_avg;
10723                       integer tjit_int;
10724                       integer pjrms;
10725                       real tjit;
10726                       begin
10727      1/1                  tjit_avg = 0;
10728      1/1                  if (f_vco_jitter &amp;&amp; !fastlock) begin
10729      <font color = "red">0/1     ==>              pjrms = $rtoi(pjmaxvco * (fvcomax/freq)**0.5);</font>
10730      <font color = "red">0/1     ==>              tjit_int = $dist_normal(tjit_seed, tjit_avg, pjrms);</font>
10731      <font color = "red">0/1     ==>              tjit = tjit_int * pjmaxvco_scale_factor;</font>
10732      <font color = "red">0/1     ==>              delay = 0.5 / (freq * tstep_vco) + 0.5 * tjit/tstep_vco;</font>
10733                           end
10734                           else begin
10735      1/1                      delay = 0.5 / (freq * tstep_vco);
10736                           end
10737      1/1                  if (delay &lt;= 0) begin
10738      <font color = "red">0/1     ==>              $display(&quot;Negative or Zero delay calculated by %m.  Killing simulation&quot;);</font>
10739      <font color = "red">0/1     ==>              $finish;</font>
10740                           end
                        MISSING_ELSE
10741                       end
10742                   endtask
10743                   function real abs;
10744                   input real a;
10745                   begin
10746      <font color = "red">1/2     ==>      if(a&gt;0) abs = a;</font>
10747      1/1              else abs = a*(-1);
10748                   end
10749                   endfunction
10750                   
10751                   
10752                   always @(*) begin
10753      1/1              case (PD)
10754      1/1                  1'b0:       v0 = OUT_reg;
10755      1/1                  1'bx:       v0 = 1'bx; 
10756      1/1                  default:    v0 = 1'b0; 
10757                       endcase
10758                   end
10759                   
10760                   always @(iunit) begin : write_ibias_current
10761                       integer i;
10762                       real iscale;
10763      <font color = "red">0/1     ==>      iscale = 0.0;</font>
10764      <font color = "red">0/1     ==>      for (i = 0; i &lt; ibias_branch_no; i = i + 1) begin</font>
10765      <font color = "red">0/1     ==>          iscale = iscale +  ibias_enablers[i] * $itor(ibias_elements[32*i +: 32]);</font>
10766                       end
10767      <font color = "red">0/1     ==>      iscale = iscale * ibias_scale_factor;</font>
10768      <font color = "red">0/1     ==>  	ibias_reg = currenttobin(iunit*iscale);</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod822.html" >PLLTS16FFCFRACF_vco_analog_2pole_core</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">170</td>
<td class="rt">4</td>
<td class="rt">2.35  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">85</td>
<td class="rt">2</td>
<td class="rt">2.35  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">85</td>
<td class="rt">2</td>
<td class="rt">2.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">170</td>
<td class="rt">4</td>
<td class="rt">2.35  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">85</td>
<td class="rt">2</td>
<td class="rt">2.35  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">85</td>
<td class="rt">2</td>
<td class="rt">2.35  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>PD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>up[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dn[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mask_last_updn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ibias_enablers</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>p_variant_switch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>p_scaler_exp_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gboost_enablers[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VTUNEI[47:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INOUT</td>
</tr><tr>
<td>ibias[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>v0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod822.html" >PLLTS16FFCFRACF_vco_analog_2pole_core</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">12</td>
<td class="rt">48.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">10409</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">10490</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">10497</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">10532</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">10647</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">10653</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">10672</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">10753</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
10409      		if(PD) begin
           		<font color = "red">-1-</font>  
10410      			vctrli = vsupply;
           <font color = "red">			==></font>
10411      			VTUNEI_v_last = volttobin(vsupply);
10412      			fvconom = fmin;
10413      			calc_dac_outputs(0.0, 0, 0, 0, vring_int, iint, iprop, iunit);
10414      			wait(!PD);
10415      		end
10416      		else begin
10417      			
10418      			if (VTUNEI_v_last != VTUNEI_v) begin
           			<font color = "red">-2-</font>  
10419      				vctrli = bintovolt(VTUNEI_v);
           <font color = "red">				==></font>
10420      				VTUNEI_v_last = VTUNEI_v;
10421      			end
           			MISSING_ELSE
           <font color = "green">			==></font>
10422      			if ( vctrli >= (vsupply-vtp) ) begin
           			<font color = "red">-3-</font>  
10423      				fvconom = fmin;
           <font color = "green">				==></font>
10424      				calc_dac_outputs(0.0, up, dn, gboost_enablers, vring_int, iint, iprop, iunit);
10425      			end
10426      			else begin
10427      				fvconom = (vsupply-vtp-vctrli) * kvcoi;
           <font color = "red">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
10490              if (p_variant_switch) begin
                   <font color = "red">-1-</font>  
10491                  bw2pole = 2.0*3.14*p_fcmax_1 * (fvconom / fvcomax) ** (p_exp_1) * (p_scaler_base_1)**(p_scaler_exp_1*p_scaler_exp_ctl);
           <font color = "red">            ==></font>
10492              end
10493              else begin
10494                  bw2pole = 2.0*3.14*p_fcmax_2 * (fvconom / fvcomax) ** (p_exp_2) * (p_scaler_base_2)**(p_scaler_exp_2*p_scaler_exp_ctl);
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
10497              if(bw2pole < eps) begin
                   <font color = "red">-1-</font>  
10498                  n0 = 0.0;
           <font color = "red">            ==></font>
10499                  n1 = 0.0;
10500                  n2 = 0.0;
10501                  d0 = 1.0;
10502                  d1 = 0.0;
10503                  d2 = 0.0;
10504              end
10505              
10506              else begin
10507                  n0 = rring;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
10532              case(prop_state)
                   <font color = "red">-1-</font>  
10533                  PD_TRIGGERED: begin
10534                      init_prop_equation(q, iprop_old, iout_0, iout_1, iout_2, vring_prop, vout_1, vout_2,
           <font color = "green">                ==></font>
10535                                           tdither, ttrigger, tfork, delay_remaining);
10536                      wait(!PD);
10537                      tlast_charge = $realtime;
10538                  end
10539                  DELAY_ELAPSED: begin
10540                      integrate_charge(iprop, q, iprop_old, tlast_charge);
           <font color = "red">                ==></font>
10541                      
10542      				iout_0 = q / tdither; 
10543                      vring_prop = (1/d0) * (iout_0*n0 + iout_1*n1 + iout_2*n2 - vout_1*d1 - vout_2*d2);
10544      				
10545      				vout_2 = vout_1;
10546      				vout_1 = vring_prop;
10547                      iout_2 = iout_1;
10548      				iout_1 = iout_0;
10549      				
10550      				q = 0;
10551                      gen_tdither(tdither);
10552                      delay_remaining = tdither;
10553                  end
10554                  IPROP_TRIGGERED: begin
10555                      integrate_charge(iprop, q, iprop_old, tlast_charge);
           <font color = "red">                ==></font>
10556                      delay_remaining = delay_remaining - (ttrigger - tfork);
10557                  end
                       MISSING_DEFAULT
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>PD_TRIGGERED </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DELAY_ELAPSED </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>IPROP_TRIGGERED </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
10647              if (!fastlock) begin
                   <font color = "red">-1-</font>  
10648                  freq_tmp = vring_prop/vring_slope + fvconom;
           <font color = "red">            ==></font>
10649              end
10650              else begin
10651                  freq_tmp = fvcoprog;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
10653      		if (freq_tmp > fvcolimit) begin
           		<font color = "red">-1-</font>  
10654      			freq = fvcolimit;
           <font color = "red">			==></font>
10655      		end
10656      		else begin
10657      			freq = (freq_tmp < fmin) ? fmin : freq_tmp;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
10672              case(gen_state)
                   <font color = "red">-1-</font>  
10673                  PD_TRIGGERED: begin 
10674                      delay = 0.5  / (fmin * tstep_vco);
           <font color = "green">                ==></font>
10675                      vctrli_last = vsupply;
10676                      OUT_reg = 0;
10677                      wait(!PD);
10678                  end
10679                  DELAY_ON_POSEDGE, FVCOPROG_TRIGGERED: begin
10680                       calc_delay(tjit_seed, delay);
           <font color = "green">                 ==></font>
10681                  end
10682                  DELAY_ON_VCTRLI: begin
10683                       calc_delay(tjit_seed, delay);
10684                      if (delay <= elapsed_time) begin
                           <font color = "red">-2-</font>  
10685                          delay = 0;
           <font color = "red">                    ==></font>
10686                      end
10687                      else begin
10688                          delay = delay - elapsed_time;
           <font color = "red">                    ==></font>
10689                      end
10690                  end
                       MISSING_DEFAULT
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>PD_TRIGGERED </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>DELAY_ON_POSEDGE FVCOPROG_TRIGGERED </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DELAY_ON_VCTRLI </td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DELAY_ON_VCTRLI </td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
10753          case (PD)
               <font color = "green">-1-</font>  
10754              1'b0:       v0 = OUT_reg;
           <font color = "green">        ==></font>
10755              1'bx:       v0 = 1'bx; 
           <font color = "green">        ==></font>
10756              default:    v0 = 1'b0; 
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'bx </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_67842">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_PLLTS16FFCFRACF_vco_analog_2pole_core">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
