{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639981397461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639981397461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 20 15:23:17 2021 " "Processing started: Mon Dec 20 15:23:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639981397461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981397461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fff -c fff " "Command: quartus_map --read_settings_files=on --write_settings_files=off fff -c fff" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981397466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639981398062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639981398062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_fc3_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_fc3_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_fc3_rom " "Found entity 1: wieght_fc3_rom" {  } { { "wieght_fc3_rom.sv" "" { Text "C:/fff/wieght_fc3_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_fc2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_fc2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_fc2_rom " "Found entity 1: wieght_fc2_rom" {  } { { "wieght_fc2_rom.sv" "" { Text "C:/fff/wieght_fc2_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_fc1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_fc1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_fc1_rom " "Found entity 1: wieght_fc1_rom" {  } { { "wieght_fc1_rom.sv" "" { Text "C:/fff/wieght_fc1_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_conv2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_conv2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_conv2_rom " "Found entity 1: wieght_conv2_rom" {  } { { "wieght_conv2_rom.sv" "" { Text "C:/fff/wieght_conv2_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_conv1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_conv1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_conv1_rom " "Found entity 1: wieght_conv1_rom" {  } { { "wieght_conv1_rom.sv" "" { Text "C:/fff/wieght_conv1_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timescale.sv 0 0 " "Found 0 design units, including 0 entities, in source file timescale.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu.sv 1 1 " "Found 1 design units, including 1 entities, in source file relu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 relu " "Found entity 1: relu" {  } { { "relu.sv" "" { Text "C:/fff/relu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_pool.sv 1 1 " "Found 1 design units, including 1 entities, in source file max_pool.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max_pool " "Found entity 1: max_pool" {  } { { "max_pool.sv" "" { Text "C:/fff/max_pool.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iterator_pooling.sv 1 1 " "Found 1 design units, including 1 entities, in source file iterator_pooling.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iterator_pooling " "Found entity 1: iterator_pooling" {  } { { "iterator_pooling.sv" "" { Text "C:/fff/iterator_pooling.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iterator_conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file iterator_conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iterator_conv " "Found entity 1: iterator_conv" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "global.sv 0 0 " "Found 0 design units, including 0 entities, in source file global.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "conv.sv" "" { Text "C:/fff/conv.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "buffer.sv" "" { Text "C:/fff/buffer.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_fc3_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_fc3_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_fc3_rom " "Found entity 1: bias_fc3_rom" {  } { { "bias_fc3_rom.sv" "" { Text "C:/fff/bias_fc3_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_fc2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_fc2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_fc2_rom " "Found entity 1: bias_fc2_rom" {  } { { "bias_fc2_rom.sv" "" { Text "C:/fff/bias_fc2_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_fc1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_fc1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_fc1_rom " "Found entity 1: bias_fc1_rom" {  } { { "bias_fc1_rom.sv" "" { Text "C:/fff/bias_fc1_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_conv2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_conv2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_conv2_rom " "Found entity 1: bias_conv2_rom" {  } { { "bias_conv2_rom.sv" "" { Text "C:/fff/bias_conv2_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_conv1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_conv1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_conv1_rom " "Found entity 1: bias_conv1_rom" {  } { { "bias_conv1_rom.sv" "" { Text "C:/fff/bias_conv1_rom.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.sv 1 1 " "Found 1 design units, including 1 entities, in source file acc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acc " "Found entity 1: acc" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file text_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_lcd " "Found entity 1: text_lcd" {  } { { "text_lcd.v" "" { Text "C:/fff/text_lcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 src_rom " "Found entity 1: src_rom" {  } { { "src_rom.v" "" { Text "C:/fff/src_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_mnist.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_mnist.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_mnist " "Found entity 1: sign_mnist" {  } { { "sign_mnist.v" "" { Text "C:/fff/sign_mnist.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lenet.v 1 1 " "Found 1 design units, including 1 entities, in source file lenet.v" { { "Info" "ISGN_ENTITY_NAME" "1 lenet " "Found entity 1: lenet" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fff " "Found entity 1: fff" {  } { { "fff.bdf" "" { Schematic "C:/fff/fff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981407683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981407683 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_mac_en_b1 acc.sv(110) " "Verilog HDL Implicit Net warning at acc.sv(110): created implicit net for \"q_mac_en_b1\"" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data lenet.v(54) " "Verilog HDL Implicit Net warning at lenet.v(54): created implicit net for \"first_data\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data lenet.v(55) " "Verilog HDL Implicit Net warning at lenet.v(55): created implicit net for \"last_data\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "conv1_ready lenet.v(60) " "Verilog HDL Implicit Net warning at lenet.v(60): created implicit net for \"conv1_ready\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_conv1_en lenet.v(116) " "Verilog HDL Implicit Net warning at lenet.v(116): created implicit net for \"q_conv1_en\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_pooling1 lenet.v(184) " "Verilog HDL Implicit Net warning at lenet.v(184): created implicit net for \"first_data_pooling1\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_pooling1 lenet.v(185) " "Verilog HDL Implicit Net warning at lenet.v(185): created implicit net for \"last_data_pooling1\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pooling1_ready lenet.v(186) " "Verilog HDL Implicit Net warning at lenet.v(186): created implicit net for \"pooling1_ready\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_pooling1_en lenet.v(234) " "Verilog HDL Implicit Net warning at lenet.v(234): created implicit net for \"qa_pooling1_en\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 234 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_relu1_en lenet.v(248) " "Verilog HDL Implicit Net warning at lenet.v(248): created implicit net for \"qa_relu1_en\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_conv2 lenet.v(343) " "Verilog HDL Implicit Net warning at lenet.v(343): created implicit net for \"first_data_conv2\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 343 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_conv2 lenet.v(344) " "Verilog HDL Implicit Net warning at lenet.v(344): created implicit net for \"last_data_conv2\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 344 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "conv2_ready lenet.v(349) " "Verilog HDL Implicit Net warning at lenet.v(349): created implicit net for \"conv2_ready\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 349 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_conv2_en lenet.v(406) " "Verilog HDL Implicit Net warning at lenet.v(406): created implicit net for \"q_conv2_en\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 406 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_pooling2 lenet.v(476) " "Verilog HDL Implicit Net warning at lenet.v(476): created implicit net for \"first_data_pooling2\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 476 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_pooling2 lenet.v(477) " "Verilog HDL Implicit Net warning at lenet.v(477): created implicit net for \"last_data_pooling2\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 477 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pooling2_ready lenet.v(478) " "Verilog HDL Implicit Net warning at lenet.v(478): created implicit net for \"pooling2_ready\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 478 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_pooling2_en lenet.v(526) " "Verilog HDL Implicit Net warning at lenet.v(526): created implicit net for \"qa_pooling2_en\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 526 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_relu2_en lenet.v(540) " "Verilog HDL Implicit Net warning at lenet.v(540): created implicit net for \"qa_relu2_en\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 540 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_FC1 lenet.v(638) " "Verilog HDL Implicit Net warning at lenet.v(638): created implicit net for \"first_data_FC1\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 638 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_FC1 lenet.v(639) " "Verilog HDL Implicit Net warning at lenet.v(639): created implicit net for \"last_data_FC1\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 639 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fc1_ready lenet.v(644) " "Verilog HDL Implicit Net warning at lenet.v(644): created implicit net for \"fc1_ready\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 644 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_fc1_en lenet.v(699) " "Verilog HDL Implicit Net warning at lenet.v(699): created implicit net for \"q_fc1_en\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 699 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_relu_fc1_en lenet.v(712) " "Verilog HDL Implicit Net warning at lenet.v(712): created implicit net for \"qa_relu_fc1_en\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 712 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_fc2 lenet.v(806) " "Verilog HDL Implicit Net warning at lenet.v(806): created implicit net for \"first_data_fc2\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 806 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_fc2 lenet.v(807) " "Verilog HDL Implicit Net warning at lenet.v(807): created implicit net for \"last_data_fc2\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 807 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fc2_ready lenet.v(812) " "Verilog HDL Implicit Net warning at lenet.v(812): created implicit net for \"fc2_ready\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 812 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_fc2_en lenet.v(867) " "Verilog HDL Implicit Net warning at lenet.v(867): created implicit net for \"q_fc2_en\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 867 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_relu_fc2_en lenet.v(880) " "Verilog HDL Implicit Net warning at lenet.v(880): created implicit net for \"qa_relu_fc2_en\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 880 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_fc3 lenet.v(975) " "Verilog HDL Implicit Net warning at lenet.v(975): created implicit net for \"first_data_fc3\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 975 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_fc3 lenet.v(976) " "Verilog HDL Implicit Net warning at lenet.v(976): created implicit net for \"last_data_fc3\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 976 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fc3_ready lenet.v(981) " "Verilog HDL Implicit Net warning at lenet.v(981): created implicit net for \"fc3_ready\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 981 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_fc3_en lenet.v(1037) " "Verilog HDL Implicit Net warning at lenet.v(1037): created implicit net for \"q_fc3_en\"" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 1037 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981407692 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mac mac.sv(21) " "Verilog HDL Parameter Declaration warning at mac.sv(21): Parameter Declaration in module \"mac\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1639981407818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fff " "Elaborating entity \"fff\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639981408216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_lcd text_lcd:inst3 " "Elaborating entity \"text_lcd\" for hierarchy \"text_lcd:inst3\"" {  } { { "fff.bdf" "inst3" { Schematic "C:/fff/fff.bdf" { { 240 1184 1376 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lenet lenet:inst2 " "Elaborating entity \"lenet\" for hierarchy \"lenet:inst2\"" {  } { { "fff.bdf" "inst2" { Schematic "C:/fff/fff.bdf" { { 304 952 1152 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408250 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(70) " "Verilog HDL assignment warning at lenet.v(70): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(80) " "Verilog HDL assignment warning at lenet.v(80): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(90) " "Verilog HDL assignment warning at lenet.v(90): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(165) " "Verilog HDL assignment warning at lenet.v(165): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(196) " "Verilog HDL assignment warning at lenet.v(196): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(206) " "Verilog HDL assignment warning at lenet.v(206): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(216) " "Verilog HDL assignment warning at lenet.v(216): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(299) " "Verilog HDL assignment warning at lenet.v(299): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(359) " "Verilog HDL assignment warning at lenet.v(359): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(369) " "Verilog HDL assignment warning at lenet.v(369): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(379) " "Verilog HDL assignment warning at lenet.v(379): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(456) " "Verilog HDL assignment warning at lenet.v(456): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(488) " "Verilog HDL assignment warning at lenet.v(488): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(498) " "Verilog HDL assignment warning at lenet.v(498): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(508) " "Verilog HDL assignment warning at lenet.v(508): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(593) " "Verilog HDL assignment warning at lenet.v(593): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(654) " "Verilog HDL assignment warning at lenet.v(654): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(664) " "Verilog HDL assignment warning at lenet.v(664): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(674) " "Verilog HDL assignment warning at lenet.v(674): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(762) " "Verilog HDL assignment warning at lenet.v(762): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(822) " "Verilog HDL assignment warning at lenet.v(822): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(832) " "Verilog HDL assignment warning at lenet.v(832): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(842) " "Verilog HDL assignment warning at lenet.v(842): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(930) " "Verilog HDL assignment warning at lenet.v(930): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(991) " "Verilog HDL assignment warning at lenet.v(991): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(1001) " "Verilog HDL assignment warning at lenet.v(1001): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(1011) " "Verilog HDL assignment warning at lenet.v(1011): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lenet.v(1049) " "Verilog HDL assignment warning at lenet.v(1049): truncated value with size 32 to match size of target (6)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 1049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 lenet.v(1059) " "Verilog HDL assignment warning at lenet.v(1059): truncated value with size 32 to match size of target (26)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(1096) " "Verilog HDL assignment warning at lenet.v(1096): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/fff/lenet.v" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 "|fff|lenet:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_conv1_rom lenet:inst2\|wieght_conv1_rom:wieght_conv1_rom " "Elaborating entity \"wieght_conv1_rom\" for hierarchy \"lenet:inst2\|wieght_conv1_rom:wieght_conv1_rom\"" {  } { { "lenet.v" "wieght_conv1_rom" { Text "C:/fff/lenet.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408308 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639981408316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_conv1_rom lenet:inst2\|bias_conv1_rom:bias_conv1_rom " "Elaborating entity \"bias_conv1_rom\" for hierarchy \"lenet:inst2\|bias_conv1_rom:bias_conv1_rom\"" {  } { { "lenet.v" "bias_conv1_rom" { Text "C:/fff/lenet.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408324 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639981408324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst2\|iterator_conv:iterator_conv1 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst2\|iterator_conv:iterator_conv1\"" {  } { { "lenet.v" "iterator_conv1" { Text "C:/fff/lenet.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408324 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(52) " "Verilog HDL assignment warning at iterator_conv.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408332 "|fff|lenet:inst2|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408332 "|fff|lenet:inst2|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(77) " "Verilog HDL assignment warning at iterator_conv.sv(77): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408332 "|fff|lenet:inst2|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(90) " "Verilog HDL assignment warning at iterator_conv.sv(90): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408332 "|fff|lenet:inst2|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(103) " "Verilog HDL assignment warning at iterator_conv.sv(103): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408332 "|fff|lenet:inst2|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(119) " "Verilog HDL assignment warning at iterator_conv.sv(119): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408332 "|fff|lenet:inst2|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(127) " "Verilog HDL assignment warning at iterator_conv.sv(127): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408332 "|fff|lenet:inst2|iterator_conv:iterator_conv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst2\|conv:conv1 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst2\|conv:conv1\"" {  } { { "lenet.v" "conv1" { Text "C:/fff/lenet.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408332 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639981408340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst2\|conv:conv1\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst2\|conv:conv1\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/fff/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(36) " "Verilog HDL assignment warning at acc.sv(36): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408349 "|fff|lenet:inst2|conv:conv1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(46) " "Verilog HDL assignment warning at acc.sv(46): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408349 "|fff|lenet:inst2|conv:conv1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "416 390 acc.sv(56) " "Verilog HDL assignment warning at acc.sv(56): truncated value with size 416 to match size of target (390)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408349 "|fff|lenet:inst2|conv:conv1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(66) " "Verilog HDL assignment warning at acc.sv(66): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408349 "|fff|lenet:inst2|conv:conv1|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst2\|conv:conv1\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst2\|conv:conv1\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/fff/acc.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(35) " "Verilog HDL assignment warning at mac.sv(35): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408349 "|fff|lenet:inst2|conv:conv1|acc:out_num[0].acc|mac:mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst2\|buffer:buffer_conv1 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst2\|buffer:buffer_conv1\"" {  } { { "lenet.v" "buffer_conv1" { Text "C:/fff/lenet.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_pooling lenet:inst2\|iterator_pooling:iterator_pooling1 " "Elaborating entity \"iterator_pooling\" for hierarchy \"lenet:inst2\|iterator_pooling:iterator_pooling1\"" {  } { { "lenet.v" "iterator_pooling1" { Text "C:/fff/lenet.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_pooling.sv(50) " "Verilog HDL assignment warning at iterator_pooling.sv(50): truncated value with size 32 to match size of target (4)" {  } { { "iterator_pooling.sv" "" { Text "C:/fff/iterator_pooling.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408375 "|fff|lenet:inst2|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_pooling.sv(62) " "Verilog HDL assignment warning at iterator_pooling.sv(62): truncated value with size 32 to match size of target (4)" {  } { { "iterator_pooling.sv" "" { Text "C:/fff/iterator_pooling.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408375 "|fff|lenet:inst2|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_pooling.sv(75) " "Verilog HDL assignment warning at iterator_pooling.sv(75): truncated value with size 32 to match size of target (5)" {  } { { "iterator_pooling.sv" "" { Text "C:/fff/iterator_pooling.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408375 "|fff|lenet:inst2|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_pooling.sv(88) " "Verilog HDL assignment warning at iterator_pooling.sv(88): truncated value with size 32 to match size of target (5)" {  } { { "iterator_pooling.sv" "" { Text "C:/fff/iterator_pooling.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408375 "|fff|lenet:inst2|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_pooling.sv(101) " "Verilog HDL assignment warning at iterator_pooling.sv(101): truncated value with size 32 to match size of target (12)" {  } { { "iterator_pooling.sv" "" { Text "C:/fff/iterator_pooling.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408375 "|fff|lenet:inst2|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_pooling.sv(117) " "Verilog HDL assignment warning at iterator_pooling.sv(117): truncated value with size 32 to match size of target (12)" {  } { { "iterator_pooling.sv" "" { Text "C:/fff/iterator_pooling.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408375 "|fff|lenet:inst2|iterator_pooling:iterator_pooling1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_pool lenet:inst2\|max_pool:max_pooling1 " "Elaborating entity \"max_pool\" for hierarchy \"lenet:inst2\|max_pool:max_pooling1\"" {  } { { "lenet.v" "max_pooling1" { Text "C:/fff/lenet.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu lenet:inst2\|relu:relu1 " "Elaborating entity \"relu\" for hierarchy \"lenet:inst2\|relu:relu1\"" {  } { { "lenet.v" "relu1" { Text "C:/fff/lenet.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst2\|buffer:buffer_relu1 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst2\|buffer:buffer_relu1\"" {  } { { "lenet.v" "buffer_relu1" { Text "C:/fff/lenet.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_conv2_rom lenet:inst2\|wieght_conv2_rom:wieght_conv2_rom " "Elaborating entity \"wieght_conv2_rom\" for hierarchy \"lenet:inst2\|wieght_conv2_rom:wieght_conv2_rom\"" {  } { { "lenet.v" "wieght_conv2_rom" { Text "C:/fff/lenet.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408391 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639981408482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_conv2_rom lenet:inst2\|bias_conv2_rom:bias_conv2_rom " "Elaborating entity \"bias_conv2_rom\" for hierarchy \"lenet:inst2\|bias_conv2_rom:bias_conv2_rom\"" {  } { { "lenet.v" "bias_conv2_rom" { Text "C:/fff/lenet.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408490 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639981408499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst2\|iterator_conv:iterator_conv2 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst2\|iterator_conv:iterator_conv2\"" {  } { { "lenet.v" "iterator_conv2" { Text "C:/fff/lenet.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(52) " "Verilog HDL assignment warning at iterator_conv.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408507 "|fff|lenet:inst2|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408507 "|fff|lenet:inst2|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(77) " "Verilog HDL assignment warning at iterator_conv.sv(77): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408507 "|fff|lenet:inst2|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(90) " "Verilog HDL assignment warning at iterator_conv.sv(90): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408507 "|fff|lenet:inst2|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(103) " "Verilog HDL assignment warning at iterator_conv.sv(103): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408507 "|fff|lenet:inst2|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(119) " "Verilog HDL assignment warning at iterator_conv.sv(119): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408507 "|fff|lenet:inst2|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(127) " "Verilog HDL assignment warning at iterator_conv.sv(127): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408507 "|fff|lenet:inst2|iterator_conv:iterator_conv2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst2\|conv:conv2 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst2\|conv:conv2\"" {  } { { "lenet.v" "conv2" { Text "C:/fff/lenet.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408507 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639981408541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/fff/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(36) " "Verilog HDL assignment warning at acc.sv(36): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408549 "|fff|lenet:inst2|conv:conv2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(46) " "Verilog HDL assignment warning at acc.sv(46): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408549 "|fff|lenet:inst2|conv:conv2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "544 510 acc.sv(56) " "Verilog HDL assignment warning at acc.sv(56): truncated value with size 544 to match size of target (510)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408549 "|fff|lenet:inst2|conv:conv2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(66) " "Verilog HDL assignment warning at acc.sv(66): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408549 "|fff|lenet:inst2|conv:conv2|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/fff/acc.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(35) " "Verilog HDL assignment warning at mac.sv(35): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408566 "|fff|lenet:inst2|conv:conv2|acc:out_num[0].acc|mac:mac"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639981408566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst2\|buffer:buffer_conv2 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst2\|buffer:buffer_conv2\"" {  } { { "lenet.v" "buffer_conv2" { Text "C:/fff/lenet.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_pooling lenet:inst2\|iterator_pooling:iterator_pooling2 " "Elaborating entity \"iterator_pooling\" for hierarchy \"lenet:inst2\|iterator_pooling:iterator_pooling2\"" {  } { { "lenet.v" "iterator_pooling2" { Text "C:/fff/lenet.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_pooling.sv(50) " "Verilog HDL assignment warning at iterator_pooling.sv(50): truncated value with size 32 to match size of target (4)" {  } { { "iterator_pooling.sv" "" { Text "C:/fff/iterator_pooling.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408667 "|fff|lenet:inst2|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_pooling.sv(62) " "Verilog HDL assignment warning at iterator_pooling.sv(62): truncated value with size 32 to match size of target (4)" {  } { { "iterator_pooling.sv" "" { Text "C:/fff/iterator_pooling.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408667 "|fff|lenet:inst2|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_pooling.sv(75) " "Verilog HDL assignment warning at iterator_pooling.sv(75): truncated value with size 32 to match size of target (5)" {  } { { "iterator_pooling.sv" "" { Text "C:/fff/iterator_pooling.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408667 "|fff|lenet:inst2|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_pooling.sv(88) " "Verilog HDL assignment warning at iterator_pooling.sv(88): truncated value with size 32 to match size of target (5)" {  } { { "iterator_pooling.sv" "" { Text "C:/fff/iterator_pooling.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408667 "|fff|lenet:inst2|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_pooling.sv(101) " "Verilog HDL assignment warning at iterator_pooling.sv(101): truncated value with size 32 to match size of target (12)" {  } { { "iterator_pooling.sv" "" { Text "C:/fff/iterator_pooling.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408667 "|fff|lenet:inst2|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_pooling.sv(117) " "Verilog HDL assignment warning at iterator_pooling.sv(117): truncated value with size 32 to match size of target (12)" {  } { { "iterator_pooling.sv" "" { Text "C:/fff/iterator_pooling.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408667 "|fff|lenet:inst2|iterator_pooling:iterator_pooling2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_pool lenet:inst2\|max_pool:max_pooling2 " "Elaborating entity \"max_pool\" for hierarchy \"lenet:inst2\|max_pool:max_pooling2\"" {  } { { "lenet.v" "max_pooling2" { Text "C:/fff/lenet.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu lenet:inst2\|relu:relu2 " "Elaborating entity \"relu\" for hierarchy \"lenet:inst2\|relu:relu2\"" {  } { { "lenet.v" "relu2" { Text "C:/fff/lenet.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst2\|buffer:buffer_relu2 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst2\|buffer:buffer_relu2\"" {  } { { "lenet.v" "buffer_relu2" { Text "C:/fff/lenet.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_fc1_rom lenet:inst2\|wieght_fc1_rom:wieght_fc1_rom " "Elaborating entity \"wieght_fc1_rom\" for hierarchy \"lenet:inst2\|wieght_fc1_rom:wieght_fc1_rom\"" {  } { { "lenet.v" "wieght_fc1_rom" { Text "C:/fff/lenet.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408707 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 wieght_fc1_rom.sv(11) " "Verilog HDL Declaration warning at wieght_fc1_rom.sv(11): vector has more than 2**16 bits" {  } { { "wieght_fc1_rom.sv" "" { Text "C:/fff/wieght_fc1_rom.sv" 11 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639981408894 "|fff|lenet:inst2|wieght_fc1_rom:wieght_fc1_rom"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 wieght_fc1_rom.sv(12) " "Verilog HDL Declaration warning at wieght_fc1_rom.sv(12): vector has more than 2**16 bits" {  } { { "wieght_fc1_rom.sv" "" { Text "C:/fff/wieght_fc1_rom.sv" 12 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639981408894 "|fff|lenet:inst2|wieght_fc1_rom:wieght_fc1_rom"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639981408894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_fc1_rom lenet:inst2\|bias_fc1_rom:bias_fc1_rom " "Elaborating entity \"bias_fc1_rom\" for hierarchy \"lenet:inst2\|bias_fc1_rom:bias_fc1_rom\"" {  } { { "lenet.v" "bias_fc1_rom" { Text "C:/fff/lenet.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408894 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639981408894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst2\|iterator_conv:iterator_FC1 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst2\|iterator_conv:iterator_FC1\"" {  } { { "lenet.v" "iterator_FC1" { Text "C:/fff/lenet.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(52) " "Verilog HDL assignment warning at iterator_conv.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408902 "|fff|lenet:inst2|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408902 "|fff|lenet:inst2|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(77) " "Verilog HDL assignment warning at iterator_conv.sv(77): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408902 "|fff|lenet:inst2|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(90) " "Verilog HDL assignment warning at iterator_conv.sv(90): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408902 "|fff|lenet:inst2|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(103) " "Verilog HDL assignment warning at iterator_conv.sv(103): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408902 "|fff|lenet:inst2|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(119) " "Verilog HDL assignment warning at iterator_conv.sv(119): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408902 "|fff|lenet:inst2|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(127) " "Verilog HDL assignment warning at iterator_conv.sv(127): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408902 "|fff|lenet:inst2|iterator_conv:iterator_FC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst2\|conv:conv_fc1 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst2\|conv:conv_fc1\"" {  } { { "lenet.v" "conv_fc1" { Text "C:/fff/lenet.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408902 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639981408910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/fff/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(36) " "Verilog HDL assignment warning at acc.sv(36): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408934 "|fff|lenet:inst2|conv:conv_fc1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(46) " "Verilog HDL assignment warning at acc.sv(46): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408934 "|fff|lenet:inst2|conv:conv_fc1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "544 510 acc.sv(56) " "Verilog HDL assignment warning at acc.sv(56): truncated value with size 544 to match size of target (510)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408934 "|fff|lenet:inst2|conv:conv_fc1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(66) " "Verilog HDL assignment warning at acc.sv(66): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408934 "|fff|lenet:inst2|conv:conv_fc1|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/fff/acc.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(35) " "Verilog HDL assignment warning at mac.sv(35): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408951 "|fff|lenet:inst2|conv:conv_fc1|acc:out_num[0].acc|mac:mac"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639981408951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu lenet:inst2\|relu:relu_fc1 " "Elaborating entity \"relu\" for hierarchy \"lenet:inst2\|relu:relu_fc1\"" {  } { { "lenet.v" "relu_fc1" { Text "C:/fff/lenet.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst2\|buffer:buffer_relu_fc1 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst2\|buffer:buffer_relu_fc1\"" {  } { { "lenet.v" "buffer_relu_fc1" { Text "C:/fff/lenet.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_fc2_rom lenet:inst2\|wieght_fc2_rom:wieght_fc2_rom " "Elaborating entity \"wieght_fc2_rom\" for hierarchy \"lenet:inst2\|wieght_fc2_rom:wieght_fc2_rom\"" {  } { { "lenet.v" "wieght_fc2_rom" { Text "C:/fff/lenet.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408959 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639981408983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_fc2_rom lenet:inst2\|bias_fc2_rom:bias_fc2_rom " "Elaborating entity \"bias_fc2_rom\" for hierarchy \"lenet:inst2\|bias_fc2_rom:bias_fc2_rom\"" {  } { { "lenet.v" "bias_fc2_rom" { Text "C:/fff/lenet.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639981408991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst2\|iterator_conv:iterator_fc2 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst2\|iterator_conv:iterator_fc2\"" {  } { { "lenet.v" "iterator_fc2" { Text "C:/fff/lenet.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(52) " "Verilog HDL assignment warning at iterator_conv.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408999 "|fff|lenet:inst2|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408999 "|fff|lenet:inst2|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(77) " "Verilog HDL assignment warning at iterator_conv.sv(77): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408999 "|fff|lenet:inst2|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(90) " "Verilog HDL assignment warning at iterator_conv.sv(90): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408999 "|fff|lenet:inst2|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(103) " "Verilog HDL assignment warning at iterator_conv.sv(103): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408999 "|fff|lenet:inst2|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(119) " "Verilog HDL assignment warning at iterator_conv.sv(119): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408999 "|fff|lenet:inst2|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(127) " "Verilog HDL assignment warning at iterator_conv.sv(127): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981408999 "|fff|lenet:inst2|iterator_conv:iterator_fc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst2\|conv:conv_fc2 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst2\|conv:conv_fc2\"" {  } { { "lenet.v" "conv_fc2" { Text "C:/fff/lenet.v" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408999 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639981408999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst2\|conv:conv_fc2\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst2\|conv:conv_fc2\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/fff/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981408999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(36) " "Verilog HDL assignment warning at acc.sv(36): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409007 "|fff|lenet:inst2|conv:conv_fc2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(46) " "Verilog HDL assignment warning at acc.sv(46): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409007 "|fff|lenet:inst2|conv:conv_fc2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "544 510 acc.sv(56) " "Verilog HDL assignment warning at acc.sv(56): truncated value with size 544 to match size of target (510)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409007 "|fff|lenet:inst2|conv:conv_fc2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(66) " "Verilog HDL assignment warning at acc.sv(66): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409007 "|fff|lenet:inst2|conv:conv_fc2|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst2\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst2\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/fff/acc.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981409007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(35) " "Verilog HDL assignment warning at mac.sv(35): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409007 "|fff|lenet:inst2|conv:conv_fc2|acc:out_num[0].acc|mac:mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu lenet:inst2\|relu:relu_fc2 " "Elaborating entity \"relu\" for hierarchy \"lenet:inst2\|relu:relu_fc2\"" {  } { { "lenet.v" "relu_fc2" { Text "C:/fff/lenet.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981409015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst2\|buffer:buffer_relu_fc2 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst2\|buffer:buffer_relu_fc2\"" {  } { { "lenet.v" "buffer_relu_fc2" { Text "C:/fff/lenet.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981409015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_fc3_rom lenet:inst2\|wieght_fc3_rom:wieght_fc3_rom " "Elaborating entity \"wieght_fc3_rom\" for hierarchy \"lenet:inst2\|wieght_fc3_rom:wieght_fc3_rom\"" {  } { { "lenet.v" "wieght_fc3_rom" { Text "C:/fff/lenet.v" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981409015 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639981409031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_fc3_rom lenet:inst2\|bias_fc3_rom:bias_fc3_rom " "Elaborating entity \"bias_fc3_rom\" for hierarchy \"lenet:inst2\|bias_fc3_rom:bias_fc3_rom\"" {  } { { "lenet.v" "bias_fc3_rom" { Text "C:/fff/lenet.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981409031 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639981409039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst2\|iterator_conv:iterator_fc3 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst2\|iterator_conv:iterator_fc3\"" {  } { { "lenet.v" "iterator_fc3" { Text "C:/fff/lenet.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981409039 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(52) " "Verilog HDL assignment warning at iterator_conv.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409039 "|fff|lenet:inst2|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409039 "|fff|lenet:inst2|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(77) " "Verilog HDL assignment warning at iterator_conv.sv(77): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409039 "|fff|lenet:inst2|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(90) " "Verilog HDL assignment warning at iterator_conv.sv(90): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409039 "|fff|lenet:inst2|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(103) " "Verilog HDL assignment warning at iterator_conv.sv(103): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409039 "|fff|lenet:inst2|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(119) " "Verilog HDL assignment warning at iterator_conv.sv(119): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409039 "|fff|lenet:inst2|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(127) " "Verilog HDL assignment warning at iterator_conv.sv(127): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409039 "|fff|lenet:inst2|iterator_conv:iterator_fc3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst2\|conv:conv_fc3 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst2\|conv:conv_fc3\"" {  } { { "lenet.v" "conv_fc3" { Text "C:/fff/lenet.v" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981409047 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639981409048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst2\|conv:conv_fc3\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst2\|conv:conv_fc3\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/fff/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981409048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(36) " "Verilog HDL assignment warning at acc.sv(36): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409048 "|fff|lenet:inst2|conv:conv_fc3|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(46) " "Verilog HDL assignment warning at acc.sv(46): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409048 "|fff|lenet:inst2|conv:conv_fc3|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "544 510 acc.sv(56) " "Verilog HDL assignment warning at acc.sv(56): truncated value with size 544 to match size of target (510)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409048 "|fff|lenet:inst2|conv:conv_fc3|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(66) " "Verilog HDL assignment warning at acc.sv(66): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/fff/acc.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409048 "|fff|lenet:inst2|conv:conv_fc3|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst2\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst2\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/fff/acc.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981409048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(35) " "Verilog HDL assignment warning at mac.sv(35): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409058 "|fff|lenet:inst2|conv:conv_fc3|acc:out_num[0].acc|mac:mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "src_rom src_rom:inst1 " "Elaborating entity \"src_rom\" for hierarchy \"src_rom:inst1\"" {  } { { "fff.bdf" "inst1" { Schematic "C:/fff/fff.bdf" { { 368 752 928 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981409058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 src_rom.v(29) " "Verilog HDL assignment warning at src_rom.v(29): truncated value with size 32 to match size of target (11)" {  } { { "src_rom.v" "" { Text "C:/fff/src_rom.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409058 "|fff|src_rom:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_mnist sign_mnist:inst " "Elaborating entity \"sign_mnist\" for hierarchy \"sign_mnist:inst\"" {  } { { "fff.bdf" "inst" { Schematic "C:/fff/fff.bdf" { { 432 520 696 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981409058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sign_mnist.v(82) " "Verilog HDL assignment warning at sign_mnist.v(82): truncated value with size 32 to match size of target (11)" {  } { { "sign_mnist.v" "" { Text "C:/fff/sign_mnist.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639981409098 "|fff|sign_mnist:inst"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lenet:inst2\|buffer:buffer_relu_fc2\|mem_rtl_0 " "Inferred RAM node \"lenet:inst2\|buffer:buffer_relu_fc2\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639981452282 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lenet:inst2\|buffer:buffer_relu_fc1\|mem_rtl_0 " "Inferred RAM node \"lenet:inst2\|buffer:buffer_relu_fc1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639981452282 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lenet:inst2\|buffer:buffer_relu2\|mem_rtl_0 " "Inferred RAM node \"lenet:inst2\|buffer:buffer_relu2\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639981452291 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lenet:inst2\|buffer:buffer_conv2\|mem_rtl_0 " "Inferred RAM node \"lenet:inst2\|buffer:buffer_conv2\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639981452307 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lenet:inst2\|buffer:buffer_relu1\|mem_rtl_0 " "Inferred RAM node \"lenet:inst2\|buffer:buffer_relu1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639981452324 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lenet:inst2\|buffer:buffer_conv1\|mem_rtl_0 " "Inferred RAM node \"lenet:inst2\|buffer:buffer_conv1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639981452332 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "src_rom:inst1\|mem_rtl_0 " "Inferred RAM node \"src_rom:inst1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639981452340 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lenet:inst2\|buffer:buffer_relu_fc2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lenet:inst2\|buffer:buffer_relu_fc2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 33 " "Parameter NUMWORDS_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 33 " "Parameter NUMWORDS_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lenet:inst2\|buffer:buffer_relu_fc1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lenet:inst2\|buffer:buffer_relu_fc1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65 " "Parameter NUMWORDS_A set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 21 " "Parameter WIDTH_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65 " "Parameter NUMWORDS_B set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lenet:inst2\|buffer:buffer_relu2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lenet:inst2\|buffer:buffer_relu2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 304 " "Parameter WIDTH_A set to 304" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 304 " "Parameter WIDTH_B set to 304" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lenet:inst2\|buffer:buffer_conv2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lenet:inst2\|buffer:buffer_conv2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 320 " "Parameter WIDTH_A set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65 " "Parameter NUMWORDS_A set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 320 " "Parameter WIDTH_B set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65 " "Parameter NUMWORDS_B set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lenet:inst2\|buffer:buffer_relu1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lenet:inst2\|buffer:buffer_relu1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 102 " "Parameter WIDTH_A set to 102" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 145 " "Parameter NUMWORDS_A set to 145" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 102 " "Parameter WIDTH_B set to 102" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 145 " "Parameter NUMWORDS_B set to 145" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lenet:inst2\|buffer:buffer_conv1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lenet:inst2\|buffer:buffer_conv1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 108 " "Parameter WIDTH_A set to 108" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 577 " "Parameter NUMWORDS_A set to 577" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 108 " "Parameter WIDTH_B set to 108" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 577 " "Parameter NUMWORDS_B set to 577" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "src_rom:inst1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"src_rom:inst1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 785 " "Parameter NUMWORDS_A set to 785" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 785 " "Parameter NUMWORDS_B set to 785" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|bias_d_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|bias_d_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 34 " "Parameter WIDTH set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639981853208 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853208 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639981853208 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "120 " "Inferred 120 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv1\|acc:out_num\[5\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv1\|acc:out_num\[5\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv1\|acc:out_num\[4\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv1\|acc:out_num\[4\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv1\|acc:out_num\[3\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv1\|acc:out_num\[3\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv1\|acc:out_num\[2\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv1\|acc:out_num\[2\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv1\|acc:out_num\[1\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv1\|acc:out_num\[1\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv1\|acc:out_num\[0\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv1\|acc:out_num\[0\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult15\"" {  } { { "mac.sv" "Mult15" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult14\"" {  } { { "mac.sv" "Mult14" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult13\"" {  } { { "mac.sv" "Mult13" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult12\"" {  } { { "mac.sv" "Mult12" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult11\"" {  } { { "mac.sv" "Mult11" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult10\"" {  } { { "mac.sv" "Mult10" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult9\"" {  } { { "mac.sv" "Mult9" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult8\"" {  } { { "mac.sv" "Mult8" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult7\"" {  } { { "mac.sv" "Mult7" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult6\"" {  } { { "mac.sv" "Mult6" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639981853258 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639981853258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|buffer:buffer_relu_fc2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst2\|buffer:buffer_relu_fc2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981853419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|buffer:buffer_relu_fc2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lenet:inst2\|buffer:buffer_relu_fc2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 33 " "Parameter \"NUMWORDS_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 33 " "Parameter \"NUMWORDS_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853419 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981853419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_isg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_isg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_isg1 " "Found entity 1: altsyncram_isg1" {  } { { "db/altsyncram_isg1.tdf" "" { Text "C:/fff/db/altsyncram_isg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981853550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981853550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|buffer:buffer_relu_fc1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst2\|buffer:buffer_relu_fc1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981853575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|buffer:buffer_relu_fc1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lenet:inst2\|buffer:buffer_relu_fc1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 21 " "Parameter \"WIDTH_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65 " "Parameter \"NUMWORDS_A\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 21 " "Parameter \"WIDTH_B\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65 " "Parameter \"NUMWORDS_B\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853575 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981853575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsg1 " "Found entity 1: altsyncram_qsg1" {  } { { "db/altsyncram_qsg1.tdf" "" { Text "C:/fff/db/altsyncram_qsg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981853707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981853707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|buffer:buffer_relu2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst2\|buffer:buffer_relu2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981853739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|buffer:buffer_relu2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lenet:inst2\|buffer:buffer_relu2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 304 " "Parameter \"WIDTH_A\" = \"304\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 17 " "Parameter \"NUMWORDS_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 304 " "Parameter \"WIDTH_B\" = \"304\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 17 " "Parameter \"NUMWORDS_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981853740 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981853740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ovg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ovg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ovg1 " "Found entity 1: altsyncram_ovg1" {  } { { "db/altsyncram_ovg1.tdf" "" { Text "C:/fff/db/altsyncram_ovg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981854009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981854009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|buffer:buffer_conv2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst2\|buffer:buffer_conv2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981854033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|buffer:buffer_conv2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lenet:inst2\|buffer:buffer_conv2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 320 " "Parameter \"WIDTH_A\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65 " "Parameter \"NUMWORDS_A\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 320 " "Parameter \"WIDTH_B\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65 " "Parameter \"NUMWORDS_B\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854034 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981854034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uvg1 " "Found entity 1: altsyncram_uvg1" {  } { { "db/altsyncram_uvg1.tdf" "" { Text "C:/fff/db/altsyncram_uvg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981854276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981854276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|buffer:buffer_relu1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst2\|buffer:buffer_relu1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981854308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|buffer:buffer_relu1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lenet:inst2\|buffer:buffer_relu1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 102 " "Parameter \"WIDTH_A\" = \"102\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 145 " "Parameter \"NUMWORDS_A\" = \"145\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 102 " "Parameter \"WIDTH_B\" = \"102\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 145 " "Parameter \"NUMWORDS_B\" = \"145\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854308 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981854308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q2h1 " "Found entity 1: altsyncram_q2h1" {  } { { "db/altsyncram_q2h1.tdf" "" { Text "C:/fff/db/altsyncram_q2h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981854468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981854468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|buffer:buffer_conv1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst2\|buffer:buffer_conv1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981854500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|buffer:buffer_conv1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lenet:inst2\|buffer:buffer_conv1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 108 " "Parameter \"WIDTH_A\" = \"108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 577 " "Parameter \"NUMWORDS_A\" = \"577\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 108 " "Parameter \"WIDTH_B\" = \"108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 577 " "Parameter \"NUMWORDS_B\" = \"577\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854500 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981854500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6h1 " "Found entity 1: altsyncram_a6h1" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "C:/fff/db/altsyncram_a6h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981854625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981854625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "src_rom:inst1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"src_rom:inst1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981854641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "src_rom:inst1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"src_rom:inst1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 785 " "Parameter \"NUMWORDS_A\" = \"785\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 785 " "Parameter \"NUMWORDS_B\" = \"785\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854641 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981854641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a0h1 " "Found entity 1: altsyncram_a0h1" {  } { { "db/altsyncram_a0h1.tdf" "" { Text "C:/fff/db/altsyncram_a0h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981854700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981854700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|altshift_taps:bias_d_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|altshift_taps:bias_d_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981854958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|altshift_taps:bias_d_rtl_0 " "Instantiated megafunction \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|altshift_taps:bias_d_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 34 " "Parameter \"WIDTH\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981854958 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981854958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_hkm " "Found entity 1: shift_taps_hkm" {  } { { "db/shift_taps_hkm.tdf" "" { Text "C:/fff/db/shift_taps_hkm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981855060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981855060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22b1 " "Found entity 1: altsyncram_22b1" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/fff/db/altsyncram_22b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981855133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981855133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7pf " "Found entity 1: cntr_7pf" {  } { { "db/cntr_7pf.tdf" "" { Text "C:/fff/db/cntr_7pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981855249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981855249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8h " "Found entity 1: cntr_u8h" {  } { { "db/cntr_u8h.tdf" "" { Text "C:/fff/db/cntr_u8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981855366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981855366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|conv:conv1\|acc:out_num\[5\].acc\|mac:mac\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lenet:inst2\|conv:conv1\|acc:out_num\[5\].acc\|mac:mac\|lpm_mult:Mult0\"" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981855433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|conv:conv1\|acc:out_num\[5\].acc\|mac:mac\|lpm_mult:Mult0 " "Instantiated megafunction \"lenet:inst2\|conv:conv1\|acc:out_num\[5\].acc\|mac:mac\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855433 ""}  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981855433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p4t " "Found entity 1: mult_p4t" {  } { { "db/mult_p4t.tdf" "" { Text "C:/fff/db/mult_p4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981855549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981855549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|conv:conv1\|acc:out_num\[4\].acc\|mac:mac\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lenet:inst2\|conv:conv1\|acc:out_num\[4\].acc\|mac:mac\|lpm_mult:Mult0\"" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981855566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|conv:conv1\|acc:out_num\[4\].acc\|mac:mac\|lpm_mult:Mult0 " "Instantiated megafunction \"lenet:inst2\|conv:conv1\|acc:out_num\[4\].acc\|mac:mac\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855566 ""}  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981855566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_n4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_n4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_n4t " "Found entity 1: mult_n4t" {  } { { "db/mult_n4t.tdf" "" { Text "C:/fff/db/mult_n4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981855688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981855688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lenet:inst2\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0\"" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981855741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0 " "Instantiated megafunction \"lenet:inst2\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855741 ""}  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981855741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "C:/fff/db/mult_56t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981855857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981855857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lenet:inst2\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0\"" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981855866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0 " "Instantiated megafunction \"lenet:inst2\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855874 ""}  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981855874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_96t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_96t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_96t " "Found entity 1: mult_96t" {  } { { "db/mult_96t.tdf" "" { Text "C:/fff/db/mult_96t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981855982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981855982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult5\"" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981855999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult5 " "Instantiated megafunction \"lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981855999 ""}  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981855999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a6t " "Found entity 1: mult_a6t" {  } { { "db/mult_a6t.tdf" "" { Text "C:/fff/db/mult_a6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981856115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981856115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult4\"" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981856133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult4 " "Instantiated megafunction \"lenet:inst2\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856133 ""}  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981856133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "C:/fff/db/mult_86t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981856249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981856249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lenet:inst2\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|lpm_mult:Mult4\"" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981856299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|lpm_mult:Mult4 " "Instantiated megafunction \"lenet:inst2\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856313 ""}  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981856313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_66t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_66t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_66t " "Found entity 1: mult_66t" {  } { { "db/mult_66t.tdf" "" { Text "C:/fff/db/mult_66t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981856428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981856428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lenet:inst2\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|lpm_mult:Mult4\"" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981856569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|lpm_mult:Mult4 " "Instantiated megafunction \"lenet:inst2\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856569 ""}  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981856569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/fff/db/mult_46t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981856683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981856683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lenet:inst2\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|lpm_mult:Mult5\"" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981856812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|lpm_mult:Mult5 " "Instantiated megafunction \"lenet:inst2\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981856812 ""}  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981856812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_b6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_b6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_b6t " "Found entity 1: mult_b6t" {  } { { "db/mult_b6t.tdf" "" { Text "C:/fff/db/mult_b6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981856949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981856949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lenet:inst2\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|lpm_mult:Mult5\"" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981857091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|lpm_mult:Mult5 " "Instantiated megafunction \"lenet:inst2\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857091 ""}  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981857091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "C:/fff/db/mult_c6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981857199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981857199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult15\"" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981857798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult15 " "Instantiated megafunction \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857798 ""}  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981857798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "C:/fff/db/mult_76t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981857919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981857919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult14\"" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981857940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult14 " "Instantiated megafunction \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981857940 ""}  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981857940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_26t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_26t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_26t " "Found entity 1: mult_26t" {  } { { "db/mult_26t.tdf" "" { Text "C:/fff/db/mult_26t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981858048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981858048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult12\"" {  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981858082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult12 " "Instantiated megafunction \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981858082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981858082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981858082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981858082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981858082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981858082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981858082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981858082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639981858082 ""}  } { { "mac.sv" "" { Text "C:/fff/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639981858082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_06t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_06t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_06t " "Found entity 1: mult_06t" {  } { { "db/mult_06t.tdf" "" { Text "C:/fff/db/mult_06t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981858198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981858198 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "764 " "Ignored 764 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "764 " "Ignored 764 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1639981861646 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1639981861646 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "text_lcd.v" "" { Text "C:/fff/text_lcd.v" 18 -1 0 } } { "lenet.v" "" { Text "C:/fff/lenet.v" 10 -1 0 } } { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 15 -1 0 } } { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 19 -1 0 } } { "iterator_conv.sv" "" { Text "C:/fff/iterator_conv.sv" 14 -1 0 } } { "lenet.v" "" { Text "C:/fff/lenet.v" 887 -1 0 } } { "lenet.v" "" { Text "C:/fff/lenet.v" 719 -1 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/fff/db/shift_taps_hkm.tdf" 39 2 0 } } { "lenet.v" "" { Text "C:/fff/lenet.v" 549 -1 0 } } { "iterator_pooling.sv" "" { Text "C:/fff/iterator_pooling.sv" 17 -1 0 } } { "iterator_pooling.sv" "" { Text "C:/fff/iterator_pooling.sv" 14 -1 0 } } { "iterator_pooling.sv" "" { Text "C:/fff/iterator_pooling.sv" 15 -1 0 } } { "lenet.v" "" { Text "C:/fff/lenet.v" 413 -1 0 } } { "lenet.v" "" { Text "C:/fff/lenet.v" 256 -1 0 } } { "lenet.v" "" { Text "C:/fff/lenet.v" 122 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1639981862030 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1639981862030 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "fff.bdf" "" { Schematic "C:/fff/fff.bdf" { { 296 1376 1552 312 "lcd_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639982082799 "|fff|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_data\[8\] GND " "Pin \"q_data\[8\]\" is stuck at GND" {  } { { "fff.bdf" "" { Schematic "C:/fff/fff.bdf" { { 584 736 912 600 "q_data\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639982082799 "|fff|q_data[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639982082799 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639982087688 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst2\|iterator_conv:iterator_fc3\|Add8~0 " "Logic cell \"lenet:inst2\|iterator_conv:iterator_fc3\|Add8~0\"" {  } { { "iterator_conv.sv" "Add8~0" { Text "C:/fff/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639983090994 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst2\|iterator_conv:iterator_fc3\|Add8~2 " "Logic cell \"lenet:inst2\|iterator_conv:iterator_fc3\|Add8~2\"" {  } { { "iterator_conv.sv" "Add8~2" { Text "C:/fff/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639983090994 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst2\|iterator_conv:iterator_fc3\|Add8~4 " "Logic cell \"lenet:inst2\|iterator_conv:iterator_fc3\|Add8~4\"" {  } { { "iterator_conv.sv" "Add8~4" { Text "C:/fff/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639983090994 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst2\|iterator_conv:iterator_fc3\|Add8~6 " "Logic cell \"lenet:inst2\|iterator_conv:iterator_fc3\|Add8~6\"" {  } { { "iterator_conv.sv" "Add8~6" { Text "C:/fff/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639983090994 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst2\|iterator_conv:iterator_fc3\|Add8~8 " "Logic cell \"lenet:inst2\|iterator_conv:iterator_fc3\|Add8~8\"" {  } { { "iterator_conv.sv" "Add8~8" { Text "C:/fff/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639983090994 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst2\|iterator_conv:iterator_fc2\|Add8~0 " "Logic cell \"lenet:inst2\|iterator_conv:iterator_fc2\|Add8~0\"" {  } { { "iterator_conv.sv" "Add8~0" { Text "C:/fff/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639983090994 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst2\|iterator_conv:iterator_fc2\|Add8~2 " "Logic cell \"lenet:inst2\|iterator_conv:iterator_fc2\|Add8~2\"" {  } { { "iterator_conv.sv" "Add8~2" { Text "C:/fff/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639983090994 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst2\|iterator_conv:iterator_fc2\|Add8~4 " "Logic cell \"lenet:inst2\|iterator_conv:iterator_fc2\|Add8~4\"" {  } { { "iterator_conv.sv" "Add8~4" { Text "C:/fff/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639983090994 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst2\|iterator_conv:iterator_fc2\|Add8~6 " "Logic cell \"lenet:inst2\|iterator_conv:iterator_fc2\|Add8~6\"" {  } { { "iterator_conv.sv" "Add8~6" { Text "C:/fff/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639983090994 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst2\|iterator_conv:iterator_fc2\|Add8~8 " "Logic cell \"lenet:inst2\|iterator_conv:iterator_fc2\|Add8~8\"" {  } { { "iterator_conv.sv" "Add8~8" { Text "C:/fff/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639983090994 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1639983090994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639983099376 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639983099376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59067 " "Implemented 59067 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639983107807 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639983107807 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57826 " "Implemented 57826 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639983107807 ""} { "Info" "ICUT_CUT_TM_RAMS" "920 " "Implemented 920 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639983107807 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "276 " "Implemented 276 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1639983107807 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639983107807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 151 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5178 " "Peak virtual memory: 5178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639983108183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 20 15:51:48 2021 " "Processing ended: Mon Dec 20 15:51:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639983108183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:28:31 " "Elapsed time: 00:28:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639983108183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:28:31 " "Total CPU time (on all processors): 00:28:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639983108183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639983108183 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1639983110231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639983110231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 20 15:51:49 2021 " "Processing started: Mon Dec 20 15:51:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639983110231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639983110231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fff -c fff " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fff -c fff" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639983110231 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1639983110290 ""}
{ "Info" "0" "" "Project  = fff" {  } {  } 0 0 "Project  = fff" 0 0 "Fitter" 0 0 1639983110306 ""}
{ "Info" "0" "" "Revision = fff" {  } {  } 0 0 "Revision = fff" 0 0 "Fitter" 0 0 1639983110306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639983110860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639983110860 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fff EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"fff\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639983111179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639983111227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639983111227 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639983111871 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1639983111887 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639983112392 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639983112392 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639983112392 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639983112392 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639983112392 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639983112392 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639983112392 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639983112392 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639983112392 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639983112392 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/fff/" { { 0 { 0 ""} 0 102923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639983112465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/fff/" { { 0 { 0 ""} 0 102925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639983112465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/fff/" { { 0 { 0 ""} 0 102927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639983112465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/fff/" { { 0 { 0 ""} 0 102929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639983112465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/fff/" { { 0 { 0 ""} 0 102931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639983112465 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639983112465 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639983112480 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1639983121061 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 45 " "No exact pin location assignment(s) for 7 pins of 45 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1639983126123 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fff.sdc " "Synopsys Design Constraints File file not found: 'fff.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639983141875 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639983141875 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1639983143991 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1639983143991 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1639983144024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "text_lcd:inst3\|clk_1k  " "Automatically promoted node text_lcd:inst3\|clk_1k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639983157872 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:inst3\|clk_1k~0 " "Destination node text_lcd:inst3\|clk_1k~0" {  } { { "text_lcd.v" "" { Text "C:/fff/text_lcd.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fff/" { { 0 { 0 ""} 0 33503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639983157872 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_en~output " "Destination node lcd_en~output" {  } { { "fff.bdf" "" { Schematic "C:/fff/fff.bdf" { { 264 1376 1552 280 "lcd_en" "" } } } } { "temporary_test_loc" "" { Generic "C:/fff/" { { 0 { 0 ""} 0 102876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639983157872 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639983157872 ""}  } { { "text_lcd.v" "" { Text "C:/fff/text_lcd.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fff/" { { 0 { 0 ""} 0 11789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639983157872 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639983157872 ""}  } { { "fff.bdf" "" { Schematic "C:/fff/fff.bdf" { { 456 320 488 472 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/fff/" { { 0 { 0 ""} 0 102916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639983157872 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639983171542 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639983171670 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639983171670 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639983171849 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639983172088 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639983172311 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639983183478 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4277 Embedded multiplier block " "Packed 4277 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1639983183573 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "3429 Embedded multiplier output " "Packed 3429 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1639983183573 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1871 " "Created 1871 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1639983183573 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639983183573 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 2.5V 0 7 0 " "Number of I/O pins in group: 7 (unused VREF, 2.5V VCCIO, 0 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1639983184367 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1639983184367 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1639983184367 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 16 40 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639983184383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639983184383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639983184383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 8 63 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639983184383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639983184383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 55 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639983184383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 14 58 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639983184383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639983184383 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1639983184383 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1639983184383 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:33 " "Fitter preparation operations ending: elapsed time is 00:01:33" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639983205000 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1639983205167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639983222545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:45 " "Fitter placement preparation operations ending: elapsed time is 00:00:45" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639983267202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639983268248 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639983790760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:08:44 " "Fitter placement operations ending: elapsed time is 00:08:44" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639983790760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639983813870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/fff/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1639984045391 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639984045391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1639984464537 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639984464537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:10:38 " "Fitter routing operations ending: elapsed time is 00:10:38" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639984464560 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 108.48 " "Total time spent on timing analysis during the Fitter is 108.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1639984468492 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639984469345 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639984481570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639984481633 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639984493608 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:45 " "Fitter post-fit operations ending: elapsed time is 00:00:45" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639984513327 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/fff/output_files/fff.fit.smsg " "Generated suppressed messages file C:/fff/output_files/fff.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639984544987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6618 " "Peak virtual memory: 6618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639984566868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 20 16:16:06 2021 " "Processing ended: Mon Dec 20 16:16:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639984566868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:24:17 " "Elapsed time: 00:24:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639984566868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:44:54 " "Total CPU time (on all processors): 00:44:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639984566868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639984566868 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1639984569213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639984569213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 20 16:16:09 2021 " "Processing started: Mon Dec 20 16:16:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639984569213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1639984569213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fff -c fff " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fff -c fff" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1639984569213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1639984570589 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1639984575285 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1639984575470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639984576168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 20 16:16:16 2021 " "Processing ended: Mon Dec 20 16:16:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639984576168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639984576168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639984576168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1639984576168 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1639984577562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1639984578467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639984578470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 20 16:16:17 2021 " "Processing started: Mon Dec 20 16:16:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639984578470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1639984578470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fff -c fff " "Command: quartus_sta fff -c fff" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1639984578470 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1639984578633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1639984579740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1639984579740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639984579820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639984579820 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fff.sdc " "Synopsys Design Constraints File file not found: 'fff.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1639984583722 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1639984583722 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name text_lcd:inst3\|clk_1k text_lcd:inst3\|clk_1k " "create_clock -period 1.000 -name text_lcd:inst3\|clk_1k text_lcd:inst3\|clk_1k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639984583923 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639984583923 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639984583923 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1639984584500 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639984584501 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1639984584508 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639984584563 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639984589215 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639984589215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.254 " "Worst-case setup slack is -10.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984589222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984589222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.254          -57593.480 clk  " "  -10.254          -57593.480 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984589222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.709             -40.580 text_lcd:inst3\|clk_1k  " "   -2.709             -40.580 text_lcd:inst3\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984589222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639984589222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984589636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984589636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 text_lcd:inst3\|clk_1k  " "    0.173               0.000 text_lcd:inst3\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984589636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 clk  " "    0.259               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984589636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639984589636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.983 " "Worst-case recovery slack is -0.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984589763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984589763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.983             -33.422 clk  " "   -0.983             -33.422 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984589763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639984589763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.411 " "Worst-case removal slack is 1.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984589900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984589900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.411               0.000 clk  " "    1.411               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984589900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639984589900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984589941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984589941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -30289.600 clk  " "   -3.000          -30289.600 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984589941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -23.130 text_lcd:inst3\|clk_1k  " "   -1.285             -23.130 text_lcd:inst3\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984589941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639984589941 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1737 synchronizer chains. " "Report Metastability: Found 1737 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639984592344 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639984592344 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639984592377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639984592912 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639984605643 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639984612445 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639984613594 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639984613594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.337 " "Worst-case setup slack is -9.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984613602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984613602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.337          -50556.052 clk  " "   -9.337          -50556.052 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984613602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.408             -35.499 text_lcd:inst3\|clk_1k  " "   -2.408             -35.499 text_lcd:inst3\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984613602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639984613602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.251 " "Worst-case hold slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984614036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984614036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 text_lcd:inst3\|clk_1k  " "    0.251               0.000 text_lcd:inst3\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984614036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 clk  " "    0.264               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984614036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639984614036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.810 " "Worst-case recovery slack is -0.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984614153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984614153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.810             -27.540 clk  " "   -0.810             -27.540 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984614153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639984614153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.282 " "Worst-case removal slack is 1.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984614261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984614261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.282               0.000 clk  " "    1.282               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984614261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639984614261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984614312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984614312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -30270.329 clk  " "   -3.000          -30270.329 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984614312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -23.130 text_lcd:inst3\|clk_1k  " "   -1.285             -23.130 text_lcd:inst3\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984614312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639984614312 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1737 synchronizer chains. " "Report Metastability: Found 1737 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639984616602 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639984616602 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639984616626 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639984620482 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639984620875 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639984620875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.848 " "Worst-case setup slack is -4.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984620891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984620891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.848          -20220.506 clk  " "   -4.848          -20220.506 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984620891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.741              -9.886 text_lcd:inst3\|clk_1k  " "   -0.741              -9.886 text_lcd:inst3\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984620891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639984620891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.081 " "Worst-case hold slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984621320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984621320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 clk  " "    0.081               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984621320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 text_lcd:inst3\|clk_1k  " "    0.159               0.000 text_lcd:inst3\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984621320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639984621320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.025 " "Worst-case recovery slack is 0.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984621428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984621428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 clk  " "    0.025               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984621428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639984621428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.677 " "Worst-case removal slack is 0.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984621538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984621538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.677               0.000 clk  " "    0.677               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984621538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639984621538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984621583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984621583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -19120.863 clk  " "   -3.000          -19120.863 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984621583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -18.000 text_lcd:inst3\|clk_1k  " "   -1.000             -18.000 text_lcd:inst3\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639984621583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639984621583 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1737 synchronizer chains. " "Report Metastability: Found 1737 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639984623374 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639984623374 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639984625166 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639984625556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5539 " "Peak virtual memory: 5539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639984626756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 20 16:17:06 2021 " "Processing ended: Mon Dec 20 16:17:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639984626756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639984626756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639984626756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639984626756 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 162 s " "Quartus Prime Full Compilation was successful. 0 errors, 162 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639984628489 ""}
