 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:37:50 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX2_LVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX2_LVT)        0.12       0.12 r
  U503/Y (INVX1_LVT)                       0.06       0.19 f
  U914/Y (XNOR2X1_LVT)                     0.10       0.29 r
  U745/Y (OR2X1_HVT)                       0.08       0.37 r
  U735/Y (INVX0_RVT)                       0.03       0.40 f
  U1038/Y (OA21X1_RVT)                     0.07       0.47 f
  U690/Y (INVX0_RVT)                       0.03       0.49 r
  U676/Y (NAND2X0_RVT)                     0.03       0.52 f
  U996/Y (NAND2X0_LVT)                     0.04       0.56 r
  U659/Y (INVX0_LVT)                       0.02       0.58 f
  U536/Y (OA21X1_LVT)                      0.07       0.66 f
  U1019/Y (OA21X1_LVT)                     0.06       0.72 f
  U787/Y (OAI21X2_LVT)                     0.09       0.80 r
  U1181/Y (AO21X1_RVT)                     0.08       0.88 r
  U477/Y (XNOR2X1_RVT)                     0.11       0.99 r
  U514/Y (NAND2X0_RVT)                     0.03       1.02 f
  U1034/Y (NAND2X0_RVT)                    0.04       1.07 r
  Delay3_out1_reg[52]/D (DFFX1_HVT)        0.00       1.07 r
  data arrival time                                   1.07

  clock clk (rise edge)                    1.15       1.15
  clock network delay (ideal)              0.00       1.15
  Delay3_out1_reg[52]/CLK (DFFX1_HVT)      0.00       1.15 r
  library setup time                      -0.09       1.07
  data required time                                  1.07
  -----------------------------------------------------------
  data required time                                  1.07
  data arrival time                                  -1.07
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
