\hypertarget{stm32f4xx__hal__pwr_8h}{}\doxysection{C\+:/\+Users/dayton.flores/\+One\+Drive/\+Documents/\+School/\+CU/\+ECEN 5803/\+Project 1/\+Module 4/\+Code4/mbed/\+TARGET\+\_\+\+NUCLEO\+\_\+\+F401\+RE/stm32f4xx\+\_\+hal\+\_\+pwr.h File Reference}
\label{stm32f4xx__hal__pwr_8h}\index{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_pwr.h@{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_pwr.h}}


Header file of PWR HAL module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h\char`\"{}}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{PWR\+\_\+\+PVDType\+Def}}
\begin{DoxyCompactList}\small\item\em PWR PVD configuration structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries PWR\+\_\+\+OFFSET}~(\mbox{\hyperlink{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}} -\/ \mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}})
\item 
\#define {\bfseries CR\+\_\+\+OFFSET}~(PWR\+\_\+\+OFFSET + 0x00)
\item 
\#define {\bfseries DBP\+\_\+\+Bit\+Number}~0x08
\item 
\#define {\bfseries CR\+\_\+\+DBP\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (CR\+\_\+\+OFFSET $\ast$ 32) + (DBP\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries PVDE\+\_\+\+Bit\+Number}~0x04
\item 
\#define {\bfseries CR\+\_\+\+PVDE\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (CR\+\_\+\+OFFSET $\ast$ 32) + (PVDE\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries FPDS\+\_\+\+Bit\+Number}~0x09
\item 
\#define {\bfseries CR\+\_\+\+FPDS\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (CR\+\_\+\+OFFSET $\ast$ 32) + (FPDS\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries PMODE\+\_\+\+Bit\+Number}~0x0E
\item 
\#define {\bfseries CR\+\_\+\+PMODE\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (CR\+\_\+\+OFFSET $\ast$ 32) + (PMODE\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries CSR\+\_\+\+OFFSET}~(PWR\+\_\+\+OFFSET + 0x04)
\item 
\#define {\bfseries EWUP\+\_\+\+Bit\+Number}~0x08
\item 
\#define {\bfseries CSR\+\_\+\+EWUP\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (CSR\+\_\+\+OFFSET $\ast$ 32) + (EWUP\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries BRE\+\_\+\+Bit\+Number}~0x09
\item 
\#define {\bfseries CSR\+\_\+\+BRE\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (CSR\+\_\+\+OFFSET $\ast$ 32) + (BRE\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries PWR\+\_\+\+WAKEUP\+\_\+\+PIN1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580}{PWR\+\_\+\+CSR\+\_\+\+EWUP}}
\item 
\#define {\bfseries IS\+\_\+\+PWR\+\_\+\+WAKEUP\+\_\+\+PIN}(PIN)~((PIN) == PWR\+\_\+\+WAKEUP\+\_\+\+PIN1)
\item 
\#define {\bfseries PWR\+\_\+\+PVDLEVEL\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0}}
\item 
\#define {\bfseries PWR\+\_\+\+PVDLEVEL\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1}}
\item 
\#define {\bfseries PWR\+\_\+\+PVDLEVEL\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2}}
\item 
\#define {\bfseries PWR\+\_\+\+PVDLEVEL\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3}}
\item 
\#define {\bfseries PWR\+\_\+\+PVDLEVEL\+\_\+4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4}}
\item 
\#define {\bfseries PWR\+\_\+\+PVDLEVEL\+\_\+5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5}}
\item 
\#define {\bfseries PWR\+\_\+\+PVDLEVEL\+\_\+6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6}}
\item 
\#define {\bfseries PWR\+\_\+\+PVDLEVEL\+\_\+7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV7}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_gabac4485a57abc97aad91eaa0b65ae927}{IS\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+LEVEL}}(LEVEL)
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga1092f618f6edca6f56e410e926455774}{PWR\+\_\+\+MODE\+\_\+\+EVT}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_gac7ab4dbca1cfe28383f89d0356b25da7}{PWR\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RISING}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga9057a67887ea202b2db8da7064008fab}{PWR\+\_\+\+MODE\+\_\+\+IT\+\_\+\+FALLING}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga97e8abb320b4be192e23c520e74d01a9}{PWR\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RISING\+\_\+\+FALLING}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga8edfbbba20e58a9281408c23dc6ff7ef}{IS\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+MODE}}(MODE)
\item 
\#define {\bfseries PWR\+\_\+\+MAINREGULATOR\+\_\+\+ON}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries PWR\+\_\+\+LOWPOWERREGULATOR\+\_\+\+ON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\+\_\+\+CR\+\_\+\+LPDS}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___regulator__state__in___s_t_o_p__mode_ga03c105070272141c0bab5f2b74469072}{IS\+\_\+\+PWR\+\_\+\+REGULATOR}}(REGULATOR)
\item 
\#define {\bfseries PWR\+\_\+\+SLEEPENTRY\+\_\+\+WFI}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries PWR\+\_\+\+SLEEPENTRY\+\_\+\+WFE}~((uint8\+\_\+t)0x02)
\item 
\#define {\bfseries IS\+\_\+\+PWR\+\_\+\+SLEEP\+\_\+\+ENTRY}(ENTRY)~(((ENTRY) == PWR\+\_\+\+SLEEPENTRY\+\_\+\+WFI) $\vert$$\vert$ ((ENTRY) == PWR\+\_\+\+SLEEPENTRY\+\_\+\+WFE))
\item 
\#define {\bfseries PWR\+\_\+\+STOPENTRY\+\_\+\+WFI}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries PWR\+\_\+\+STOPENTRY\+\_\+\+WFE}~((uint8\+\_\+t)0x02)
\item 
\#define {\bfseries IS\+\_\+\+PWR\+\_\+\+STOP\+\_\+\+ENTRY}(ENTRY)~(((ENTRY) == PWR\+\_\+\+STOPENTRY\+\_\+\+WFI) $\vert$$\vert$ ((ENTRY) == PWR\+\_\+\+STOPENTRY\+\_\+\+WFE))
\item 
\#define {\bfseries PWR\+\_\+\+REGULATOR\+\_\+\+VOLTAGE\+\_\+\+SCALE1}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define {\bfseries PWR\+\_\+\+REGULATOR\+\_\+\+VOLTAGE\+\_\+\+SCALE2}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries PWR\+\_\+\+REGULATOR\+\_\+\+VOLTAGE\+\_\+\+SCALE3}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___p_w_r___regulator___voltage___scale_gab7f9039ed34cc5af3d57606c726e66a2}{IS\+\_\+\+PWR\+\_\+\+REGULATOR\+\_\+\+VOLTAGE}}(VOLTAGE)
\item 
\#define {\bfseries PWR\+\_\+\+FLAG\+\_\+\+WU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{PWR\+\_\+\+CSR\+\_\+\+WUF}}
\item 
\#define {\bfseries PWR\+\_\+\+FLAG\+\_\+\+SB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{PWR\+\_\+\+CSR\+\_\+\+SBF}}
\item 
\#define {\bfseries PWR\+\_\+\+FLAG\+\_\+\+PVDO}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{PWR\+\_\+\+CSR\+\_\+\+PVDO}}
\item 
\#define {\bfseries PWR\+\_\+\+FLAG\+\_\+\+BRR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}{PWR\+\_\+\+CSR\+\_\+\+BRR}}
\item 
\#define {\bfseries PWR\+\_\+\+FLAG\+\_\+\+VOSRDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{PWR\+\_\+\+CSR\+\_\+\+VOSRDY}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ga1ee778f7ff494723bd0ef04ec44b0f77}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+VOLTAGESCALING\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+REGULATOR\+\_\+\+\_\+)~(MODIFY\+\_\+\+REG(PWR-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{PWR\+\_\+\+CR\+\_\+\+VOS}}, (\+\_\+\+\_\+\+REGULATOR\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em macros configure the main internal regulator output voltage. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ga2977135bbea35b786805eea640d1c884}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((PWR-\/$>$CSR \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check PWR flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ga96f24bf4b16c9f944cd829100bf746e5}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(PWR-\/$>$CR $\vert$=  (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) $<$$<$ 2)
\begin{DoxyCompactList}\small\item\em Clear the PWR\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ga88e67c74a89b512fe8540e3096e18bec}{\+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+)~(EXTI-\/$>$IMR $\vert$= (\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the PVD Exti Line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_gacc1fd67c8a6dced45635c741c09604e5}{\+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+)~(EXTI-\/$>$IMR \&= $\sim$(\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the PVD EXTI Line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_gac17acaab21b918123a212a3e303b76c6}{\+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+)~(EXTI-\/$>$PR \& (\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em checks whether the specified PVD Exti interrupt flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ga24e6477217088646f495fde495f2cc90}{\+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+)~(EXTI-\/$>$PR = (\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the PVD Exti flag. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+De\+Init} (void)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enable\+Bk\+Up\+Access} (void)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Disable\+Bk\+Up\+Access} (void)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+PVDConfig} (\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{PWR\+\_\+\+PVDType\+Def}} $\ast$s\+Config\+PVD)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enable\+PVD} (void)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Disable\+PVD} (void)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enable\+Wake\+Up\+Pin} (uint32\+\_\+t Wake\+Up\+Pinx)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Disable\+Wake\+Up\+Pin} (uint32\+\_\+t Wake\+Up\+Pinx)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enter\+STOPMode} (uint32\+\_\+t Regulator, uint8\+\_\+t STOPEntry)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enter\+SLEEPMode} (uint32\+\_\+t Regulator, uint8\+\_\+t SLEEPEntry)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enter\+STANDBYMode} (void)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+IRQHandler} (void)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+PVDCallback} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of PWR HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+1.\+0\+RC2 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
14-\/May-\/2014
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT(c) 2014 STMicroelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \char`\"{}\+AS IS\char`\"{} AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 