   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f30x_adc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.adc_deinit,"ax",%progbits
  16              		.align	1
  17              		.global	adc_deinit
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	adc_deinit:
  25              	.LFB116:
  26              		.file 1 "../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c"
   1:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
   2:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \file    gd32f30x_adc.c
   3:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief   ADC driver
   4:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
   5:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****    \version 2024-12-20, V3.0.1, firmware for GD32F30x
   6:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
   7:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
   8:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*
   9:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     Copyright (c) 2024, GigaDevice Semiconductor Inc.
  10:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
  11:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** are permitted provided that the following conditions are met:
  13:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
  14:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****        list of conditions and the following disclaimer.
  16:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****        this list of conditions and the following disclaimer in the documentation 
  18:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****        and/or other materials provided with the distribution.
  19:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****        may be used to endorse or promote products derived from this software without 
  21:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****        specific prior written permission.
  22:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
  23:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  30:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** OF SUCH DAMAGE.
  33:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
  34:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
  35:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** #include "gd32f30x_adc.h"
  36:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
  37:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
  38:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      reset ADC 
  39:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
  40:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
  41:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
  42:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
  43:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
  44:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_deinit(uint32_t adc_periph)
  45:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
  27              		.loc 1 45 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 82B0     		sub	sp, sp, #8
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 7860     		str	r0, [r7, #4]
  46:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     switch(adc_periph){
  40              		.loc 1 46 5
  41 0008 7B68     		ldr	r3, [r7, #4]
  42 000a 184A     		ldr	r2, .L8
  43 000c 9342     		cmp	r3, r2
  44 000e 1ED0     		beq	.L2
  45 0010 7B68     		ldr	r3, [r7, #4]
  46 0012 164A     		ldr	r2, .L8
  47 0014 9342     		cmp	r3, r2
  48 0016 23D8     		bhi	.L7
  49 0018 7B68     		ldr	r3, [r7, #4]
  50 001a 154A     		ldr	r2, .L8+4
  51 001c 9342     		cmp	r3, r2
  52 001e 04D0     		beq	.L4
  53 0020 7B68     		ldr	r3, [r7, #4]
  54 0022 144A     		ldr	r2, .L8+8
  55 0024 9342     		cmp	r3, r2
  56 0026 09D0     		beq	.L5
  47:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC0:
  48:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_enable(RCU_ADC0RST);
  49:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_disable(RCU_ADC0RST);
  50:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
  51:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC1:
  52:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_enable(RCU_ADC1RST);
  53:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_disable(RCU_ADC1RST);
  54:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
  55:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))    
  56:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC2:
  57:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_enable(RCU_ADC2RST);
  58:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_disable(RCU_ADC2RST);
  59:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
  60:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** #endif    
  61:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
  62:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;      
  57              		.loc 1 62 9
  58 0028 1AE0     		b	.L7
  59              	.L4:
  48:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_disable(RCU_ADC0RST);
  60              		.loc 1 48 9
  61 002a 40F20930 		movw	r0, #777
  62 002e FFF7FEFF 		bl	rcu_periph_reset_enable
  49:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
  63              		.loc 1 49 9
  64 0032 40F20930 		movw	r0, #777
  65 0036 FFF7FEFF 		bl	rcu_periph_reset_disable
  50:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC1:
  66              		.loc 1 50 9
  67 003a 12E0     		b	.L6
  68              	.L5:
  52:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_disable(RCU_ADC1RST);
  69              		.loc 1 52 9
  70 003c 40F20A30 		movw	r0, #778
  71 0040 FFF7FEFF 		bl	rcu_periph_reset_enable
  53:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
  72              		.loc 1 53 9
  73 0044 40F20A30 		movw	r0, #778
  74 0048 FFF7FEFF 		bl	rcu_periph_reset_disable
  54:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))    
  75              		.loc 1 54 9
  76 004c 09E0     		b	.L6
  77              	.L2:
  57:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_disable(RCU_ADC2RST);
  78              		.loc 1 57 9
  79 004e 40F20F30 		movw	r0, #783
  80 0052 FFF7FEFF 		bl	rcu_periph_reset_enable
  58:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
  81              		.loc 1 58 9
  82 0056 40F20F30 		movw	r0, #783
  83 005a FFF7FEFF 		bl	rcu_periph_reset_disable
  59:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** #endif    
  84              		.loc 1 59 9
  85 005e 00E0     		b	.L6
  86              	.L7:
  87              		.loc 1 62 9
  88 0060 00BF     		nop
  89              	.L6:
  63:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
  64:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
  90              		.loc 1 64 1
  91 0062 00BF     		nop
  92 0064 0837     		adds	r7, r7, #8
  93              		.cfi_def_cfa_offset 8
  94 0066 BD46     		mov	sp, r7
  95              		.cfi_def_cfa_register 13
  96              		@ sp needed
  97 0068 80BD     		pop	{r7, pc}
  98              	.L9:
  99 006a 00BF     		.align	2
 100              	.L8:
 101 006c 003C0140 		.word	1073822720
 102 0070 00240140 		.word	1073816576
 103 0074 00280140 		.word	1073817600
 104              		.cfi_endproc
 105              	.LFE116:
 107              		.section	.text.adc_enable,"ax",%progbits
 108              		.align	1
 109              		.global	adc_enable
 110              		.syntax unified
 111              		.thumb
 112              		.thumb_func
 113              		.fpu softvfp
 115              	adc_enable:
 116              	.LFB117:
  65:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
  66:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
  67:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      enable ADC interface
  68:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
  69:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
  70:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
  71:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
  72:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
  73:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_enable(uint32_t adc_periph)
  74:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 117              		.loc 1 74 1
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 8
 120              		@ frame_needed = 1, uses_anonymous_args = 0
 121              		@ link register save eliminated.
 122 0000 80B4     		push	{r7}
 123              		.cfi_def_cfa_offset 4
 124              		.cfi_offset 7, -4
 125 0002 83B0     		sub	sp, sp, #12
 126              		.cfi_def_cfa_offset 16
 127 0004 00AF     		add	r7, sp, #0
 128              		.cfi_def_cfa_register 7
 129 0006 7860     		str	r0, [r7, #4]
  75:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(RESET == (ADC_CTL1(adc_periph) & ADC_CTL1_ADCON)){
 130              		.loc 1 75 18
 131 0008 7B68     		ldr	r3, [r7, #4]
 132 000a 0833     		adds	r3, r3, #8
 133 000c 1B68     		ldr	r3, [r3]
 134              		.loc 1 75 39
 135 000e 03F00103 		and	r3, r3, #1
 136              		.loc 1 75 7
 137 0012 002B     		cmp	r3, #0
 138 0014 07D1     		bne	.L12
  76:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)ADC_CTL1_ADCON;
 139              		.loc 1 76 30
 140 0016 7B68     		ldr	r3, [r7, #4]
 141 0018 0833     		adds	r3, r3, #8
 142 001a 1B68     		ldr	r3, [r3]
 143 001c 7A68     		ldr	r2, [r7, #4]
 144 001e 0832     		adds	r2, r2, #8
 145 0020 43F00103 		orr	r3, r3, #1
 146 0024 1360     		str	r3, [r2]
 147              	.L12:
  77:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }       
  78:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 148              		.loc 1 78 1
 149 0026 00BF     		nop
 150 0028 0C37     		adds	r7, r7, #12
 151              		.cfi_def_cfa_offset 4
 152 002a BD46     		mov	sp, r7
 153              		.cfi_def_cfa_register 13
 154              		@ sp needed
 155 002c 80BC     		pop	{r7}
 156              		.cfi_restore 7
 157              		.cfi_def_cfa_offset 0
 158 002e 7047     		bx	lr
 159              		.cfi_endproc
 160              	.LFE117:
 162              		.section	.text.adc_disable,"ax",%progbits
 163              		.align	1
 164              		.global	adc_disable
 165              		.syntax unified
 166              		.thumb
 167              		.thumb_func
 168              		.fpu softvfp
 170              	adc_disable:
 171              	.LFB118:
  79:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
  80:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
  81:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      disable ADC interface
  82:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
  83:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
  84:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
  85:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
  86:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
  87:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_disable(uint32_t adc_periph)
  88:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 172              		.loc 1 88 1
 173              		.cfi_startproc
 174              		@ args = 0, pretend = 0, frame = 8
 175              		@ frame_needed = 1, uses_anonymous_args = 0
 176              		@ link register save eliminated.
 177 0000 80B4     		push	{r7}
 178              		.cfi_def_cfa_offset 4
 179              		.cfi_offset 7, -4
 180 0002 83B0     		sub	sp, sp, #12
 181              		.cfi_def_cfa_offset 16
 182 0004 00AF     		add	r7, sp, #0
 183              		.cfi_def_cfa_register 7
 184 0006 7860     		str	r0, [r7, #4]
  89:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ADCON);
 185              		.loc 1 89 26
 186 0008 7B68     		ldr	r3, [r7, #4]
 187 000a 0833     		adds	r3, r3, #8
 188 000c 1B68     		ldr	r3, [r3]
 189 000e 7A68     		ldr	r2, [r7, #4]
 190 0010 0832     		adds	r2, r2, #8
 191 0012 23F00103 		bic	r3, r3, #1
 192 0016 1360     		str	r3, [r2]
  90:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 193              		.loc 1 90 1
 194 0018 00BF     		nop
 195 001a 0C37     		adds	r7, r7, #12
 196              		.cfi_def_cfa_offset 4
 197 001c BD46     		mov	sp, r7
 198              		.cfi_def_cfa_register 13
 199              		@ sp needed
 200 001e 80BC     		pop	{r7}
 201              		.cfi_restore 7
 202              		.cfi_def_cfa_offset 0
 203 0020 7047     		bx	lr
 204              		.cfi_endproc
 205              	.LFE118:
 207              		.section	.text.adc_calibration_enable,"ax",%progbits
 208              		.align	1
 209              		.global	adc_calibration_enable
 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 213              		.fpu softvfp
 215              	adc_calibration_enable:
 216              	.LFB119:
  91:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
  92:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
  93:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      ADC calibration and reset calibration
  94:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
  95:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
  96:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
  97:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
  98:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
  99:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_calibration_enable(uint32_t adc_periph)
 100:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 217              		.loc 1 100 1
 218              		.cfi_startproc
 219              		@ args = 0, pretend = 0, frame = 8
 220              		@ frame_needed = 1, uses_anonymous_args = 0
 221              		@ link register save eliminated.
 222 0000 80B4     		push	{r7}
 223              		.cfi_def_cfa_offset 4
 224              		.cfi_offset 7, -4
 225 0002 83B0     		sub	sp, sp, #12
 226              		.cfi_def_cfa_offset 16
 227 0004 00AF     		add	r7, sp, #0
 228              		.cfi_def_cfa_register 7
 229 0006 7860     		str	r0, [r7, #4]
 101:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* reset the selected ADC calibration registers */
 102:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL1(adc_periph) |= (uint32_t) ADC_CTL1_RSTCLB;
 230              		.loc 1 102 26
 231 0008 7B68     		ldr	r3, [r7, #4]
 232 000a 0833     		adds	r3, r3, #8
 233 000c 1B68     		ldr	r3, [r3]
 234 000e 7A68     		ldr	r2, [r7, #4]
 235 0010 0832     		adds	r2, r2, #8
 236 0012 43F00803 		orr	r3, r3, #8
 237 0016 1360     		str	r3, [r2]
 103:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* check the RSTCLB bit state */
 104:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     while((ADC_CTL1(adc_periph) & ADC_CTL1_RSTCLB)){
 238              		.loc 1 104 10
 239 0018 00BF     		nop
 240              	.L15:
 241              		.loc 1 104 12 discriminator 1
 242 001a 7B68     		ldr	r3, [r7, #4]
 243 001c 0833     		adds	r3, r3, #8
 244 001e 1B68     		ldr	r3, [r3]
 245              		.loc 1 104 33 discriminator 1
 246 0020 03F00803 		and	r3, r3, #8
 247              		.loc 1 104 10 discriminator 1
 248 0024 002B     		cmp	r3, #0
 249 0026 F8D1     		bne	.L15
 105:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 106:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* enable ADC calibration process */
 107:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL1(adc_periph) |= ADC_CTL1_CLB;
 250              		.loc 1 107 26
 251 0028 7B68     		ldr	r3, [r7, #4]
 252 002a 0833     		adds	r3, r3, #8
 253 002c 1B68     		ldr	r3, [r3]
 254 002e 7A68     		ldr	r2, [r7, #4]
 255 0030 0832     		adds	r2, r2, #8
 256 0032 43F00403 		orr	r3, r3, #4
 257 0036 1360     		str	r3, [r2]
 108:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* check the CLB bit state */
 109:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     while((ADC_CTL1(adc_periph) & ADC_CTL1_CLB)){
 258              		.loc 1 109 10
 259 0038 00BF     		nop
 260              	.L16:
 261              		.loc 1 109 12 discriminator 1
 262 003a 7B68     		ldr	r3, [r7, #4]
 263 003c 0833     		adds	r3, r3, #8
 264 003e 1B68     		ldr	r3, [r3]
 265              		.loc 1 109 33 discriminator 1
 266 0040 03F00403 		and	r3, r3, #4
 267              		.loc 1 109 10 discriminator 1
 268 0044 002B     		cmp	r3, #0
 269 0046 F8D1     		bne	.L16
 110:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 111:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 270              		.loc 1 111 1
 271 0048 00BF     		nop
 272 004a 00BF     		nop
 273 004c 0C37     		adds	r7, r7, #12
 274              		.cfi_def_cfa_offset 4
 275 004e BD46     		mov	sp, r7
 276              		.cfi_def_cfa_register 13
 277              		@ sp needed
 278 0050 80BC     		pop	{r7}
 279              		.cfi_restore 7
 280              		.cfi_def_cfa_offset 0
 281 0052 7047     		bx	lr
 282              		.cfi_endproc
 283              	.LFE119:
 285              		.section	.text.adc_dma_mode_enable,"ax",%progbits
 286              		.align	1
 287              		.global	adc_dma_mode_enable
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 291              		.fpu softvfp
 293              	adc_dma_mode_enable:
 294              	.LFB120:
 112:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 113:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 114:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      enable DMA request 
 115:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 116:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 117:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 118:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 119:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 120:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_dma_mode_enable(uint32_t adc_periph)
 121:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 295              		.loc 1 121 1
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 8
 298              		@ frame_needed = 1, uses_anonymous_args = 0
 299              		@ link register save eliminated.
 300 0000 80B4     		push	{r7}
 301              		.cfi_def_cfa_offset 4
 302              		.cfi_offset 7, -4
 303 0002 83B0     		sub	sp, sp, #12
 304              		.cfi_def_cfa_offset 16
 305 0004 00AF     		add	r7, sp, #0
 306              		.cfi_def_cfa_register 7
 307 0006 7860     		str	r0, [r7, #4]
 122:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL1(adc_periph) |= (uint32_t)(ADC_CTL1_DMA);
 308              		.loc 1 122 26
 309 0008 7B68     		ldr	r3, [r7, #4]
 310 000a 0833     		adds	r3, r3, #8
 311 000c 1B68     		ldr	r3, [r3]
 312 000e 7A68     		ldr	r2, [r7, #4]
 313 0010 0832     		adds	r2, r2, #8
 314 0012 43F48073 		orr	r3, r3, #256
 315 0016 1360     		str	r3, [r2]
 123:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 316              		.loc 1 123 1
 317 0018 00BF     		nop
 318 001a 0C37     		adds	r7, r7, #12
 319              		.cfi_def_cfa_offset 4
 320 001c BD46     		mov	sp, r7
 321              		.cfi_def_cfa_register 13
 322              		@ sp needed
 323 001e 80BC     		pop	{r7}
 324              		.cfi_restore 7
 325              		.cfi_def_cfa_offset 0
 326 0020 7047     		bx	lr
 327              		.cfi_endproc
 328              	.LFE120:
 330              		.section	.text.adc_dma_mode_disable,"ax",%progbits
 331              		.align	1
 332              		.global	adc_dma_mode_disable
 333              		.syntax unified
 334              		.thumb
 335              		.thumb_func
 336              		.fpu softvfp
 338              	adc_dma_mode_disable:
 339              	.LFB121:
 124:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 125:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 126:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      disable DMA request 
 127:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 128:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 129:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 130:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 131:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 132:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_dma_mode_disable(uint32_t adc_periph)
 133:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 340              		.loc 1 133 1
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 8
 343              		@ frame_needed = 1, uses_anonymous_args = 0
 344              		@ link register save eliminated.
 345 0000 80B4     		push	{r7}
 346              		.cfi_def_cfa_offset 4
 347              		.cfi_offset 7, -4
 348 0002 83B0     		sub	sp, sp, #12
 349              		.cfi_def_cfa_offset 16
 350 0004 00AF     		add	r7, sp, #0
 351              		.cfi_def_cfa_register 7
 352 0006 7860     		str	r0, [r7, #4]
 134:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_DMA);
 353              		.loc 1 134 26
 354 0008 7B68     		ldr	r3, [r7, #4]
 355 000a 0833     		adds	r3, r3, #8
 356 000c 1B68     		ldr	r3, [r3]
 357 000e 7A68     		ldr	r2, [r7, #4]
 358 0010 0832     		adds	r2, r2, #8
 359 0012 23F48073 		bic	r3, r3, #256
 360 0016 1360     		str	r3, [r2]
 135:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 361              		.loc 1 135 1
 362 0018 00BF     		nop
 363 001a 0C37     		adds	r7, r7, #12
 364              		.cfi_def_cfa_offset 4
 365 001c BD46     		mov	sp, r7
 366              		.cfi_def_cfa_register 13
 367              		@ sp needed
 368 001e 80BC     		pop	{r7}
 369              		.cfi_restore 7
 370              		.cfi_def_cfa_offset 0
 371 0020 7047     		bx	lr
 372              		.cfi_endproc
 373              	.LFE121:
 375              		.section	.text.adc_tempsensor_vrefint_enable,"ax",%progbits
 376              		.align	1
 377              		.global	adc_tempsensor_vrefint_enable
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 381              		.fpu softvfp
 383              	adc_tempsensor_vrefint_enable:
 384              	.LFB122:
 136:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 137:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 138:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      enable the temperature sensor and Vrefint channel
 139:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  none
 140:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 141:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 142:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 143:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_tempsensor_vrefint_enable(void)
 144:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 385              		.loc 1 144 1
 386              		.cfi_startproc
 387              		@ args = 0, pretend = 0, frame = 0
 388              		@ frame_needed = 1, uses_anonymous_args = 0
 389              		@ link register save eliminated.
 390 0000 80B4     		push	{r7}
 391              		.cfi_def_cfa_offset 4
 392              		.cfi_offset 7, -4
 393 0002 00AF     		add	r7, sp, #0
 394              		.cfi_def_cfa_register 7
 145:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* enable the temperature sensor and Vrefint channel */
 146:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL1(ADC0) |= ADC_CTL1_TSVREN;
 395              		.loc 1 146 20
 396 0004 044B     		ldr	r3, .L20
 397 0006 1B68     		ldr	r3, [r3]
 398 0008 034A     		ldr	r2, .L20
 399 000a 43F40003 		orr	r3, r3, #8388608
 400 000e 1360     		str	r3, [r2]
 147:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 401              		.loc 1 147 1
 402 0010 00BF     		nop
 403 0012 BD46     		mov	sp, r7
 404              		.cfi_def_cfa_register 13
 405              		@ sp needed
 406 0014 80BC     		pop	{r7}
 407              		.cfi_restore 7
 408              		.cfi_def_cfa_offset 0
 409 0016 7047     		bx	lr
 410              	.L21:
 411              		.align	2
 412              	.L20:
 413 0018 08240140 		.word	1073816584
 414              		.cfi_endproc
 415              	.LFE122:
 417              		.section	.text.adc_tempsensor_vrefint_disable,"ax",%progbits
 418              		.align	1
 419              		.global	adc_tempsensor_vrefint_disable
 420              		.syntax unified
 421              		.thumb
 422              		.thumb_func
 423              		.fpu softvfp
 425              	adc_tempsensor_vrefint_disable:
 426              	.LFB123:
 148:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 149:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 150:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      disable the temperature sensor and Vrefint channel
 151:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  none
 152:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 153:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 154:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 155:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_tempsensor_vrefint_disable(void)
 156:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 427              		.loc 1 156 1
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 0
 430              		@ frame_needed = 1, uses_anonymous_args = 0
 431              		@ link register save eliminated.
 432 0000 80B4     		push	{r7}
 433              		.cfi_def_cfa_offset 4
 434              		.cfi_offset 7, -4
 435 0002 00AF     		add	r7, sp, #0
 436              		.cfi_def_cfa_register 7
 157:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* disable the temperature sensor and Vrefint channel */
 158:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL1(ADC0) &= ~ADC_CTL1_TSVREN;
 437              		.loc 1 158 20
 438 0004 044B     		ldr	r3, .L23
 439 0006 1B68     		ldr	r3, [r3]
 440 0008 034A     		ldr	r2, .L23
 441 000a 23F40003 		bic	r3, r3, #8388608
 442 000e 1360     		str	r3, [r2]
 159:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 443              		.loc 1 159 1
 444 0010 00BF     		nop
 445 0012 BD46     		mov	sp, r7
 446              		.cfi_def_cfa_register 13
 447              		@ sp needed
 448 0014 80BC     		pop	{r7}
 449              		.cfi_restore 7
 450              		.cfi_def_cfa_offset 0
 451 0016 7047     		bx	lr
 452              	.L24:
 453              		.align	2
 454              	.L23:
 455 0018 08240140 		.word	1073816584
 456              		.cfi_endproc
 457              	.LFE123:
 459              		.section	.text.adc_resolution_config,"ax",%progbits
 460              		.align	1
 461              		.global	adc_resolution_config
 462              		.syntax unified
 463              		.thumb
 464              		.thumb_func
 465              		.fpu softvfp
 467              	adc_resolution_config:
 468              	.LFB124:
 160:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 161:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 162:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC resolution 
 163:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 164:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 165:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  resolution: ADC resolution
 166:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 167:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_RESOLUTION_12B: 12-bit ADC resolution
 168:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_RESOLUTION_10B: 10-bit ADC resolution
 169:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_RESOLUTION_8B: 8-bit ADC resolution
 170:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_RESOLUTION_6B: 6-bit ADC resolution
 171:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 172:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 173:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 174:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_resolution_config(uint32_t adc_periph , uint32_t resolution)
 175:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 469              		.loc 1 175 1
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 8
 472              		@ frame_needed = 1, uses_anonymous_args = 0
 473              		@ link register save eliminated.
 474 0000 80B4     		push	{r7}
 475              		.cfi_def_cfa_offset 4
 476              		.cfi_offset 7, -4
 477 0002 83B0     		sub	sp, sp, #12
 478              		.cfi_def_cfa_offset 16
 479 0004 00AF     		add	r7, sp, #0
 480              		.cfi_def_cfa_register 7
 481 0006 7860     		str	r0, [r7, #4]
 482 0008 3960     		str	r1, [r7]
 176:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)ADC_OVSAMPCTL_DRES);
 483              		.loc 1 176 31
 484 000a 7B68     		ldr	r3, [r7, #4]
 485 000c 8033     		adds	r3, r3, #128
 486 000e 1B68     		ldr	r3, [r3]
 487 0010 7A68     		ldr	r2, [r7, #4]
 488 0012 8032     		adds	r2, r2, #128
 489 0014 23F44053 		bic	r3, r3, #12288
 490 0018 1360     		str	r3, [r2]
 177:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_OVSAMPCTL(adc_periph) |= (uint32_t)resolution;
 491              		.loc 1 177 31
 492 001a 7B68     		ldr	r3, [r7, #4]
 493 001c 8033     		adds	r3, r3, #128
 494 001e 1A68     		ldr	r2, [r3]
 495 0020 7B68     		ldr	r3, [r7, #4]
 496 0022 8033     		adds	r3, r3, #128
 497 0024 1946     		mov	r1, r3
 498 0026 3B68     		ldr	r3, [r7]
 499 0028 1343     		orrs	r3, r3, r2
 500 002a 0B60     		str	r3, [r1]
 178:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 501              		.loc 1 178 1
 502 002c 00BF     		nop
 503 002e 0C37     		adds	r7, r7, #12
 504              		.cfi_def_cfa_offset 4
 505 0030 BD46     		mov	sp, r7
 506              		.cfi_def_cfa_register 13
 507              		@ sp needed
 508 0032 80BC     		pop	{r7}
 509              		.cfi_restore 7
 510              		.cfi_def_cfa_offset 0
 511 0034 7047     		bx	lr
 512              		.cfi_endproc
 513              	.LFE124:
 515              		.section	.text.adc_discontinuous_mode_config,"ax",%progbits
 516              		.align	1
 517              		.global	adc_discontinuous_mode_config
 518              		.syntax unified
 519              		.thumb
 520              		.thumb_func
 521              		.fpu softvfp
 523              	adc_discontinuous_mode_config:
 524              	.LFB125:
 179:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 180:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 181:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC discontinuous mode 
 182:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 183:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 184:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 185:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 186:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 187:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 188:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_CHANNEL_DISCON_DISABLE: disable discontinuous mode of regular & inserted chan
 189:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  length: number of conversions in discontinuous mode,the number can be 1..8
 190:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                         for regular channel ,the number has no effect for inserted channel
 191:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 192:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 193:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 194:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_discontinuous_mode_config(uint32_t adc_periph, uint8_t adc_channel_group, uint8_t length)
 195:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 525              		.loc 1 195 1
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 8
 528              		@ frame_needed = 1, uses_anonymous_args = 0
 529              		@ link register save eliminated.
 530 0000 80B4     		push	{r7}
 531              		.cfi_def_cfa_offset 4
 532              		.cfi_offset 7, -4
 533 0002 83B0     		sub	sp, sp, #12
 534              		.cfi_def_cfa_offset 16
 535 0004 00AF     		add	r7, sp, #0
 536              		.cfi_def_cfa_register 7
 537 0006 7860     		str	r0, [r7, #4]
 538 0008 0B46     		mov	r3, r1
 539 000a FB70     		strb	r3, [r7, #3]
 540 000c 1346     		mov	r3, r2
 541 000e BB70     		strb	r3, [r7, #2]
 196:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)( ADC_CTL0_DISRC | ADC_CTL0_DISIC ));
 542              		.loc 1 196 26
 543 0010 7B68     		ldr	r3, [r7, #4]
 544 0012 0433     		adds	r3, r3, #4
 545 0014 1B68     		ldr	r3, [r3]
 546 0016 7A68     		ldr	r2, [r7, #4]
 547 0018 0432     		adds	r2, r2, #4
 548 001a 23F4C053 		bic	r3, r3, #6144
 549 001e 1360     		str	r3, [r2]
 197:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     switch(adc_channel_group){
 550              		.loc 1 197 5
 551 0020 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 552 0022 012B     		cmp	r3, #1
 553 0024 02D0     		beq	.L27
 554 0026 022B     		cmp	r3, #2
 555 0028 1CD0     		beq	.L28
 198:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_REGULAR_CHANNEL:
 199:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         /* config the number of conversions in discontinuous mode  */
 200:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_DISNUM);
 201:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= CTL0_DISNUM(((uint32_t)length - 1U));
 202:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 203:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)ADC_CTL0_DISRC;
 204:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 205:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL:
 206:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)ADC_CTL0_DISIC;
 207:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 208:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_CHANNEL_DISCON_DISABLE:
 209:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
 210:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 556              		.loc 1 210 9
 557 002a 24E0     		b	.L30
 558              	.L27:
 200:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= CTL0_DISNUM(((uint32_t)length - 1U));
 559              		.loc 1 200 30
 560 002c 7B68     		ldr	r3, [r7, #4]
 561 002e 0433     		adds	r3, r3, #4
 562 0030 1B68     		ldr	r3, [r3]
 563 0032 7A68     		ldr	r2, [r7, #4]
 564 0034 0432     		adds	r2, r2, #4
 565 0036 23F46043 		bic	r3, r3, #57344
 566 003a 1360     		str	r3, [r2]
 201:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 567              		.loc 1 201 30
 568 003c 7B68     		ldr	r3, [r7, #4]
 569 003e 0433     		adds	r3, r3, #4
 570 0040 1A68     		ldr	r2, [r3]
 201:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 571              		.loc 1 201 33
 572 0042 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 573 0044 013B     		subs	r3, r3, #1
 574 0046 5B03     		lsls	r3, r3, #13
 575 0048 9BB2     		uxth	r3, r3
 201:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 576              		.loc 1 201 30
 577 004a 7968     		ldr	r1, [r7, #4]
 578 004c 0431     		adds	r1, r1, #4
 579 004e 1343     		orrs	r3, r3, r2
 580 0050 0B60     		str	r3, [r1]
 203:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 581              		.loc 1 203 30
 582 0052 7B68     		ldr	r3, [r7, #4]
 583 0054 0433     		adds	r3, r3, #4
 584 0056 1B68     		ldr	r3, [r3]
 585 0058 7A68     		ldr	r2, [r7, #4]
 586 005a 0432     		adds	r2, r2, #4
 587 005c 43F40063 		orr	r3, r3, #2048
 588 0060 1360     		str	r3, [r2]
 204:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL:
 589              		.loc 1 204 9
 590 0062 08E0     		b	.L30
 591              	.L28:
 206:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 592              		.loc 1 206 30
 593 0064 7B68     		ldr	r3, [r7, #4]
 594 0066 0433     		adds	r3, r3, #4
 595 0068 1B68     		ldr	r3, [r3]
 596 006a 7A68     		ldr	r2, [r7, #4]
 597 006c 0432     		adds	r2, r2, #4
 598 006e 43F48053 		orr	r3, r3, #4096
 599 0072 1360     		str	r3, [r2]
 207:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_CHANNEL_DISCON_DISABLE:
 600              		.loc 1 207 9
 601 0074 00BF     		nop
 602              	.L30:
 211:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 212:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 603              		.loc 1 212 1
 604 0076 00BF     		nop
 605 0078 0C37     		adds	r7, r7, #12
 606              		.cfi_def_cfa_offset 4
 607 007a BD46     		mov	sp, r7
 608              		.cfi_def_cfa_register 13
 609              		@ sp needed
 610 007c 80BC     		pop	{r7}
 611              		.cfi_restore 7
 612              		.cfi_def_cfa_offset 0
 613 007e 7047     		bx	lr
 614              		.cfi_endproc
 615              	.LFE125:
 617              		.section	.text.adc_mode_config,"ax",%progbits
 618              		.align	1
 619              		.global	adc_mode_config
 620              		.syntax unified
 621              		.thumb
 622              		.thumb_func
 623              		.fpu softvfp
 625              	adc_mode_config:
 626              	.LFB126:
 213:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 214:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 215:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure the ADC sync mode
 216:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  mode: ADC mode
 217:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 218:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_MODE_FREE: all the ADCs work independently
 219:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DAUL_REGULAL_PARALLEL_INSERTED_PARALLEL: ADC0 and ADC1 work in combined regul
 220:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DAUL_REGULAL_PARALLEL_INSERTED_ROTATION: ADC0 and ADC1 work in combined regul
 221:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DAUL_INSERTED_PARALLEL_REGULAL_FOLLOWUP_FAST: ADC0 and ADC1 work in combined 
 222:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DAUL_INSERTED_PARALLEL_REGULAL_FOLLOWUP_SLOW: ADC0 and ADC1 work in combined 
 223:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DAUL_INSERTED_PARALLEL: ADC0 and ADC1 work in inserted parallel mode only
 224:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DAUL_REGULAL_PARALLEL: ADC0 and ADC1 work in regular parallel mode only
 225:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DAUL_REGULAL_FOLLOWUP_FAST: ADC0 and ADC1 work in follow-up fast mode only
 226:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DAUL_REGULAL_FOLLOWUP_SLOW: ADC0 and ADC1 work in follow-up slow mode only
 227:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DAUL_INSERTED_TRRIGGER_ROTATION: ADC0 and ADC1 work in trigger rotation mode 
 228:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 229:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 230:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 231:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_mode_config(uint32_t mode)
 232:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 627              		.loc 1 232 1
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 8
 630              		@ frame_needed = 1, uses_anonymous_args = 0
 631              		@ link register save eliminated.
 632 0000 80B4     		push	{r7}
 633              		.cfi_def_cfa_offset 4
 634              		.cfi_offset 7, -4
 635 0002 83B0     		sub	sp, sp, #12
 636              		.cfi_def_cfa_offset 16
 637 0004 00AF     		add	r7, sp, #0
 638              		.cfi_def_cfa_register 7
 639 0006 7860     		str	r0, [r7, #4]
 233:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL0(ADC0) &= ~(ADC_CTL0_SYNCM);
 640              		.loc 1 233 20
 641 0008 084B     		ldr	r3, .L32
 642 000a 1B68     		ldr	r3, [r3]
 643 000c 074A     		ldr	r2, .L32
 644 000e 23F47023 		bic	r3, r3, #983040
 645 0012 1360     		str	r3, [r2]
 234:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL0(ADC0) |= mode;
 646              		.loc 1 234 20
 647 0014 054B     		ldr	r3, .L32
 648 0016 1A68     		ldr	r2, [r3]
 649 0018 0449     		ldr	r1, .L32
 650 001a 7B68     		ldr	r3, [r7, #4]
 651 001c 1343     		orrs	r3, r3, r2
 652 001e 0B60     		str	r3, [r1]
 235:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 653              		.loc 1 235 1
 654 0020 00BF     		nop
 655 0022 0C37     		adds	r7, r7, #12
 656              		.cfi_def_cfa_offset 4
 657 0024 BD46     		mov	sp, r7
 658              		.cfi_def_cfa_register 13
 659              		@ sp needed
 660 0026 80BC     		pop	{r7}
 661              		.cfi_restore 7
 662              		.cfi_def_cfa_offset 0
 663 0028 7047     		bx	lr
 664              	.L33:
 665 002a 00BF     		.align	2
 666              	.L32:
 667 002c 04240140 		.word	1073816580
 668              		.cfi_endproc
 669              	.LFE126:
 671              		.section	.text.adc_special_function_config,"ax",%progbits
 672              		.align	1
 673              		.global	adc_special_function_config
 674              		.syntax unified
 675              		.thumb
 676              		.thumb_func
 677              		.fpu softvfp
 679              	adc_special_function_config:
 680              	.LFB127:
 236:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 237:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 238:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      enable or disable ADC special function
 239:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 240:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 241:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  function: the function to config
 242:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 one or more parameters can be selected below
 243:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SCAN_MODE: scan mode select
 244:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_AUTO: inserted channel group convert automatically
 245:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_CONTINUOUS_MODE: continuous mode select
 246:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 247:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 248:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 249:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 250:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_special_function_config(uint32_t adc_periph , uint32_t function , ControlStatus newvalue)
 251:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 681              		.loc 1 251 1
 682              		.cfi_startproc
 683              		@ args = 0, pretend = 0, frame = 16
 684              		@ frame_needed = 1, uses_anonymous_args = 0
 685              		@ link register save eliminated.
 686 0000 80B4     		push	{r7}
 687              		.cfi_def_cfa_offset 4
 688              		.cfi_offset 7, -4
 689 0002 85B0     		sub	sp, sp, #20
 690              		.cfi_def_cfa_offset 24
 691 0004 00AF     		add	r7, sp, #0
 692              		.cfi_def_cfa_register 7
 693 0006 F860     		str	r0, [r7, #12]
 694 0008 B960     		str	r1, [r7, #8]
 695 000a 1346     		mov	r3, r2
 696 000c FB71     		strb	r3, [r7, #7]
 252:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(newvalue){
 697              		.loc 1 252 7
 698 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 699 0010 002B     		cmp	r3, #0
 700 0012 27D0     		beq	.L35
 253:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (function & ADC_SCAN_MODE)){
 701              		.loc 1 253 28
 702 0014 BB68     		ldr	r3, [r7, #8]
 703 0016 03F48073 		and	r3, r3, #256
 704              		.loc 1 253 11
 705 001a 002B     		cmp	r3, #0
 706 001c 07D0     		beq	.L36
 254:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL0(adc_periph) |= ADC_SCAN_MODE;
 707              		.loc 1 254 34
 708 001e FB68     		ldr	r3, [r7, #12]
 709 0020 0433     		adds	r3, r3, #4
 710 0022 1B68     		ldr	r3, [r3]
 711 0024 FA68     		ldr	r2, [r7, #12]
 712 0026 0432     		adds	r2, r2, #4
 713 0028 43F48073 		orr	r3, r3, #256
 714 002c 1360     		str	r3, [r2]
 715              	.L36:
 255:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }
 256:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (function & ADC_INSERTED_CHANNEL_AUTO)){
 716              		.loc 1 256 28
 717 002e BB68     		ldr	r3, [r7, #8]
 718 0030 03F48063 		and	r3, r3, #1024
 719              		.loc 1 256 11
 720 0034 002B     		cmp	r3, #0
 721 0036 07D0     		beq	.L37
 257:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL0(adc_periph) |= ADC_INSERTED_CHANNEL_AUTO;
 722              		.loc 1 257 34
 723 0038 FB68     		ldr	r3, [r7, #12]
 724 003a 0433     		adds	r3, r3, #4
 725 003c 1B68     		ldr	r3, [r3]
 726 003e FA68     		ldr	r2, [r7, #12]
 727 0040 0432     		adds	r2, r2, #4
 728 0042 43F48063 		orr	r3, r3, #1024
 729 0046 1360     		str	r3, [r2]
 730              	.L37:
 258:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         } 
 259:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (function & ADC_CONTINUOUS_MODE)){
 731              		.loc 1 259 28
 732 0048 BB68     		ldr	r3, [r7, #8]
 733 004a 03F00203 		and	r3, r3, #2
 734              		.loc 1 259 11
 735 004e 002B     		cmp	r3, #0
 736 0050 2FD0     		beq	.L41
 260:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL1(adc_periph) |= ADC_CONTINUOUS_MODE;
 737              		.loc 1 260 34
 738 0052 FB68     		ldr	r3, [r7, #12]
 739 0054 0833     		adds	r3, r3, #8
 740 0056 1B68     		ldr	r3, [r3]
 741 0058 FA68     		ldr	r2, [r7, #12]
 742 005a 0832     		adds	r2, r2, #8
 743 005c 43F00203 		orr	r3, r3, #2
 744 0060 1360     		str	r3, [r2]
 261:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }        
 262:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 263:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (function & ADC_SCAN_MODE)){
 264:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL0(adc_periph) &= ~ADC_SCAN_MODE;
 265:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }
 266:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (function & ADC_INSERTED_CHANNEL_AUTO)){
 267:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL0(adc_periph) &= ~ADC_INSERTED_CHANNEL_AUTO;
 268:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         } 
 269:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (function & ADC_CONTINUOUS_MODE)){
 270:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CONTINUOUS_MODE;
 271:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }       
 272:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 273:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 745              		.loc 1 273 1
 746 0062 26E0     		b	.L41
 747              	.L35:
 263:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL0(adc_periph) &= ~ADC_SCAN_MODE;
 748              		.loc 1 263 28
 749 0064 BB68     		ldr	r3, [r7, #8]
 750 0066 03F48073 		and	r3, r3, #256
 263:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL0(adc_periph) &= ~ADC_SCAN_MODE;
 751              		.loc 1 263 11
 752 006a 002B     		cmp	r3, #0
 753 006c 07D0     		beq	.L39
 264:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }
 754              		.loc 1 264 34
 755 006e FB68     		ldr	r3, [r7, #12]
 756 0070 0433     		adds	r3, r3, #4
 757 0072 1B68     		ldr	r3, [r3]
 758 0074 FA68     		ldr	r2, [r7, #12]
 759 0076 0432     		adds	r2, r2, #4
 760 0078 23F48073 		bic	r3, r3, #256
 761 007c 1360     		str	r3, [r2]
 762              	.L39:
 266:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL0(adc_periph) &= ~ADC_INSERTED_CHANNEL_AUTO;
 763              		.loc 1 266 28
 764 007e BB68     		ldr	r3, [r7, #8]
 765 0080 03F48063 		and	r3, r3, #1024
 266:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL0(adc_periph) &= ~ADC_INSERTED_CHANNEL_AUTO;
 766              		.loc 1 266 11
 767 0084 002B     		cmp	r3, #0
 768 0086 07D0     		beq	.L40
 267:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         } 
 769              		.loc 1 267 34
 770 0088 FB68     		ldr	r3, [r7, #12]
 771 008a 0433     		adds	r3, r3, #4
 772 008c 1B68     		ldr	r3, [r3]
 773 008e FA68     		ldr	r2, [r7, #12]
 774 0090 0432     		adds	r2, r2, #4
 775 0092 23F48063 		bic	r3, r3, #1024
 776 0096 1360     		str	r3, [r2]
 777              	.L40:
 269:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CONTINUOUS_MODE;
 778              		.loc 1 269 28
 779 0098 BB68     		ldr	r3, [r7, #8]
 780 009a 03F00203 		and	r3, r3, #2
 269:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CONTINUOUS_MODE;
 781              		.loc 1 269 11
 782 009e 002B     		cmp	r3, #0
 783 00a0 07D0     		beq	.L41
 270:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }       
 784              		.loc 1 270 34
 785 00a2 FB68     		ldr	r3, [r7, #12]
 786 00a4 0833     		adds	r3, r3, #8
 787 00a6 1B68     		ldr	r3, [r3]
 788 00a8 FA68     		ldr	r2, [r7, #12]
 789 00aa 0832     		adds	r2, r2, #8
 790 00ac 23F00203 		bic	r3, r3, #2
 791 00b0 1360     		str	r3, [r2]
 792              	.L41:
 793              		.loc 1 273 1
 794 00b2 00BF     		nop
 795 00b4 1437     		adds	r7, r7, #20
 796              		.cfi_def_cfa_offset 4
 797 00b6 BD46     		mov	sp, r7
 798              		.cfi_def_cfa_register 13
 799              		@ sp needed
 800 00b8 80BC     		pop	{r7}
 801              		.cfi_restore 7
 802              		.cfi_def_cfa_offset 0
 803 00ba 7047     		bx	lr
 804              		.cfi_endproc
 805              	.LFE127:
 807              		.section	.text.adc_data_alignment_config,"ax",%progbits
 808              		.align	1
 809              		.global	adc_data_alignment_config
 810              		.syntax unified
 811              		.thumb
 812              		.thumb_func
 813              		.fpu softvfp
 815              	adc_data_alignment_config:
 816              	.LFB128:
 274:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 275:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 276:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC data alignment 
 277:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 278:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 279:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  data_alignment: data alignment select
 280:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected
 281:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DATAALIGN_RIGHT: LSB alignment
 282:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DATAALIGN_LEFT: MSB alignment
 283:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 284:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 285:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 286:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_data_alignment_config(uint32_t adc_periph , uint32_t data_alignment)
 287:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 817              		.loc 1 287 1
 818              		.cfi_startproc
 819              		@ args = 0, pretend = 0, frame = 8
 820              		@ frame_needed = 1, uses_anonymous_args = 0
 821              		@ link register save eliminated.
 822 0000 80B4     		push	{r7}
 823              		.cfi_def_cfa_offset 4
 824              		.cfi_offset 7, -4
 825 0002 83B0     		sub	sp, sp, #12
 826              		.cfi_def_cfa_offset 16
 827 0004 00AF     		add	r7, sp, #0
 828              		.cfi_def_cfa_register 7
 829 0006 7860     		str	r0, [r7, #4]
 830 0008 3960     		str	r1, [r7]
 288:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(ADC_DATAALIGN_RIGHT != data_alignment){
 831              		.loc 1 288 7
 832 000a 3B68     		ldr	r3, [r7]
 833 000c 002B     		cmp	r3, #0
 834 000e 08D0     		beq	.L43
 289:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) |= ADC_CTL1_DAL;
 835              		.loc 1 289 30
 836 0010 7B68     		ldr	r3, [r7, #4]
 837 0012 0833     		adds	r3, r3, #8
 838 0014 1B68     		ldr	r3, [r3]
 839 0016 7A68     		ldr	r2, [r7, #4]
 840 0018 0832     		adds	r2, r2, #8
 841 001a 43F40063 		orr	r3, r3, #2048
 842 001e 1360     		str	r3, [r2]
 290:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 291:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_DAL);
 292:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 293:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 843              		.loc 1 293 1
 844 0020 07E0     		b	.L45
 845              	.L43:
 291:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 846              		.loc 1 291 30
 847 0022 7B68     		ldr	r3, [r7, #4]
 848 0024 0833     		adds	r3, r3, #8
 849 0026 1B68     		ldr	r3, [r3]
 850 0028 7A68     		ldr	r2, [r7, #4]
 851 002a 0832     		adds	r2, r2, #8
 852 002c 23F40063 		bic	r3, r3, #2048
 853 0030 1360     		str	r3, [r2]
 854              	.L45:
 855              		.loc 1 293 1
 856 0032 00BF     		nop
 857 0034 0C37     		adds	r7, r7, #12
 858              		.cfi_def_cfa_offset 4
 859 0036 BD46     		mov	sp, r7
 860              		.cfi_def_cfa_register 13
 861              		@ sp needed
 862 0038 80BC     		pop	{r7}
 863              		.cfi_restore 7
 864              		.cfi_def_cfa_offset 0
 865 003a 7047     		bx	lr
 866              		.cfi_endproc
 867              	.LFE128:
 869              		.section	.text.adc_channel_length_config,"ax",%progbits
 870              		.align	1
 871              		.global	adc_channel_length_config
 872              		.syntax unified
 873              		.thumb
 874              		.thumb_func
 875              		.fpu softvfp
 877              	adc_channel_length_config:
 878              	.LFB129:
 294:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 295:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 296:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure the length of regular channel group or inserted channel group
 297:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 298:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 299:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 300:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected
 301:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 302:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 303:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  length: the length of the channel
 304:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                         regular channel 1-16
 305:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                         inserted channel 1-4
 306:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 307:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 308:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 309:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_channel_length_config(uint32_t adc_periph, uint8_t adc_channel_group, uint32_t length)
 310:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 879              		.loc 1 310 1
 880              		.cfi_startproc
 881              		@ args = 0, pretend = 0, frame = 16
 882              		@ frame_needed = 1, uses_anonymous_args = 0
 883              		@ link register save eliminated.
 884 0000 80B4     		push	{r7}
 885              		.cfi_def_cfa_offset 4
 886              		.cfi_offset 7, -4
 887 0002 85B0     		sub	sp, sp, #20
 888              		.cfi_def_cfa_offset 24
 889 0004 00AF     		add	r7, sp, #0
 890              		.cfi_def_cfa_register 7
 891 0006 F860     		str	r0, [r7, #12]
 892 0008 0B46     		mov	r3, r1
 893 000a 7A60     		str	r2, [r7, #4]
 894 000c FB72     		strb	r3, [r7, #11]
 311:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     switch(adc_channel_group){
 895              		.loc 1 311 5
 896 000e FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 897 0010 012B     		cmp	r3, #1
 898 0012 02D0     		beq	.L47
 899 0014 022B     		cmp	r3, #2
 900 0016 15D0     		beq	.L48
 312:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_REGULAR_CHANNEL:
 313:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_RSQ0(adc_periph) &= ~((uint32_t)ADC_RSQ0_RL);
 314:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_RSQ0(adc_periph) |= RSQ0_RL((uint32_t)(length-1U));
 315:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 316:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 317:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL:
 318:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_ISQ(adc_periph) &= ~((uint32_t)ADC_ISQ_IL);
 319:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_ISQ(adc_periph) |= ISQ_IL((uint32_t)(length-1U));
 320:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 321:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 322:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
 323:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 901              		.loc 1 323 9
 902 0018 29E0     		b	.L50
 903              	.L47:
 313:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_RSQ0(adc_periph) |= RSQ0_RL((uint32_t)(length-1U));
 904              		.loc 1 313 30
 905 001a FB68     		ldr	r3, [r7, #12]
 906 001c 2C33     		adds	r3, r3, #44
 907 001e 1B68     		ldr	r3, [r3]
 908 0020 FA68     		ldr	r2, [r7, #12]
 909 0022 2C32     		adds	r2, r2, #44
 910 0024 23F47003 		bic	r3, r3, #15728640
 911 0028 1360     		str	r3, [r2]
 314:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 912              		.loc 1 314 30
 913 002a FB68     		ldr	r3, [r7, #12]
 914 002c 2C33     		adds	r3, r3, #44
 915 002e 1A68     		ldr	r2, [r3]
 314:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 916              		.loc 1 314 33
 917 0030 7B68     		ldr	r3, [r7, #4]
 918 0032 013B     		subs	r3, r3, #1
 919 0034 1B05     		lsls	r3, r3, #20
 920 0036 03F47003 		and	r3, r3, #15728640
 314:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 921              		.loc 1 314 30
 922 003a F968     		ldr	r1, [r7, #12]
 923 003c 2C31     		adds	r1, r1, #44
 924 003e 1343     		orrs	r3, r3, r2
 925 0040 0B60     		str	r3, [r1]
 316:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL:
 926              		.loc 1 316 9
 927 0042 14E0     		b	.L50
 928              	.L48:
 318:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_ISQ(adc_periph) |= ISQ_IL((uint32_t)(length-1U));
 929              		.loc 1 318 29
 930 0044 FB68     		ldr	r3, [r7, #12]
 931 0046 3833     		adds	r3, r3, #56
 932 0048 1B68     		ldr	r3, [r3]
 933 004a FA68     		ldr	r2, [r7, #12]
 934 004c 3832     		adds	r2, r2, #56
 935 004e 23F44013 		bic	r3, r3, #3145728
 936 0052 1360     		str	r3, [r2]
 319:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 937              		.loc 1 319 29
 938 0054 FB68     		ldr	r3, [r7, #12]
 939 0056 3833     		adds	r3, r3, #56
 940 0058 1A68     		ldr	r2, [r3]
 319:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 941              		.loc 1 319 32
 942 005a 7B68     		ldr	r3, [r7, #4]
 943 005c 013B     		subs	r3, r3, #1
 944 005e 1B05     		lsls	r3, r3, #20
 945 0060 03F44013 		and	r3, r3, #3145728
 319:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 946              		.loc 1 319 29
 947 0064 F968     		ldr	r1, [r7, #12]
 948 0066 3831     		adds	r1, r1, #56
 949 0068 1343     		orrs	r3, r3, r2
 950 006a 0B60     		str	r3, [r1]
 321:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
 951              		.loc 1 321 9
 952 006c 00BF     		nop
 953              	.L50:
 324:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 325:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 954              		.loc 1 325 1
 955 006e 00BF     		nop
 956 0070 1437     		adds	r7, r7, #20
 957              		.cfi_def_cfa_offset 4
 958 0072 BD46     		mov	sp, r7
 959              		.cfi_def_cfa_register 13
 960              		@ sp needed
 961 0074 80BC     		pop	{r7}
 962              		.cfi_restore 7
 963              		.cfi_def_cfa_offset 0
 964 0076 7047     		bx	lr
 965              		.cfi_endproc
 966              	.LFE129:
 968              		.section	.text.adc_regular_channel_config,"ax",%progbits
 969              		.align	1
 970              		.global	adc_regular_channel_config
 971              		.syntax unified
 972              		.thumb
 973              		.thumb_func
 974              		.fpu softvfp
 976              	adc_regular_channel_config:
 977              	.LFB130:
 326:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 327:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 328:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC regular channel 
 329:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 330:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 331:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  rank: the regular group sequence rank,this parameter must be between 0 to 15
 332:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_channel: the selected ADC channel
 333:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 334:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_CHANNEL_x(x=0..17)(x=16 and x=17 are only for ADC0): ADC Channelx 
 335:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  sample_time: the sample time value
 336:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected
 337:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_1POINT5: 1.5 cycles
 338:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_7POINT5: 7.5 cycles
 339:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_13POINT5: 13.5 cycles
 340:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_28POINT5: 28.5 cycles
 341:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_41POINT5: 41.5 cycles
 342:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_55POINT5: 55.5 cycles
 343:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_71POINT5: 71.5 cycles
 344:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_239POINT5: 239.5 cycles
 345:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 346:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 347:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 348:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_regular_channel_config(uint32_t adc_periph , uint8_t rank , uint8_t adc_channel , uint32_t
 349:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 978              		.loc 1 349 1
 979              		.cfi_startproc
 980              		@ args = 0, pretend = 0, frame = 24
 981              		@ frame_needed = 1, uses_anonymous_args = 0
 982              		@ link register save eliminated.
 983 0000 80B4     		push	{r7}
 984              		.cfi_def_cfa_offset 4
 985              		.cfi_offset 7, -4
 986 0002 87B0     		sub	sp, sp, #28
 987              		.cfi_def_cfa_offset 32
 988 0004 00AF     		add	r7, sp, #0
 989              		.cfi_def_cfa_register 7
 990 0006 F860     		str	r0, [r7, #12]
 991 0008 7B60     		str	r3, [r7, #4]
 992 000a 0B46     		mov	r3, r1
 993 000c FB72     		strb	r3, [r7, #11]
 994 000e 1346     		mov	r3, r2
 995 0010 BB72     		strb	r3, [r7, #10]
 350:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t rsq,sampt;
 351:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 352:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* ADC regular sequence config */
 353:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(rank < 6U){
 996              		.loc 1 353 7
 997 0012 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 998 0014 052B     		cmp	r3, #5
 999 0016 1ED8     		bhi	.L52
 354:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq = ADC_RSQ2(adc_periph);
 1000              		.loc 1 354 15
 1001 0018 FB68     		ldr	r3, [r7, #12]
 1002 001a 3433     		adds	r3, r3, #52
 1003              		.loc 1 354 13
 1004 001c 1B68     		ldr	r3, [r3]
 1005 001e 7B61     		str	r3, [r7, #20]
 355:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq &=  ~((uint32_t)(ADC_RSQX_RSQN << (5U*rank)));
 1006              		.loc 1 355 50
 1007 0020 FA7A     		ldrb	r2, [r7, #11]	@ zero_extendqisi2
 1008 0022 1346     		mov	r3, r2
 1009 0024 9B00     		lsls	r3, r3, #2
 1010 0026 1344     		add	r3, r3, r2
 1011              		.loc 1 355 19
 1012 0028 1F22     		movs	r2, #31
 1013 002a 02FA03F3 		lsl	r3, r2, r3
 1014              		.loc 1 355 17
 1015 002e DB43     		mvns	r3, r3
 1016              		.loc 1 355 13
 1017 0030 7A69     		ldr	r2, [r7, #20]
 1018 0032 1340     		ands	r3, r3, r2
 1019 0034 7B61     		str	r3, [r7, #20]
 356:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq |= ((uint32_t)adc_channel << (5U*rank));
 1020              		.loc 1 356 17
 1021 0036 B97A     		ldrb	r1, [r7, #10]	@ zero_extendqisi2
 1022              		.loc 1 356 45
 1023 0038 FA7A     		ldrb	r2, [r7, #11]	@ zero_extendqisi2
 1024 003a 1346     		mov	r3, r2
 1025 003c 9B00     		lsls	r3, r3, #2
 1026 003e 1344     		add	r3, r3, r2
 1027              		.loc 1 356 39
 1028 0040 01FA03F3 		lsl	r3, r1, r3
 1029              		.loc 1 356 13
 1030 0044 7A69     		ldr	r2, [r7, #20]
 1031 0046 1343     		orrs	r3, r3, r2
 1032 0048 7B61     		str	r3, [r7, #20]
 357:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_RSQ2(adc_periph) = rsq;
 1033              		.loc 1 357 9
 1034 004a FB68     		ldr	r3, [r7, #12]
 1035 004c 3433     		adds	r3, r3, #52
 1036 004e 1A46     		mov	r2, r3
 1037              		.loc 1 357 30
 1038 0050 7B69     		ldr	r3, [r7, #20]
 1039 0052 1360     		str	r3, [r2]
 1040 0054 46E0     		b	.L53
 1041              	.L52:
 358:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else if(rank < 12U){
 1042              		.loc 1 358 13
 1043 0056 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1044 0058 0B2B     		cmp	r3, #11
 1045 005a 20D8     		bhi	.L54
 359:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq = ADC_RSQ1(adc_periph);
 1046              		.loc 1 359 15
 1047 005c FB68     		ldr	r3, [r7, #12]
 1048 005e 3033     		adds	r3, r3, #48
 1049              		.loc 1 359 13
 1050 0060 1B68     		ldr	r3, [r3]
 1051 0062 7B61     		str	r3, [r7, #20]
 360:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (5U*(rank-6U))));
 1052              		.loc 1 360 49
 1053 0064 FA7A     		ldrb	r2, [r7, #11]	@ zero_extendqisi2
 1054 0066 1346     		mov	r3, r2
 1055 0068 9B00     		lsls	r3, r3, #2
 1056 006a 1344     		add	r3, r3, r2
 1057 006c 1E3B     		subs	r3, r3, #30
 1058              		.loc 1 360 18
 1059 006e 1F22     		movs	r2, #31
 1060 0070 02FA03F3 		lsl	r3, r2, r3
 1061              		.loc 1 360 16
 1062 0074 DB43     		mvns	r3, r3
 1063              		.loc 1 360 13
 1064 0076 7A69     		ldr	r2, [r7, #20]
 1065 0078 1340     		ands	r3, r3, r2
 1066 007a 7B61     		str	r3, [r7, #20]
 361:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq |= ((uint32_t)adc_channel << (5U*(rank-6U)));
 1067              		.loc 1 361 17
 1068 007c B97A     		ldrb	r1, [r7, #10]	@ zero_extendqisi2
 1069              		.loc 1 361 45
 1070 007e FA7A     		ldrb	r2, [r7, #11]	@ zero_extendqisi2
 1071 0080 1346     		mov	r3, r2
 1072 0082 9B00     		lsls	r3, r3, #2
 1073 0084 1344     		add	r3, r3, r2
 1074 0086 1E3B     		subs	r3, r3, #30
 1075              		.loc 1 361 39
 1076 0088 01FA03F3 		lsl	r3, r1, r3
 1077              		.loc 1 361 13
 1078 008c 7A69     		ldr	r2, [r7, #20]
 1079 008e 1343     		orrs	r3, r3, r2
 1080 0090 7B61     		str	r3, [r7, #20]
 362:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 1081              		.loc 1 362 9
 1082 0092 FB68     		ldr	r3, [r7, #12]
 1083 0094 3033     		adds	r3, r3, #48
 1084 0096 1A46     		mov	r2, r3
 1085              		.loc 1 362 30
 1086 0098 7B69     		ldr	r3, [r7, #20]
 1087 009a 1360     		str	r3, [r2]
 1088 009c 22E0     		b	.L53
 1089              	.L54:
 363:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else if(rank < 16U){
 1090              		.loc 1 363 13
 1091 009e FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1092 00a0 0F2B     		cmp	r3, #15
 1093 00a2 1FD8     		bhi	.L53
 364:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq = ADC_RSQ0(adc_periph);
 1094              		.loc 1 364 15
 1095 00a4 FB68     		ldr	r3, [r7, #12]
 1096 00a6 2C33     		adds	r3, r3, #44
 1097              		.loc 1 364 13
 1098 00a8 1B68     		ldr	r3, [r3]
 1099 00aa 7B61     		str	r3, [r7, #20]
 365:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (5U*(rank-12U))));
 1100              		.loc 1 365 49
 1101 00ac FA7A     		ldrb	r2, [r7, #11]	@ zero_extendqisi2
 1102 00ae 1346     		mov	r3, r2
 1103 00b0 9B00     		lsls	r3, r3, #2
 1104 00b2 1344     		add	r3, r3, r2
 1105 00b4 3C3B     		subs	r3, r3, #60
 1106              		.loc 1 365 18
 1107 00b6 1F22     		movs	r2, #31
 1108 00b8 02FA03F3 		lsl	r3, r2, r3
 1109              		.loc 1 365 16
 1110 00bc DB43     		mvns	r3, r3
 1111              		.loc 1 365 13
 1112 00be 7A69     		ldr	r2, [r7, #20]
 1113 00c0 1340     		ands	r3, r3, r2
 1114 00c2 7B61     		str	r3, [r7, #20]
 366:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq |= ((uint32_t)adc_channel << (5U*(rank-12U)));
 1115              		.loc 1 366 17
 1116 00c4 B97A     		ldrb	r1, [r7, #10]	@ zero_extendqisi2
 1117              		.loc 1 366 45
 1118 00c6 FA7A     		ldrb	r2, [r7, #11]	@ zero_extendqisi2
 1119 00c8 1346     		mov	r3, r2
 1120 00ca 9B00     		lsls	r3, r3, #2
 1121 00cc 1344     		add	r3, r3, r2
 1122 00ce 3C3B     		subs	r3, r3, #60
 1123              		.loc 1 366 39
 1124 00d0 01FA03F3 		lsl	r3, r1, r3
 1125              		.loc 1 366 13
 1126 00d4 7A69     		ldr	r2, [r7, #20]
 1127 00d6 1343     		orrs	r3, r3, r2
 1128 00d8 7B61     		str	r3, [r7, #20]
 367:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 1129              		.loc 1 367 9
 1130 00da FB68     		ldr	r3, [r7, #12]
 1131 00dc 2C33     		adds	r3, r3, #44
 1132 00de 1A46     		mov	r2, r3
 1133              		.loc 1 367 30
 1134 00e0 7B69     		ldr	r3, [r7, #20]
 1135 00e2 1360     		str	r3, [r2]
 1136              	.L53:
 368:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 369:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 370:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 371:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* ADC sampling time config */
 372:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(adc_channel < 10U){
 1137              		.loc 1 372 7
 1138 00e4 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1139 00e6 092B     		cmp	r3, #9
 1140 00e8 1ED8     		bhi	.L55
 373:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt = ADC_SAMPT1(adc_periph);
 1141              		.loc 1 373 17
 1142 00ea FB68     		ldr	r3, [r7, #12]
 1143 00ec 1033     		adds	r3, r3, #16
 1144              		.loc 1 373 15
 1145 00ee 1B68     		ldr	r3, [r3]
 1146 00f0 3B61     		str	r3, [r7, #16]
 374:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U*adc_channel)));
 1147              		.loc 1 374 53
 1148 00f2 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 1149 00f4 1346     		mov	r3, r2
 1150 00f6 5B00     		lsls	r3, r3, #1
 1151 00f8 1344     		add	r3, r3, r2
 1152              		.loc 1 374 20
 1153 00fa 0722     		movs	r2, #7
 1154 00fc 02FA03F3 		lsl	r3, r2, r3
 1155              		.loc 1 374 18
 1156 0100 DB43     		mvns	r3, r3
 1157              		.loc 1 374 15
 1158 0102 3A69     		ldr	r2, [r7, #16]
 1159 0104 1340     		ands	r3, r3, r2
 1160 0106 3B61     		str	r3, [r7, #16]
 375:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= (uint32_t)(sample_time << (3U*adc_channel));
 1161              		.loc 1 375 47
 1162 0108 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 1163 010a 1346     		mov	r3, r2
 1164 010c 5B00     		lsls	r3, r3, #1
 1165 010e 1344     		add	r3, r3, r2
 1166              		.loc 1 375 41
 1167 0110 7A68     		ldr	r2, [r7, #4]
 1168 0112 02FA03F3 		lsl	r3, r2, r3
 1169              		.loc 1 375 15
 1170 0116 3A69     		ldr	r2, [r7, #16]
 1171 0118 1343     		orrs	r3, r3, r2
 1172 011a 3B61     		str	r3, [r7, #16]
 376:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT1(adc_periph) = sampt;
 1173              		.loc 1 376 9
 1174 011c FB68     		ldr	r3, [r7, #12]
 1175 011e 1033     		adds	r3, r3, #16
 1176 0120 1A46     		mov	r2, r3
 1177              		.loc 1 376 32
 1178 0122 3B69     		ldr	r3, [r7, #16]
 1179 0124 1360     		str	r3, [r2]
 377:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else if(adc_channel < 18U){
 378:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt = ADC_SAMPT0(adc_periph);
 379:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U*(adc_channel-10U))));
 380:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= (uint32_t)(sample_time << (3U*(adc_channel-10U)));
 381:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 382:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 383:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 384:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1180              		.loc 1 384 1
 1181 0126 22E0     		b	.L57
 1182              	.L55:
 377:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else if(adc_channel < 18U){
 1183              		.loc 1 377 13
 1184 0128 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1185 012a 112B     		cmp	r3, #17
 1186 012c 1FD8     		bhi	.L57
 378:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U*(adc_channel-10U))));
 1187              		.loc 1 378 17
 1188 012e FB68     		ldr	r3, [r7, #12]
 1189 0130 0C33     		adds	r3, r3, #12
 378:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U*(adc_channel-10U))));
 1190              		.loc 1 378 15
 1191 0132 1B68     		ldr	r3, [r3]
 1192 0134 3B61     		str	r3, [r7, #16]
 379:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= (uint32_t)(sample_time << (3U*(adc_channel-10U)));
 1193              		.loc 1 379 53
 1194 0136 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 1195 0138 1346     		mov	r3, r2
 1196 013a 5B00     		lsls	r3, r3, #1
 1197 013c 1344     		add	r3, r3, r2
 1198 013e 1E3B     		subs	r3, r3, #30
 379:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= (uint32_t)(sample_time << (3U*(adc_channel-10U)));
 1199              		.loc 1 379 20
 1200 0140 0722     		movs	r2, #7
 1201 0142 02FA03F3 		lsl	r3, r2, r3
 379:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= (uint32_t)(sample_time << (3U*(adc_channel-10U)));
 1202              		.loc 1 379 18
 1203 0146 DB43     		mvns	r3, r3
 379:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= (uint32_t)(sample_time << (3U*(adc_channel-10U)));
 1204              		.loc 1 379 15
 1205 0148 3A69     		ldr	r2, [r7, #16]
 1206 014a 1340     		ands	r3, r3, r2
 1207 014c 3B61     		str	r3, [r7, #16]
 380:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 1208              		.loc 1 380 47
 1209 014e BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 1210 0150 1346     		mov	r3, r2
 1211 0152 5B00     		lsls	r3, r3, #1
 1212 0154 1344     		add	r3, r3, r2
 1213 0156 1E3B     		subs	r3, r3, #30
 380:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 1214              		.loc 1 380 41
 1215 0158 7A68     		ldr	r2, [r7, #4]
 1216 015a 02FA03F3 		lsl	r3, r2, r3
 380:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 1217              		.loc 1 380 15
 1218 015e 3A69     		ldr	r2, [r7, #16]
 1219 0160 1343     		orrs	r3, r3, r2
 1220 0162 3B61     		str	r3, [r7, #16]
 381:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 1221              		.loc 1 381 9
 1222 0164 FB68     		ldr	r3, [r7, #12]
 1223 0166 0C33     		adds	r3, r3, #12
 1224 0168 1A46     		mov	r2, r3
 381:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 1225              		.loc 1 381 32
 1226 016a 3B69     		ldr	r3, [r7, #16]
 1227 016c 1360     		str	r3, [r2]
 1228              	.L57:
 1229              		.loc 1 384 1
 1230 016e 00BF     		nop
 1231 0170 1C37     		adds	r7, r7, #28
 1232              		.cfi_def_cfa_offset 4
 1233 0172 BD46     		mov	sp, r7
 1234              		.cfi_def_cfa_register 13
 1235              		@ sp needed
 1236 0174 80BC     		pop	{r7}
 1237              		.cfi_restore 7
 1238              		.cfi_def_cfa_offset 0
 1239 0176 7047     		bx	lr
 1240              		.cfi_endproc
 1241              	.LFE130:
 1243              		.section	.text.adc_inserted_channel_config,"ax",%progbits
 1244              		.align	1
 1245              		.global	adc_inserted_channel_config
 1246              		.syntax unified
 1247              		.thumb
 1248              		.thumb_func
 1249              		.fpu softvfp
 1251              	adc_inserted_channel_config:
 1252              	.LFB131:
 385:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 386:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 387:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC inserted channel 
 388:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 389:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 390:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  rank: the inserted group sequencer rank,this parameter must be between 0 to 3
 391:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_channel: the selected ADC channel
 392:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 393:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_CHANNEL_x(x=0..17)(x=16 and x=17 are only for ADC0): ADC Channelx
 394:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  sample_time: The sample time value
 395:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected
 396:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_1POINT5: 1.5 cycles
 397:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_7POINT5: 7.5 cycles
 398:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_13POINT5: 13.5 cycles
 399:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_28POINT5: 28.5 cycles
 400:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_41POINT5: 41.5 cycles
 401:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_55POINT5: 55.5 cycles
 402:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_71POINT5: 71.5 cycles
 403:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_239POINT5: 239.5 cycles
 404:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 405:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 406:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 407:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_inserted_channel_config(uint32_t adc_periph , uint8_t rank , uint8_t adc_channel , uint32_
 408:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1253              		.loc 1 408 1
 1254              		.cfi_startproc
 1255              		@ args = 0, pretend = 0, frame = 32
 1256              		@ frame_needed = 1, uses_anonymous_args = 0
 1257              		@ link register save eliminated.
 1258 0000 80B4     		push	{r7}
 1259              		.cfi_def_cfa_offset 4
 1260              		.cfi_offset 7, -4
 1261 0002 89B0     		sub	sp, sp, #36
 1262              		.cfi_def_cfa_offset 40
 1263 0004 00AF     		add	r7, sp, #0
 1264              		.cfi_def_cfa_register 7
 1265 0006 F860     		str	r0, [r7, #12]
 1266 0008 7B60     		str	r3, [r7, #4]
 1267 000a 0B46     		mov	r3, r1
 1268 000c FB72     		strb	r3, [r7, #11]
 1269 000e 1346     		mov	r3, r2
 1270 0010 BB72     		strb	r3, [r7, #10]
 409:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint8_t inserted_length;
 410:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t isq,sampt;
 411:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 412:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     inserted_length = (uint8_t)GET_BITS(ADC_ISQ(adc_periph) , 20U , 21U);
 1271              		.loc 1 412 32
 1272 0012 FB68     		ldr	r3, [r7, #12]
 1273 0014 3833     		adds	r3, r3, #56
 1274 0016 1B68     		ldr	r3, [r3]
 1275 0018 1B0D     		lsrs	r3, r3, #20
 1276              		.loc 1 412 23
 1277 001a DBB2     		uxtb	r3, r3
 1278              		.loc 1 412 21
 1279 001c 03F00303 		and	r3, r3, #3
 1280 0020 FB77     		strb	r3, [r7, #31]
 413:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 414:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     isq = ADC_ISQ(adc_periph);
 1281              		.loc 1 414 11
 1282 0022 FB68     		ldr	r3, [r7, #12]
 1283 0024 3833     		adds	r3, r3, #56
 1284              		.loc 1 414 9
 1285 0026 1B68     		ldr	r3, [r3]
 1286 0028 BB61     		str	r3, [r7, #24]
 415:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     isq &= ~((uint32_t)(ADC_ISQ_ISQN << (5U * ((3 + rank) - inserted_length))));
 1287              		.loc 1 415 51
 1288 002a FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1289 002c DA1C     		adds	r2, r3, #3
 1290              		.loc 1 415 59
 1291 002e FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 1292 0030 D31A     		subs	r3, r2, r3
 1293 0032 1A46     		mov	r2, r3
 1294              		.loc 1 415 45
 1295 0034 1346     		mov	r3, r2
 1296 0036 9B00     		lsls	r3, r3, #2
 1297 0038 1344     		add	r3, r3, r2
 1298              		.loc 1 415 14
 1299 003a 1F22     		movs	r2, #31
 1300 003c 02FA03F3 		lsl	r3, r2, r3
 1301              		.loc 1 415 12
 1302 0040 DB43     		mvns	r3, r3
 1303              		.loc 1 415 9
 1304 0042 BA69     		ldr	r2, [r7, #24]
 1305 0044 1340     		ands	r3, r3, r2
 1306 0046 BB61     		str	r3, [r7, #24]
 416:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     isq |= ((uint32_t)adc_channel << (5U * ((3 + rank) - inserted_length)));
 1307              		.loc 1 416 13
 1308 0048 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 1309              		.loc 1 416 48
 1310 004a FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1311 004c D91C     		adds	r1, r3, #3
 1312              		.loc 1 416 56
 1313 004e FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 1314 0050 CB1A     		subs	r3, r1, r3
 1315 0052 1946     		mov	r1, r3
 1316              		.loc 1 416 42
 1317 0054 0B46     		mov	r3, r1
 1318 0056 9B00     		lsls	r3, r3, #2
 1319 0058 0B44     		add	r3, r3, r1
 1320              		.loc 1 416 35
 1321 005a 02FA03F3 		lsl	r3, r2, r3
 1322              		.loc 1 416 9
 1323 005e BA69     		ldr	r2, [r7, #24]
 1324 0060 1343     		orrs	r3, r3, r2
 1325 0062 BB61     		str	r3, [r7, #24]
 417:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_ISQ(adc_periph) = isq;
 1326              		.loc 1 417 5
 1327 0064 FB68     		ldr	r3, [r7, #12]
 1328 0066 3833     		adds	r3, r3, #56
 1329 0068 1A46     		mov	r2, r3
 1330              		.loc 1 417 25
 1331 006a BB69     		ldr	r3, [r7, #24]
 1332 006c 1360     		str	r3, [r2]
 418:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 419:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* ADC sampling time config */  
 420:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(adc_channel < 10U){
 1333              		.loc 1 420 7
 1334 006e BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1335 0070 092B     		cmp	r3, #9
 1336 0072 1ED8     		bhi	.L59
 421:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt = ADC_SAMPT1(adc_periph);
 1337              		.loc 1 421 17
 1338 0074 FB68     		ldr	r3, [r7, #12]
 1339 0076 1033     		adds	r3, r3, #16
 1340              		.loc 1 421 15
 1341 0078 1B68     		ldr	r3, [r3]
 1342 007a 7B61     		str	r3, [r7, #20]
 422:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U*adc_channel)));
 1343              		.loc 1 422 53
 1344 007c BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 1345 007e 1346     		mov	r3, r2
 1346 0080 5B00     		lsls	r3, r3, #1
 1347 0082 1344     		add	r3, r3, r2
 1348              		.loc 1 422 20
 1349 0084 0722     		movs	r2, #7
 1350 0086 02FA03F3 		lsl	r3, r2, r3
 1351              		.loc 1 422 18
 1352 008a DB43     		mvns	r3, r3
 1353              		.loc 1 422 15
 1354 008c 7A69     		ldr	r2, [r7, #20]
 1355 008e 1340     		ands	r3, r3, r2
 1356 0090 7B61     		str	r3, [r7, #20]
 423:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= (uint32_t) sample_time << (3U*adc_channel);
 1357              		.loc 1 423 47
 1358 0092 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 1359 0094 1346     		mov	r3, r2
 1360 0096 5B00     		lsls	r3, r3, #1
 1361 0098 1344     		add	r3, r3, r2
 1362              		.loc 1 423 41
 1363 009a 7A68     		ldr	r2, [r7, #4]
 1364 009c 02FA03F3 		lsl	r3, r2, r3
 1365              		.loc 1 423 15
 1366 00a0 7A69     		ldr	r2, [r7, #20]
 1367 00a2 1343     		orrs	r3, r3, r2
 1368 00a4 7B61     		str	r3, [r7, #20]
 424:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT1(adc_periph) = sampt;
 1369              		.loc 1 424 9
 1370 00a6 FB68     		ldr	r3, [r7, #12]
 1371 00a8 1033     		adds	r3, r3, #16
 1372 00aa 1A46     		mov	r2, r3
 1373              		.loc 1 424 32
 1374 00ac 7B69     		ldr	r3, [r7, #20]
 1375 00ae 1360     		str	r3, [r2]
 425:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else if(adc_channel < 18U){
 426:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt = ADC_SAMPT0(adc_periph);
 427:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U*(adc_channel-10U))));
 428:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= ((uint32_t)sample_time << (3U*(adc_channel-10U)));
 429:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 430:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 431:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 432:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1376              		.loc 1 432 1
 1377 00b0 22E0     		b	.L61
 1378              	.L59:
 425:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else if(adc_channel < 18U){
 1379              		.loc 1 425 13
 1380 00b2 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1381 00b4 112B     		cmp	r3, #17
 1382 00b6 1FD8     		bhi	.L61
 426:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U*(adc_channel-10U))));
 1383              		.loc 1 426 17
 1384 00b8 FB68     		ldr	r3, [r7, #12]
 1385 00ba 0C33     		adds	r3, r3, #12
 426:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U*(adc_channel-10U))));
 1386              		.loc 1 426 15
 1387 00bc 1B68     		ldr	r3, [r3]
 1388 00be 7B61     		str	r3, [r7, #20]
 427:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= ((uint32_t)sample_time << (3U*(adc_channel-10U)));
 1389              		.loc 1 427 53
 1390 00c0 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 1391 00c2 1346     		mov	r3, r2
 1392 00c4 5B00     		lsls	r3, r3, #1
 1393 00c6 1344     		add	r3, r3, r2
 1394 00c8 1E3B     		subs	r3, r3, #30
 427:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= ((uint32_t)sample_time << (3U*(adc_channel-10U)));
 1395              		.loc 1 427 20
 1396 00ca 0722     		movs	r2, #7
 1397 00cc 02FA03F3 		lsl	r3, r2, r3
 427:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= ((uint32_t)sample_time << (3U*(adc_channel-10U)));
 1398              		.loc 1 427 18
 1399 00d0 DB43     		mvns	r3, r3
 427:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= ((uint32_t)sample_time << (3U*(adc_channel-10U)));
 1400              		.loc 1 427 15
 1401 00d2 7A69     		ldr	r2, [r7, #20]
 1402 00d4 1340     		ands	r3, r3, r2
 1403 00d6 7B61     		str	r3, [r7, #20]
 428:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 1404              		.loc 1 428 47
 1405 00d8 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 1406 00da 1346     		mov	r3, r2
 1407 00dc 5B00     		lsls	r3, r3, #1
 1408 00de 1344     		add	r3, r3, r2
 1409 00e0 1E3B     		subs	r3, r3, #30
 428:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 1410              		.loc 1 428 41
 1411 00e2 7A68     		ldr	r2, [r7, #4]
 1412 00e4 02FA03F3 		lsl	r3, r2, r3
 428:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 1413              		.loc 1 428 15
 1414 00e8 7A69     		ldr	r2, [r7, #20]
 1415 00ea 1343     		orrs	r3, r3, r2
 1416 00ec 7B61     		str	r3, [r7, #20]
 429:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 1417              		.loc 1 429 9
 1418 00ee FB68     		ldr	r3, [r7, #12]
 1419 00f0 0C33     		adds	r3, r3, #12
 1420 00f2 1A46     		mov	r2, r3
 429:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 1421              		.loc 1 429 32
 1422 00f4 7B69     		ldr	r3, [r7, #20]
 1423 00f6 1360     		str	r3, [r2]
 1424              	.L61:
 1425              		.loc 1 432 1
 1426 00f8 00BF     		nop
 1427 00fa 2437     		adds	r7, r7, #36
 1428              		.cfi_def_cfa_offset 4
 1429 00fc BD46     		mov	sp, r7
 1430              		.cfi_def_cfa_register 13
 1431              		@ sp needed
 1432 00fe 80BC     		pop	{r7}
 1433              		.cfi_restore 7
 1434              		.cfi_def_cfa_offset 0
 1435 0100 7047     		bx	lr
 1436              		.cfi_endproc
 1437              	.LFE131:
 1439              		.section	.text.adc_inserted_channel_offset_config,"ax",%progbits
 1440              		.align	1
 1441              		.global	adc_inserted_channel_offset_config
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
 1445              		.fpu softvfp
 1447              	adc_inserted_channel_offset_config:
 1448              	.LFB132:
 433:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 434:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 435:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC inserted channel offset 
 436:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 437:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 438:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  inserted_channel : insert channel select
 439:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected
 440:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_0: inserted channel0
 441:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_1: inserted channel1
 442:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_2: inserted channel2
 443:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_3: inserted channel3
 444:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  offset : the offset data
 445:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 446:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 447:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 448:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_inserted_channel_offset_config(uint32_t adc_periph , uint8_t inserted_channel , uint16_t o
 449:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1449              		.loc 1 449 1
 1450              		.cfi_startproc
 1451              		@ args = 0, pretend = 0, frame = 16
 1452              		@ frame_needed = 1, uses_anonymous_args = 0
 1453              		@ link register save eliminated.
 1454 0000 80B4     		push	{r7}
 1455              		.cfi_def_cfa_offset 4
 1456              		.cfi_offset 7, -4
 1457 0002 85B0     		sub	sp, sp, #20
 1458              		.cfi_def_cfa_offset 24
 1459 0004 00AF     		add	r7, sp, #0
 1460              		.cfi_def_cfa_register 7
 1461 0006 7860     		str	r0, [r7, #4]
 1462 0008 0B46     		mov	r3, r1
 1463 000a FB70     		strb	r3, [r7, #3]
 1464 000c 1346     		mov	r3, r2	@ movhi
 1465 000e 3B80     		strh	r3, [r7]	@ movhi
 450:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint8_t inserted_length;
 451:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t num = 0U;
 1466              		.loc 1 451 14
 1467 0010 0023     		movs	r3, #0
 1468 0012 FB60     		str	r3, [r7, #12]
 452:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 453:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     inserted_length = (uint8_t)GET_BITS(ADC_ISQ(adc_periph) , 20U , 21U);
 1469              		.loc 1 453 32
 1470 0014 7B68     		ldr	r3, [r7, #4]
 1471 0016 3833     		adds	r3, r3, #56
 1472 0018 1B68     		ldr	r3, [r3]
 1473 001a 1B0D     		lsrs	r3, r3, #20
 1474              		.loc 1 453 23
 1475 001c DBB2     		uxtb	r3, r3
 1476              		.loc 1 453 21
 1477 001e 03F00303 		and	r3, r3, #3
 1478 0022 FB72     		strb	r3, [r7, #11]
 454:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     num = 3U - (inserted_length - inserted_channel);
 1479              		.loc 1 454 33
 1480 0024 FA7A     		ldrb	r2, [r7, #11]	@ zero_extendqisi2
 1481 0026 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1482 0028 D31A     		subs	r3, r2, r3
 1483              		.loc 1 454 9
 1484 002a C3F10303 		rsb	r3, r3, #3
 1485 002e FB60     		str	r3, [r7, #12]
 455:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 456:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(num <= 3U){
 1486              		.loc 1 456 7
 1487 0030 FB68     		ldr	r3, [r7, #12]
 1488 0032 032B     		cmp	r3, #3
 1489 0034 0AD8     		bhi	.L64
 457:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         /* calculate the offset of the register */
 458:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         num = num * 4U;
 1490              		.loc 1 458 13
 1491 0036 FB68     		ldr	r3, [r7, #12]
 1492 0038 9B00     		lsls	r3, r3, #2
 1493 003a FB60     		str	r3, [r7, #12]
 459:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         /* config the offset of the selected channels */
 460:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         REG32((adc_periph) + 0x14U + num) = IOFFX_IOFF((uint32_t)offset);
 1494              		.loc 1 460 45
 1495 003c 3B88     		ldrh	r3, [r7]
 1496              		.loc 1 460 9
 1497 003e 7968     		ldr	r1, [r7, #4]
 1498 0040 FA68     		ldr	r2, [r7, #12]
 1499 0042 0A44     		add	r2, r2, r1
 1500 0044 1432     		adds	r2, r2, #20
 1501              		.loc 1 460 45
 1502 0046 C3F30B03 		ubfx	r3, r3, #0, #12
 1503              		.loc 1 460 43
 1504 004a 1360     		str	r3, [r2]
 1505              	.L64:
 461:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }  
 462:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1506              		.loc 1 462 1
 1507 004c 00BF     		nop
 1508 004e 1437     		adds	r7, r7, #20
 1509              		.cfi_def_cfa_offset 4
 1510 0050 BD46     		mov	sp, r7
 1511              		.cfi_def_cfa_register 13
 1512              		@ sp needed
 1513 0052 80BC     		pop	{r7}
 1514              		.cfi_restore 7
 1515              		.cfi_def_cfa_offset 0
 1516 0054 7047     		bx	lr
 1517              		.cfi_endproc
 1518              	.LFE132:
 1520              		.section	.text.adc_external_trigger_config,"ax",%progbits
 1521              		.align	1
 1522              		.global	adc_external_trigger_config
 1523              		.syntax unified
 1524              		.thumb
 1525              		.thumb_func
 1526              		.fpu softvfp
 1528              	adc_external_trigger_config:
 1529              	.LFB133:
 463:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 464:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 465:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      enable ADC external trigger 
 466:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 467:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 468:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 469:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 one or more parameters can be selected
 470:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 471:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 472:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 473:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 474:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 475:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 476:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_external_trigger_config(uint32_t adc_periph, uint8_t adc_channel_group, ControlStatus newv
 477:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1530              		.loc 1 477 1
 1531              		.cfi_startproc
 1532              		@ args = 0, pretend = 0, frame = 8
 1533              		@ frame_needed = 1, uses_anonymous_args = 0
 1534              		@ link register save eliminated.
 1535 0000 80B4     		push	{r7}
 1536              		.cfi_def_cfa_offset 4
 1537              		.cfi_offset 7, -4
 1538 0002 83B0     		sub	sp, sp, #12
 1539              		.cfi_def_cfa_offset 16
 1540 0004 00AF     		add	r7, sp, #0
 1541              		.cfi_def_cfa_register 7
 1542 0006 7860     		str	r0, [r7, #4]
 1543 0008 0B46     		mov	r3, r1
 1544 000a FB70     		strb	r3, [r7, #3]
 1545 000c 1346     		mov	r3, r2
 1546 000e BB70     		strb	r3, [r7, #2]
 478:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(newvalue){
 1547              		.loc 1 478 7
 1548 0010 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 1549 0012 002B     		cmp	r3, #0
 1550 0014 1AD0     		beq	.L66
 479:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (adc_channel_group & ADC_REGULAR_CHANNEL)){
 1551              		.loc 1 479 37
 1552 0016 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1553 0018 03F00103 		and	r3, r3, #1
 1554              		.loc 1 479 11
 1555 001c 002B     		cmp	r3, #0
 1556 001e 07D0     		beq	.L67
 480:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL1(adc_periph) |= ADC_CTL1_ETERC;
 1557              		.loc 1 480 34
 1558 0020 7B68     		ldr	r3, [r7, #4]
 1559 0022 0833     		adds	r3, r3, #8
 1560 0024 1B68     		ldr	r3, [r3]
 1561 0026 7A68     		ldr	r2, [r7, #4]
 1562 0028 0832     		adds	r2, r2, #8
 1563 002a 43F48013 		orr	r3, r3, #1048576
 1564 002e 1360     		str	r3, [r2]
 1565              	.L67:
 481:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }
 482:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (adc_channel_group & ADC_INSERTED_CHANNEL)){
 1566              		.loc 1 482 37
 1567 0030 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1568 0032 03F00203 		and	r3, r3, #2
 1569              		.loc 1 482 11
 1570 0036 002B     		cmp	r3, #0
 1571 0038 22D0     		beq	.L70
 483:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL1(adc_periph) |= ADC_CTL1_ETEIC;
 1572              		.loc 1 483 34
 1573 003a 7B68     		ldr	r3, [r7, #4]
 1574 003c 0833     		adds	r3, r3, #8
 1575 003e 1B68     		ldr	r3, [r3]
 1576 0040 7A68     		ldr	r2, [r7, #4]
 1577 0042 0832     		adds	r2, r2, #8
 1578 0044 43F40043 		orr	r3, r3, #32768
 1579 0048 1360     		str	r3, [r2]
 484:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }        
 485:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 486:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (adc_channel_group & ADC_REGULAR_CHANNEL)){
 487:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CTL1_ETERC;
 488:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }
 489:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (adc_channel_group & ADC_INSERTED_CHANNEL)){
 490:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CTL1_ETEIC;
 491:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }      
 492:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 493:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1580              		.loc 1 493 1
 1581 004a 19E0     		b	.L70
 1582              	.L66:
 486:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CTL1_ETERC;
 1583              		.loc 1 486 37
 1584 004c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1585 004e 03F00103 		and	r3, r3, #1
 486:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CTL1_ETERC;
 1586              		.loc 1 486 11
 1587 0052 002B     		cmp	r3, #0
 1588 0054 07D0     		beq	.L69
 487:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }
 1589              		.loc 1 487 34
 1590 0056 7B68     		ldr	r3, [r7, #4]
 1591 0058 0833     		adds	r3, r3, #8
 1592 005a 1B68     		ldr	r3, [r3]
 1593 005c 7A68     		ldr	r2, [r7, #4]
 1594 005e 0832     		adds	r2, r2, #8
 1595 0060 23F48013 		bic	r3, r3, #1048576
 1596 0064 1360     		str	r3, [r2]
 1597              	.L69:
 489:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CTL1_ETEIC;
 1598              		.loc 1 489 37
 1599 0066 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1600 0068 03F00203 		and	r3, r3, #2
 489:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CTL1_ETEIC;
 1601              		.loc 1 489 11
 1602 006c 002B     		cmp	r3, #0
 1603 006e 07D0     		beq	.L70
 490:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }      
 1604              		.loc 1 490 34
 1605 0070 7B68     		ldr	r3, [r7, #4]
 1606 0072 0833     		adds	r3, r3, #8
 1607 0074 1B68     		ldr	r3, [r3]
 1608 0076 7A68     		ldr	r2, [r7, #4]
 1609 0078 0832     		adds	r2, r2, #8
 1610 007a 23F40043 		bic	r3, r3, #32768
 1611 007e 1360     		str	r3, [r2]
 1612              	.L70:
 1613              		.loc 1 493 1
 1614 0080 00BF     		nop
 1615 0082 0C37     		adds	r7, r7, #12
 1616              		.cfi_def_cfa_offset 4
 1617 0084 BD46     		mov	sp, r7
 1618              		.cfi_def_cfa_register 13
 1619              		@ sp needed
 1620 0086 80BC     		pop	{r7}
 1621              		.cfi_restore 7
 1622              		.cfi_def_cfa_offset 0
 1623 0088 7047     		bx	lr
 1624              		.cfi_endproc
 1625              	.LFE133:
 1627              		.section	.text.adc_external_trigger_source_config,"ax",%progbits
 1628              		.align	1
 1629              		.global	adc_external_trigger_source_config
 1630              		.syntax unified
 1631              		.thumb
 1632              		.thumb_func
 1633              		.fpu softvfp
 1635              	adc_external_trigger_source_config:
 1636              	.LFB134:
 494:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 495:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 496:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC external trigger source 
 497:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 498:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 499:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 500:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected
 501:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 502:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 503:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  external_trigger_source: regular or inserted group trigger source
 504:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected
 505:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 for regular channel:
 506:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T0_CH0: timer 0 CC0 event select 
 507:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T0_CH1: timer 0 CC1 event select 
 508:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T0_CH2: timer 0 CC2 event select 
 509:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T1_CH1: timer 1 CC1 event select 
 510:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T2_TRGO: timer 2 TRGO event select 
 511:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T3_CH3: timer 3 CC3 event select 
 512:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T7_TRGO: timer 7 TRGO event select 
 513:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_EXTI_11 : external interrupt line 11 
 514:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T2_CH0: timer 2 CC0 event select 
 515:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T1_CH2: timer 1 CC2 event select 
 516:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T0_CH2: timer 0 CC2 event select 
 517:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T7_CH0: timer 7 CC0 event select 
 518:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T7_TRGO: timer 7 TRGO event select 
 519:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T4_CH0: timer 4 CC0 event select 
 520:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T4_CH2: timer 4 CC2 event select
 521:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_2_EXTTRIG_REGULAR_NONE: software trigger      
 522:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 for inserted channel:
 523:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T0_TRGO: timer 0 TRGO event select 
 524:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T0_CH3: timer 0 CC3 event select 
 525:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T1_TRGO: timer 1 TRGO event select 
 526:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T1_CH0: timer 1 CC0 event select 
 527:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T2_CH3: timer 2 CC3 event select 
 528:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T3_TRGO: timer 3 TRGO event select 
 529:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_EXTI_15: external interrupt line 15 
 530:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T7_CH3: timer 7 CC3 event select 
 531:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T0_TRGO: timer 0 TRGO event select 
 532:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T0_CH3: timer 0 CC3 event select 
 533:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T3_CH2: timer 3 CC2 event select 
 534:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T7_CH1: timer 7 CC1 event select 
 535:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T7_CH3: timer 7 CC3 event select 
 536:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T4_TRGO: timer 4 TRGO event select
 537:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T4_CH3: timer 4 CC3 event select
 538:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_2_EXTTRIG_INSERTED_NONE: software trigger      
 539:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 540:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 541:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 542:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_external_trigger_source_config(uint32_t adc_periph, uint8_t adc_channel_group, uint32_t ex
 543:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {   
 1637              		.loc 1 543 1
 1638              		.cfi_startproc
 1639              		@ args = 0, pretend = 0, frame = 16
 1640              		@ frame_needed = 1, uses_anonymous_args = 0
 1641              		@ link register save eliminated.
 1642 0000 80B4     		push	{r7}
 1643              		.cfi_def_cfa_offset 4
 1644              		.cfi_offset 7, -4
 1645 0002 85B0     		sub	sp, sp, #20
 1646              		.cfi_def_cfa_offset 24
 1647 0004 00AF     		add	r7, sp, #0
 1648              		.cfi_def_cfa_register 7
 1649 0006 F860     		str	r0, [r7, #12]
 1650 0008 0B46     		mov	r3, r1
 1651 000a 7A60     		str	r2, [r7, #4]
 1652 000c FB72     		strb	r3, [r7, #11]
 544:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     switch(adc_channel_group){
 1653              		.loc 1 544 5
 1654 000e FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1655 0010 012B     		cmp	r3, #1
 1656 0012 02D0     		beq	.L72
 1657 0014 022B     		cmp	r3, #2
 1658 0016 12D0     		beq	.L73
 545:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_REGULAR_CHANNEL:
 546:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ETSRC);
 547:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)external_trigger_source;
 548:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 549:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL:
 550:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ETSIC);
 551:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)external_trigger_source;
 552:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 553:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
 554:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1659              		.loc 1 554 9
 1660 0018 23E0     		b	.L75
 1661              	.L72:
 546:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)external_trigger_source;
 1662              		.loc 1 546 30
 1663 001a FB68     		ldr	r3, [r7, #12]
 1664 001c 0833     		adds	r3, r3, #8
 1665 001e 1B68     		ldr	r3, [r3]
 1666 0020 FA68     		ldr	r2, [r7, #12]
 1667 0022 0832     		adds	r2, r2, #8
 1668 0024 23F46023 		bic	r3, r3, #917504
 1669 0028 1360     		str	r3, [r2]
 547:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1670              		.loc 1 547 30
 1671 002a FB68     		ldr	r3, [r7, #12]
 1672 002c 0833     		adds	r3, r3, #8
 1673 002e 1A68     		ldr	r2, [r3]
 1674 0030 FB68     		ldr	r3, [r7, #12]
 1675 0032 0833     		adds	r3, r3, #8
 1676 0034 1946     		mov	r1, r3
 1677 0036 7B68     		ldr	r3, [r7, #4]
 1678 0038 1343     		orrs	r3, r3, r2
 1679 003a 0B60     		str	r3, [r1]
 548:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL:
 1680              		.loc 1 548 9
 1681 003c 11E0     		b	.L75
 1682              	.L73:
 550:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)external_trigger_source;
 1683              		.loc 1 550 30
 1684 003e FB68     		ldr	r3, [r7, #12]
 1685 0040 0833     		adds	r3, r3, #8
 1686 0042 1B68     		ldr	r3, [r3]
 1687 0044 FA68     		ldr	r2, [r7, #12]
 1688 0046 0832     		adds	r2, r2, #8
 1689 0048 23F4E043 		bic	r3, r3, #28672
 1690 004c 1360     		str	r3, [r2]
 551:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1691              		.loc 1 551 30
 1692 004e FB68     		ldr	r3, [r7, #12]
 1693 0050 0833     		adds	r3, r3, #8
 1694 0052 1A68     		ldr	r2, [r3]
 1695 0054 FB68     		ldr	r3, [r7, #12]
 1696 0056 0833     		adds	r3, r3, #8
 1697 0058 1946     		mov	r1, r3
 1698 005a 7B68     		ldr	r3, [r7, #4]
 1699 005c 1343     		orrs	r3, r3, r2
 1700 005e 0B60     		str	r3, [r1]
 552:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
 1701              		.loc 1 552 9
 1702 0060 00BF     		nop
 1703              	.L75:
 555:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 556:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1704              		.loc 1 556 1
 1705 0062 00BF     		nop
 1706 0064 1437     		adds	r7, r7, #20
 1707              		.cfi_def_cfa_offset 4
 1708 0066 BD46     		mov	sp, r7
 1709              		.cfi_def_cfa_register 13
 1710              		@ sp needed
 1711 0068 80BC     		pop	{r7}
 1712              		.cfi_restore 7
 1713              		.cfi_def_cfa_offset 0
 1714 006a 7047     		bx	lr
 1715              		.cfi_endproc
 1716              	.LFE134:
 1718              		.section	.text.adc_software_trigger_enable,"ax",%progbits
 1719              		.align	1
 1720              		.global	adc_software_trigger_enable
 1721              		.syntax unified
 1722              		.thumb
 1723              		.thumb_func
 1724              		.fpu softvfp
 1726              	adc_software_trigger_enable:
 1727              	.LFB135:
 557:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 558:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 559:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      enable ADC software trigger 
 560:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 561:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 562:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 563:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 one or more parameters can be selected
 564:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 565:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 566:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 567:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 568:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 569:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_software_trigger_enable(uint32_t adc_periph , uint8_t adc_channel_group)
 570:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1728              		.loc 1 570 1
 1729              		.cfi_startproc
 1730              		@ args = 0, pretend = 0, frame = 8
 1731              		@ frame_needed = 1, uses_anonymous_args = 0
 1732              		@ link register save eliminated.
 1733 0000 80B4     		push	{r7}
 1734              		.cfi_def_cfa_offset 4
 1735              		.cfi_offset 7, -4
 1736 0002 83B0     		sub	sp, sp, #12
 1737              		.cfi_def_cfa_offset 16
 1738 0004 00AF     		add	r7, sp, #0
 1739              		.cfi_def_cfa_register 7
 1740 0006 7860     		str	r0, [r7, #4]
 1741 0008 0B46     		mov	r3, r1
 1742 000a FB70     		strb	r3, [r7, #3]
 571:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(0U != (adc_channel_group & ADC_REGULAR_CHANNEL)){
 1743              		.loc 1 571 33
 1744 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1745 000e 03F00103 		and	r3, r3, #1
 1746              		.loc 1 571 7
 1747 0012 002B     		cmp	r3, #0
 1748 0014 07D0     		beq	.L77
 572:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) |= ADC_CTL1_SWRCST;
 1749              		.loc 1 572 30
 1750 0016 7B68     		ldr	r3, [r7, #4]
 1751 0018 0833     		adds	r3, r3, #8
 1752 001a 1B68     		ldr	r3, [r3]
 1753 001c 7A68     		ldr	r2, [r7, #4]
 1754 001e 0832     		adds	r2, r2, #8
 1755 0020 43F48003 		orr	r3, r3, #4194304
 1756 0024 1360     		str	r3, [r2]
 1757              	.L77:
 573:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 574:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(0U != (adc_channel_group & ADC_INSERTED_CHANNEL)){
 1758              		.loc 1 574 33
 1759 0026 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1760 0028 03F00203 		and	r3, r3, #2
 1761              		.loc 1 574 7
 1762 002c 002B     		cmp	r3, #0
 1763 002e 07D0     		beq	.L79
 575:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) |= ADC_CTL1_SWICST;
 1764              		.loc 1 575 30
 1765 0030 7B68     		ldr	r3, [r7, #4]
 1766 0032 0833     		adds	r3, r3, #8
 1767 0034 1B68     		ldr	r3, [r3]
 1768 0036 7A68     		ldr	r2, [r7, #4]
 1769 0038 0832     		adds	r2, r2, #8
 1770 003a 43F40013 		orr	r3, r3, #2097152
 1771 003e 1360     		str	r3, [r2]
 1772              	.L79:
 576:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 577:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1773              		.loc 1 577 1
 1774 0040 00BF     		nop
 1775 0042 0C37     		adds	r7, r7, #12
 1776              		.cfi_def_cfa_offset 4
 1777 0044 BD46     		mov	sp, r7
 1778              		.cfi_def_cfa_register 13
 1779              		@ sp needed
 1780 0046 80BC     		pop	{r7}
 1781              		.cfi_restore 7
 1782              		.cfi_def_cfa_offset 0
 1783 0048 7047     		bx	lr
 1784              		.cfi_endproc
 1785              	.LFE135:
 1787              		.section	.text.adc_regular_data_read,"ax",%progbits
 1788              		.align	1
 1789              		.global	adc_regular_data_read
 1790              		.syntax unified
 1791              		.thumb
 1792              		.thumb_func
 1793              		.fpu softvfp
 1795              	adc_regular_data_read:
 1796              	.LFB136:
 578:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 579:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 580:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      read ADC regular group data register 
 581:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 582:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 583:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  none
 584:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 585:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     the conversion value
 586:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 587:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** uint16_t adc_regular_data_read(uint32_t adc_periph)
 588:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1797              		.loc 1 588 1
 1798              		.cfi_startproc
 1799              		@ args = 0, pretend = 0, frame = 8
 1800              		@ frame_needed = 1, uses_anonymous_args = 0
 1801              		@ link register save eliminated.
 1802 0000 80B4     		push	{r7}
 1803              		.cfi_def_cfa_offset 4
 1804              		.cfi_offset 7, -4
 1805 0002 83B0     		sub	sp, sp, #12
 1806              		.cfi_def_cfa_offset 16
 1807 0004 00AF     		add	r7, sp, #0
 1808              		.cfi_def_cfa_register 7
 1809 0006 7860     		str	r0, [r7, #4]
 589:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     return (uint16_t)(ADC_RDATA(adc_periph));
 1810              		.loc 1 589 23
 1811 0008 7B68     		ldr	r3, [r7, #4]
 1812 000a 4C33     		adds	r3, r3, #76
 1813 000c 1B68     		ldr	r3, [r3]
 1814              		.loc 1 589 12
 1815 000e 9BB2     		uxth	r3, r3
 590:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1816              		.loc 1 590 1
 1817 0010 1846     		mov	r0, r3
 1818 0012 0C37     		adds	r7, r7, #12
 1819              		.cfi_def_cfa_offset 4
 1820 0014 BD46     		mov	sp, r7
 1821              		.cfi_def_cfa_register 13
 1822              		@ sp needed
 1823 0016 80BC     		pop	{r7}
 1824              		.cfi_restore 7
 1825              		.cfi_def_cfa_offset 0
 1826 0018 7047     		bx	lr
 1827              		.cfi_endproc
 1828              	.LFE136:
 1830              		.section	.text.adc_inserted_data_read,"ax",%progbits
 1831              		.align	1
 1832              		.global	adc_inserted_data_read
 1833              		.syntax unified
 1834              		.thumb
 1835              		.thumb_func
 1836              		.fpu softvfp
 1838              	adc_inserted_data_read:
 1839              	.LFB137:
 591:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 592:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 593:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      read ADC inserted group data register 
 594:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 595:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 596:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  inserted_channel : insert channel select
 597:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected
 598:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_0: inserted Channel0
 599:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_1: inserted channel1
 600:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_2: inserted Channel2
 601:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_3: inserted Channel3
 602:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 603:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     the conversion value
 604:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 605:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** uint16_t adc_inserted_data_read(uint32_t adc_periph , uint8_t inserted_channel)
 606:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1840              		.loc 1 606 1
 1841              		.cfi_startproc
 1842              		@ args = 0, pretend = 0, frame = 16
 1843              		@ frame_needed = 1, uses_anonymous_args = 0
 1844              		@ link register save eliminated.
 1845 0000 80B4     		push	{r7}
 1846              		.cfi_def_cfa_offset 4
 1847              		.cfi_offset 7, -4
 1848 0002 85B0     		sub	sp, sp, #20
 1849              		.cfi_def_cfa_offset 24
 1850 0004 00AF     		add	r7, sp, #0
 1851              		.cfi_def_cfa_register 7
 1852 0006 7860     		str	r0, [r7, #4]
 1853 0008 0B46     		mov	r3, r1
 1854 000a FB70     		strb	r3, [r7, #3]
 607:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t idata;
 608:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* read the data of the selected channel */
 609:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     switch(inserted_channel){
 1855              		.loc 1 609 5
 1856 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1857 000e 032B     		cmp	r3, #3
 1858 0010 1ED8     		bhi	.L83
 1859 0012 01A2     		adr	r2, .L85
 1860 0014 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1861              		.p2align 2
 1862              	.L85:
 1863 0018 29000000 		.word	.L88+1
 1864 001c 33000000 		.word	.L87+1
 1865 0020 3D000000 		.word	.L86+1
 1866 0024 47000000 		.word	.L84+1
 1867              		.p2align 1
 1868              	.L88:
 610:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 611:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         idata = ADC_IDATA0(adc_periph);
 1869              		.loc 1 611 17
 1870 0028 7B68     		ldr	r3, [r7, #4]
 1871 002a 3C33     		adds	r3, r3, #60
 1872              		.loc 1 611 15
 1873 002c 1B68     		ldr	r3, [r3]
 1874 002e FB60     		str	r3, [r7, #12]
 612:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1875              		.loc 1 612 9
 1876 0030 11E0     		b	.L89
 1877              	.L87:
 613:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL_1:
 614:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         idata = ADC_IDATA1(adc_periph);
 1878              		.loc 1 614 17
 1879 0032 7B68     		ldr	r3, [r7, #4]
 1880 0034 4033     		adds	r3, r3, #64
 1881              		.loc 1 614 15
 1882 0036 1B68     		ldr	r3, [r3]
 1883 0038 FB60     		str	r3, [r7, #12]
 615:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1884              		.loc 1 615 9
 1885 003a 0CE0     		b	.L89
 1886              	.L86:
 616:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL_2:
 617:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         idata = ADC_IDATA2(adc_periph);
 1887              		.loc 1 617 17
 1888 003c 7B68     		ldr	r3, [r7, #4]
 1889 003e 4433     		adds	r3, r3, #68
 1890              		.loc 1 617 15
 1891 0040 1B68     		ldr	r3, [r3]
 1892 0042 FB60     		str	r3, [r7, #12]
 618:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1893              		.loc 1 618 9
 1894 0044 07E0     		b	.L89
 1895              	.L84:
 619:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL_3:
 620:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         idata = ADC_IDATA3(adc_periph);
 1896              		.loc 1 620 17
 1897 0046 7B68     		ldr	r3, [r7, #4]
 1898 0048 4833     		adds	r3, r3, #72
 1899              		.loc 1 620 15
 1900 004a 1B68     		ldr	r3, [r3]
 1901 004c FB60     		str	r3, [r7, #12]
 621:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1902              		.loc 1 621 9
 1903 004e 02E0     		b	.L89
 1904              	.L83:
 622:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
 623:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         idata = 0U;
 1905              		.loc 1 623 15
 1906 0050 0023     		movs	r3, #0
 1907 0052 FB60     		str	r3, [r7, #12]
 624:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1908              		.loc 1 624 9
 1909 0054 00BF     		nop
 1910              	.L89:
 625:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 626:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     return (uint16_t)idata;
 1911              		.loc 1 626 12
 1912 0056 FB68     		ldr	r3, [r7, #12]
 1913 0058 9BB2     		uxth	r3, r3
 627:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1914              		.loc 1 627 1
 1915 005a 1846     		mov	r0, r3
 1916 005c 1437     		adds	r7, r7, #20
 1917              		.cfi_def_cfa_offset 4
 1918 005e BD46     		mov	sp, r7
 1919              		.cfi_def_cfa_register 13
 1920              		@ sp needed
 1921 0060 80BC     		pop	{r7}
 1922              		.cfi_restore 7
 1923              		.cfi_def_cfa_offset 0
 1924 0062 7047     		bx	lr
 1925              		.cfi_endproc
 1926              	.LFE137:
 1928              		.section	.text.adc_sync_mode_convert_value_read,"ax",%progbits
 1929              		.align	1
 1930              		.global	adc_sync_mode_convert_value_read
 1931              		.syntax unified
 1932              		.thumb
 1933              		.thumb_func
 1934              		.fpu softvfp
 1936              	adc_sync_mode_convert_value_read:
 1937              	.LFB138:
 628:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 629:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 630:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      read the last ADC0 and ADC1 conversion result data in sync mode
 631:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  none
 632:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 633:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     the conversion value
 634:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 635:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** uint32_t adc_sync_mode_convert_value_read(void)
 636:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1938              		.loc 1 636 1
 1939              		.cfi_startproc
 1940              		@ args = 0, pretend = 0, frame = 0
 1941              		@ frame_needed = 1, uses_anonymous_args = 0
 1942              		@ link register save eliminated.
 1943 0000 80B4     		push	{r7}
 1944              		.cfi_def_cfa_offset 4
 1945              		.cfi_offset 7, -4
 1946 0002 00AF     		add	r7, sp, #0
 1947              		.cfi_def_cfa_register 7
 637:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* return conversion value */
 638:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     return ADC_RDATA(ADC0);
 1948              		.loc 1 638 12
 1949 0004 024B     		ldr	r3, .L93
 1950 0006 1B68     		ldr	r3, [r3]
 639:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1951              		.loc 1 639 1
 1952 0008 1846     		mov	r0, r3
 1953 000a BD46     		mov	sp, r7
 1954              		.cfi_def_cfa_register 13
 1955              		@ sp needed
 1956 000c 80BC     		pop	{r7}
 1957              		.cfi_restore 7
 1958              		.cfi_def_cfa_offset 0
 1959 000e 7047     		bx	lr
 1960              	.L94:
 1961              		.align	2
 1962              	.L93:
 1963 0010 4C240140 		.word	1073816652
 1964              		.cfi_endproc
 1965              	.LFE138:
 1967              		.section	.text.adc_flag_get,"ax",%progbits
 1968              		.align	1
 1969              		.global	adc_flag_get
 1970              		.syntax unified
 1971              		.thumb
 1972              		.thumb_func
 1973              		.fpu softvfp
 1975              	adc_flag_get:
 1976              	.LFB139:
 640:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 641:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 642:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      get the ADC flag bits
 643:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 644:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 645:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_flag: the adc flag bits
 646:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected
 647:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_WDE: analog watchdog event flag
 648:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_EOC: end of group conversion flag
 649:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_EOIC: end of inserted group conversion flag
 650:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_STIC: start flag of inserted channel group
 651:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_STRC: start flag of regular channel group
 652:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 653:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     FlagStatus: SET or RESET
 654:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 655:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** FlagStatus adc_flag_get(uint32_t adc_periph , uint32_t adc_flag)
 656:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1977              		.loc 1 656 1
 1978              		.cfi_startproc
 1979              		@ args = 0, pretend = 0, frame = 16
 1980              		@ frame_needed = 1, uses_anonymous_args = 0
 1981              		@ link register save eliminated.
 1982 0000 80B4     		push	{r7}
 1983              		.cfi_def_cfa_offset 4
 1984              		.cfi_offset 7, -4
 1985 0002 85B0     		sub	sp, sp, #20
 1986              		.cfi_def_cfa_offset 24
 1987 0004 00AF     		add	r7, sp, #0
 1988              		.cfi_def_cfa_register 7
 1989 0006 7860     		str	r0, [r7, #4]
 1990 0008 3960     		str	r1, [r7]
 657:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     FlagStatus reval = RESET;
 1991              		.loc 1 657 16
 1992 000a 0023     		movs	r3, #0
 1993 000c FB73     		strb	r3, [r7, #15]
 658:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(ADC_STAT(adc_periph) & adc_flag){
 1994              		.loc 1 658 8
 1995 000e 7B68     		ldr	r3, [r7, #4]
 1996 0010 1A68     		ldr	r2, [r3]
 1997              		.loc 1 658 29
 1998 0012 3B68     		ldr	r3, [r7]
 1999 0014 1340     		ands	r3, r3, r2
 2000              		.loc 1 658 7
 2001 0016 002B     		cmp	r3, #0
 2002 0018 01D0     		beq	.L96
 659:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         reval = SET;
 2003              		.loc 1 659 15
 2004 001a 0123     		movs	r3, #1
 2005 001c FB73     		strb	r3, [r7, #15]
 2006              	.L96:
 660:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 661:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     return reval;
 2007              		.loc 1 661 12
 2008 001e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 662:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 2009              		.loc 1 662 1
 2010 0020 1846     		mov	r0, r3
 2011 0022 1437     		adds	r7, r7, #20
 2012              		.cfi_def_cfa_offset 4
 2013 0024 BD46     		mov	sp, r7
 2014              		.cfi_def_cfa_register 13
 2015              		@ sp needed
 2016 0026 80BC     		pop	{r7}
 2017              		.cfi_restore 7
 2018              		.cfi_def_cfa_offset 0
 2019 0028 7047     		bx	lr
 2020              		.cfi_endproc
 2021              	.LFE139:
 2023              		.section	.text.adc_flag_clear,"ax",%progbits
 2024              		.align	1
 2025              		.global	adc_flag_clear
 2026              		.syntax unified
 2027              		.thumb
 2028              		.thumb_func
 2029              		.fpu softvfp
 2031              	adc_flag_clear:
 2032              	.LFB140:
 663:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 664:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 665:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      clear the ADC flag bits
 666:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 667:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 668:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_flag: the adc flag bits
 669:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 one or more parameters can be selected
 670:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_WDE: analog watchdog event flag
 671:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_EOC: end of group conversion flag
 672:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_EOIC: end of inserted group conversion flag
 673:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_STIC: start flag of inserted channel group
 674:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_STRC: start flag of regular channel group
 675:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 676:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 677:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 678:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_flag_clear(uint32_t adc_periph , uint32_t adc_flag)
 679:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 2033              		.loc 1 679 1
 2034              		.cfi_startproc
 2035              		@ args = 0, pretend = 0, frame = 8
 2036              		@ frame_needed = 1, uses_anonymous_args = 0
 2037              		@ link register save eliminated.
 2038 0000 80B4     		push	{r7}
 2039              		.cfi_def_cfa_offset 4
 2040              		.cfi_offset 7, -4
 2041 0002 83B0     		sub	sp, sp, #12
 2042              		.cfi_def_cfa_offset 16
 2043 0004 00AF     		add	r7, sp, #0
 2044              		.cfi_def_cfa_register 7
 2045 0006 7860     		str	r0, [r7, #4]
 2046 0008 3960     		str	r1, [r7]
 680:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_STAT(adc_periph) = ~((uint32_t)adc_flag);
 2047              		.loc 1 680 5
 2048 000a 7B68     		ldr	r3, [r7, #4]
 2049              		.loc 1 680 28
 2050 000c 3A68     		ldr	r2, [r7]
 2051 000e D243     		mvns	r2, r2
 2052              		.loc 1 680 26
 2053 0010 1A60     		str	r2, [r3]
 681:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 2054              		.loc 1 681 1
 2055 0012 00BF     		nop
 2056 0014 0C37     		adds	r7, r7, #12
 2057              		.cfi_def_cfa_offset 4
 2058 0016 BD46     		mov	sp, r7
 2059              		.cfi_def_cfa_register 13
 2060              		@ sp needed
 2061 0018 80BC     		pop	{r7}
 2062              		.cfi_restore 7
 2063              		.cfi_def_cfa_offset 0
 2064 001a 7047     		bx	lr
 2065              		.cfi_endproc
 2066              	.LFE140:
 2068              		.section	.text.adc_interrupt_flag_get,"ax",%progbits
 2069              		.align	1
 2070              		.global	adc_interrupt_flag_get
 2071              		.syntax unified
 2072              		.thumb
 2073              		.thumb_func
 2074              		.fpu softvfp
 2076              	adc_interrupt_flag_get:
 2077              	.LFB141:
 682:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 683:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 684:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      get the ADC interrupt bits
 685:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 686:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 687:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_interrupt: the adc interrupt bits
 688:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only oneparameter can be selected
 689:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_FLAG_WDE: analog watchdog interrupt
 690:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_FLAG_EOC: end of group conversion interrupt
 691:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_FLAG_EOIC: end of inserted group conversion interrupt
 692:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 693:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     FlagStatus: SET or RESET
 694:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 695:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** FlagStatus adc_interrupt_flag_get(uint32_t adc_periph , uint32_t adc_interrupt)
 696:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 2078              		.loc 1 696 1
 2079              		.cfi_startproc
 2080              		@ args = 0, pretend = 0, frame = 16
 2081              		@ frame_needed = 1, uses_anonymous_args = 0
 2082              		@ link register save eliminated.
 2083 0000 80B4     		push	{r7}
 2084              		.cfi_def_cfa_offset 4
 2085              		.cfi_offset 7, -4
 2086 0002 85B0     		sub	sp, sp, #20
 2087              		.cfi_def_cfa_offset 24
 2088 0004 00AF     		add	r7, sp, #0
 2089              		.cfi_def_cfa_register 7
 2090 0006 7860     		str	r0, [r7, #4]
 2091 0008 3960     		str	r1, [r7]
 697:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     FlagStatus interrupt_flag = RESET;
 2092              		.loc 1 697 16
 2093 000a 0023     		movs	r3, #0
 2094 000c FB73     		strb	r3, [r7, #15]
 698:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t state;
 699:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* check the interrupt bits */
 700:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     switch(adc_interrupt){
 2095              		.loc 1 700 5
 2096 000e 3B68     		ldr	r3, [r7]
 2097 0010 042B     		cmp	r3, #4
 2098 0012 2DD0     		beq	.L100
 2099 0014 3B68     		ldr	r3, [r7]
 2100 0016 042B     		cmp	r3, #4
 2101 0018 3CD8     		bhi	.L109
 2102 001a 3B68     		ldr	r3, [r7]
 2103 001c 012B     		cmp	r3, #1
 2104 001e 03D0     		beq	.L102
 2105 0020 3B68     		ldr	r3, [r7]
 2106 0022 022B     		cmp	r3, #2
 2107 0024 12D0     		beq	.L103
 701:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INT_FLAG_WDE:
 702:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_WDE;
 703:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_WDEIE) && state){
 704:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****           interrupt_flag = SET;
 705:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }
 706:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 707:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INT_FLAG_EOC:
 708:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_EOC;
 709:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****           if((ADC_CTL0(adc_periph) & ADC_CTL0_EOCIE) && state){
 710:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             interrupt_flag = SET;
 711:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****           }
 712:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 713:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INT_FLAG_EOIC:
 714:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_EOIC;
 715:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_EOICIE) && state){
 716:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             interrupt_flag = SET;
 717:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }
 718:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 719:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
 720:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 2108              		.loc 1 720 9
 2109 0026 35E0     		b	.L109
 2110              	.L102:
 702:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_WDEIE) && state){
 2111              		.loc 1 702 17
 2112 0028 7B68     		ldr	r3, [r7, #4]
 2113 002a 1B68     		ldr	r3, [r3]
 702:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_WDEIE) && state){
 2114              		.loc 1 702 15
 2115 002c 03F00103 		and	r3, r3, #1
 2116 0030 BB60     		str	r3, [r7, #8]
 703:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****           interrupt_flag = SET;
 2117              		.loc 1 703 13
 2118 0032 7B68     		ldr	r3, [r7, #4]
 2119 0034 0433     		adds	r3, r3, #4
 2120 0036 1B68     		ldr	r3, [r3]
 703:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****           interrupt_flag = SET;
 2121              		.loc 1 703 34
 2122 0038 03F04003 		and	r3, r3, #64
 703:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****           interrupt_flag = SET;
 2123              		.loc 1 703 11
 2124 003c 002B     		cmp	r3, #0
 2125 003e 2BD0     		beq	.L110
 703:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****           interrupt_flag = SET;
 2126              		.loc 1 703 52 discriminator 1
 2127 0040 BB68     		ldr	r3, [r7, #8]
 2128 0042 002B     		cmp	r3, #0
 2129 0044 28D0     		beq	.L110
 704:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }
 2130              		.loc 1 704 26
 2131 0046 0123     		movs	r3, #1
 2132 0048 FB73     		strb	r3, [r7, #15]
 706:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INT_FLAG_EOC:
 2133              		.loc 1 706 9
 2134 004a 25E0     		b	.L110
 2135              	.L103:
 708:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****           if((ADC_CTL0(adc_periph) & ADC_CTL0_EOCIE) && state){
 2136              		.loc 1 708 17
 2137 004c 7B68     		ldr	r3, [r7, #4]
 2138 004e 1B68     		ldr	r3, [r3]
 708:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****           if((ADC_CTL0(adc_periph) & ADC_CTL0_EOCIE) && state){
 2139              		.loc 1 708 15
 2140 0050 03F00203 		and	r3, r3, #2
 2141 0054 BB60     		str	r3, [r7, #8]
 709:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             interrupt_flag = SET;
 2142              		.loc 1 709 15
 2143 0056 7B68     		ldr	r3, [r7, #4]
 2144 0058 0433     		adds	r3, r3, #4
 2145 005a 1B68     		ldr	r3, [r3]
 709:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             interrupt_flag = SET;
 2146              		.loc 1 709 36
 2147 005c 03F02003 		and	r3, r3, #32
 709:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             interrupt_flag = SET;
 2148              		.loc 1 709 13
 2149 0060 002B     		cmp	r3, #0
 2150 0062 1BD0     		beq	.L111
 709:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             interrupt_flag = SET;
 2151              		.loc 1 709 54 discriminator 1
 2152 0064 BB68     		ldr	r3, [r7, #8]
 2153 0066 002B     		cmp	r3, #0
 2154 0068 18D0     		beq	.L111
 710:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****           }
 2155              		.loc 1 710 28
 2156 006a 0123     		movs	r3, #1
 2157 006c FB73     		strb	r3, [r7, #15]
 712:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INT_FLAG_EOIC:
 2158              		.loc 1 712 9
 2159 006e 15E0     		b	.L111
 2160              	.L100:
 714:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_EOICIE) && state){
 2161              		.loc 1 714 17
 2162 0070 7B68     		ldr	r3, [r7, #4]
 2163 0072 1B68     		ldr	r3, [r3]
 714:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_EOICIE) && state){
 2164              		.loc 1 714 15
 2165 0074 03F00403 		and	r3, r3, #4
 2166 0078 BB60     		str	r3, [r7, #8]
 715:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             interrupt_flag = SET;
 2167              		.loc 1 715 13
 2168 007a 7B68     		ldr	r3, [r7, #4]
 2169 007c 0433     		adds	r3, r3, #4
 2170 007e 1B68     		ldr	r3, [r3]
 715:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             interrupt_flag = SET;
 2171              		.loc 1 715 34
 2172 0080 03F08003 		and	r3, r3, #128
 715:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             interrupt_flag = SET;
 2173              		.loc 1 715 11
 2174 0084 002B     		cmp	r3, #0
 2175 0086 0BD0     		beq	.L112
 715:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             interrupt_flag = SET;
 2176              		.loc 1 715 53 discriminator 1
 2177 0088 BB68     		ldr	r3, [r7, #8]
 2178 008a 002B     		cmp	r3, #0
 2179 008c 08D0     		beq	.L112
 716:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }
 2180              		.loc 1 716 28
 2181 008e 0123     		movs	r3, #1
 2182 0090 FB73     		strb	r3, [r7, #15]
 718:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
 2183              		.loc 1 718 9
 2184 0092 05E0     		b	.L112
 2185              	.L109:
 2186              		.loc 1 720 9
 2187 0094 00BF     		nop
 2188 0096 04E0     		b	.L105
 2189              	.L110:
 706:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INT_FLAG_EOC:
 2190              		.loc 1 706 9
 2191 0098 00BF     		nop
 2192 009a 02E0     		b	.L105
 2193              	.L111:
 712:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INT_FLAG_EOIC:
 2194              		.loc 1 712 9
 2195 009c 00BF     		nop
 2196 009e 00E0     		b	.L105
 2197              	.L112:
 718:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
 2198              		.loc 1 718 9
 2199 00a0 00BF     		nop
 2200              	.L105:
 721:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 722:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     return interrupt_flag;
 2201              		.loc 1 722 12
 2202 00a2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 723:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 2203              		.loc 1 723 1
 2204 00a4 1846     		mov	r0, r3
 2205 00a6 1437     		adds	r7, r7, #20
 2206              		.cfi_def_cfa_offset 4
 2207 00a8 BD46     		mov	sp, r7
 2208              		.cfi_def_cfa_register 13
 2209              		@ sp needed
 2210 00aa 80BC     		pop	{r7}
 2211              		.cfi_restore 7
 2212              		.cfi_def_cfa_offset 0
 2213 00ac 7047     		bx	lr
 2214              		.cfi_endproc
 2215              	.LFE141:
 2217              		.section	.text.adc_interrupt_flag_clear,"ax",%progbits
 2218              		.align	1
 2219              		.global	adc_interrupt_flag_clear
 2220              		.syntax unified
 2221              		.thumb
 2222              		.thumb_func
 2223              		.fpu softvfp
 2225              	adc_interrupt_flag_clear:
 2226              	.LFB142:
 724:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 725:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 726:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      clear the ADC flag
 727:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 728:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 729:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_interrupt: the adc status flag
 730:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 one or more parameters can be selected
 731:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_FLAG_WDE: analog watchdog interrupt
 732:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_FLAG_EOC: end of group conversion interrupt
 733:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_FLAG_EOIC: end of inserted group conversion interrupt
 734:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 735:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 736:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 737:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_interrupt_flag_clear(uint32_t adc_periph , uint32_t adc_interrupt)
 738:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 2227              		.loc 1 738 1
 2228              		.cfi_startproc
 2229              		@ args = 0, pretend = 0, frame = 8
 2230              		@ frame_needed = 1, uses_anonymous_args = 0
 2231              		@ link register save eliminated.
 2232 0000 80B4     		push	{r7}
 2233              		.cfi_def_cfa_offset 4
 2234              		.cfi_offset 7, -4
 2235 0002 83B0     		sub	sp, sp, #12
 2236              		.cfi_def_cfa_offset 16
 2237 0004 00AF     		add	r7, sp, #0
 2238              		.cfi_def_cfa_register 7
 2239 0006 7860     		str	r0, [r7, #4]
 2240 0008 3960     		str	r1, [r7]
 739:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_STAT(adc_periph) = ~((uint32_t)adc_interrupt);
 2241              		.loc 1 739 5
 2242 000a 7B68     		ldr	r3, [r7, #4]
 2243              		.loc 1 739 28
 2244 000c 3A68     		ldr	r2, [r7]
 2245 000e D243     		mvns	r2, r2
 2246              		.loc 1 739 26
 2247 0010 1A60     		str	r2, [r3]
 740:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 2248              		.loc 1 740 1
 2249 0012 00BF     		nop
 2250 0014 0C37     		adds	r7, r7, #12
 2251              		.cfi_def_cfa_offset 4
 2252 0016 BD46     		mov	sp, r7
 2253              		.cfi_def_cfa_register 13
 2254              		@ sp needed
 2255 0018 80BC     		pop	{r7}
 2256              		.cfi_restore 7
 2257              		.cfi_def_cfa_offset 0
 2258 001a 7047     		bx	lr
 2259              		.cfi_endproc
 2260              	.LFE142:
 2262              		.section	.text.adc_interrupt_enable,"ax",%progbits
 2263              		.align	1
 2264              		.global	adc_interrupt_enable
 2265              		.syntax unified
 2266              		.thumb
 2267              		.thumb_func
 2268              		.fpu softvfp
 2270              	adc_interrupt_enable:
 2271              	.LFB143:
 741:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 742:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 743:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      enable ADC interrupt 
 744:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 745:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 746:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_interrupt: the adc interrupt
 747:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 one or more parameters can be selected
 748:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_WDE: analog watchdog interrupt flag
 749:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_EOC: end of group conversion interrupt flag
 750:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_EOIC: end of inserted group conversion interrupt flag
 751:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 752:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 753:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 754:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_interrupt_enable(uint32_t adc_periph , uint32_t adc_interrupt)
 755:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 2272              		.loc 1 755 1
 2273              		.cfi_startproc
 2274              		@ args = 0, pretend = 0, frame = 8
 2275              		@ frame_needed = 1, uses_anonymous_args = 0
 2276              		@ link register save eliminated.
 2277 0000 80B4     		push	{r7}
 2278              		.cfi_def_cfa_offset 4
 2279              		.cfi_offset 7, -4
 2280 0002 83B0     		sub	sp, sp, #12
 2281              		.cfi_def_cfa_offset 16
 2282 0004 00AF     		add	r7, sp, #0
 2283              		.cfi_def_cfa_register 7
 2284 0006 7860     		str	r0, [r7, #4]
 2285 0008 3960     		str	r1, [r7]
 756:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_WDE)){  
 2286              		.loc 1 756 29
 2287 000a 3B68     		ldr	r3, [r7]
 2288 000c 03F00103 		and	r3, r3, #1
 2289              		.loc 1 756 7
 2290 0010 002B     		cmp	r3, #0
 2291 0012 07D0     		beq	.L115
 757:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_WDEIE;
 2292              		.loc 1 757 30
 2293 0014 7B68     		ldr	r3, [r7, #4]
 2294 0016 0433     		adds	r3, r3, #4
 2295 0018 1B68     		ldr	r3, [r3]
 2296 001a 7A68     		ldr	r2, [r7, #4]
 2297 001c 0432     		adds	r2, r2, #4
 2298 001e 43F04003 		orr	r3, r3, #64
 2299 0022 1360     		str	r3, [r2]
 2300              	.L115:
 758:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }  
 759:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 760:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_EOC)){      
 2301              		.loc 1 760 29
 2302 0024 3B68     		ldr	r3, [r7]
 2303 0026 03F00203 		and	r3, r3, #2
 2304              		.loc 1 760 7
 2305 002a 002B     		cmp	r3, #0
 2306 002c 07D0     		beq	.L116
 761:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_EOCIE;
 2307              		.loc 1 761 30
 2308 002e 7B68     		ldr	r3, [r7, #4]
 2309 0030 0433     		adds	r3, r3, #4
 2310 0032 1B68     		ldr	r3, [r3]
 2311 0034 7A68     		ldr	r2, [r7, #4]
 2312 0036 0432     		adds	r2, r2, #4
 2313 0038 43F02003 		orr	r3, r3, #32
 2314 003c 1360     		str	r3, [r2]
 2315              	.L116:
 762:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }  
 763:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 764:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_EOIC)){      
 2316              		.loc 1 764 29
 2317 003e 3B68     		ldr	r3, [r7]
 2318 0040 03F00403 		and	r3, r3, #4
 2319              		.loc 1 764 7
 2320 0044 002B     		cmp	r3, #0
 2321 0046 07D0     		beq	.L118
 765:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_EOICIE;
 2322              		.loc 1 765 30
 2323 0048 7B68     		ldr	r3, [r7, #4]
 2324 004a 0433     		adds	r3, r3, #4
 2325 004c 1B68     		ldr	r3, [r3]
 2326 004e 7A68     		ldr	r2, [r7, #4]
 2327 0050 0432     		adds	r2, r2, #4
 2328 0052 43F08003 		orr	r3, r3, #128
 2329 0056 1360     		str	r3, [r2]
 2330              	.L118:
 766:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 767:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 2331              		.loc 1 767 1
 2332 0058 00BF     		nop
 2333 005a 0C37     		adds	r7, r7, #12
 2334              		.cfi_def_cfa_offset 4
 2335 005c BD46     		mov	sp, r7
 2336              		.cfi_def_cfa_register 13
 2337              		@ sp needed
 2338 005e 80BC     		pop	{r7}
 2339              		.cfi_restore 7
 2340              		.cfi_def_cfa_offset 0
 2341 0060 7047     		bx	lr
 2342              		.cfi_endproc
 2343              	.LFE143:
 2345              		.section	.text.adc_interrupt_disable,"ax",%progbits
 2346              		.align	1
 2347              		.global	adc_interrupt_disable
 2348              		.syntax unified
 2349              		.thumb
 2350              		.thumb_func
 2351              		.fpu softvfp
 2353              	adc_interrupt_disable:
 2354              	.LFB144:
 768:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 769:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 770:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      disable ADC interrupt 
 771:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 772:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 773:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_interrupt: the adc interrupt flag
 774:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 one or more parameters can be selected
 775:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_WDE: analog watchdog interrupt flag
 776:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_EOC: end of group conversion interrupt flag
 777:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_EOIC: end of inserted group conversion interrupt flag
 778:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 779:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 780:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 781:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_interrupt_disable(uint32_t adc_periph, uint32_t adc_interrupt)
 782:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {  
 2355              		.loc 1 782 1
 2356              		.cfi_startproc
 2357              		@ args = 0, pretend = 0, frame = 8
 2358              		@ frame_needed = 1, uses_anonymous_args = 0
 2359              		@ link register save eliminated.
 2360 0000 80B4     		push	{r7}
 2361              		.cfi_def_cfa_offset 4
 2362              		.cfi_offset 7, -4
 2363 0002 83B0     		sub	sp, sp, #12
 2364              		.cfi_def_cfa_offset 16
 2365 0004 00AF     		add	r7, sp, #0
 2366              		.cfi_def_cfa_register 7
 2367 0006 7860     		str	r0, [r7, #4]
 2368 0008 3960     		str	r1, [r7]
 783:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_WDE)){  
 2369              		.loc 1 783 29
 2370 000a 3B68     		ldr	r3, [r7]
 2371 000c 03F00103 		and	r3, r3, #1
 2372              		.loc 1 783 7
 2373 0010 002B     		cmp	r3, #0
 2374 0012 07D0     		beq	.L120
 784:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) &= ~(uint32_t) ADC_CTL0_WDEIE;
 2375              		.loc 1 784 30
 2376 0014 7B68     		ldr	r3, [r7, #4]
 2377 0016 0433     		adds	r3, r3, #4
 2378 0018 1B68     		ldr	r3, [r3]
 2379 001a 7A68     		ldr	r2, [r7, #4]
 2380 001c 0432     		adds	r2, r2, #4
 2381 001e 23F04003 		bic	r3, r3, #64
 2382 0022 1360     		str	r3, [r2]
 2383              	.L120:
 785:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }  
 786:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 787:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_EOC)){      
 2384              		.loc 1 787 29
 2385 0024 3B68     		ldr	r3, [r7]
 2386 0026 03F00203 		and	r3, r3, #2
 2387              		.loc 1 787 7
 2388 002a 002B     		cmp	r3, #0
 2389 002c 07D0     		beq	.L121
 788:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) &= ~(uint32_t) ADC_CTL0_EOCIE;
 2390              		.loc 1 788 30
 2391 002e 7B68     		ldr	r3, [r7, #4]
 2392 0030 0433     		adds	r3, r3, #4
 2393 0032 1B68     		ldr	r3, [r3]
 2394 0034 7A68     		ldr	r2, [r7, #4]
 2395 0036 0432     		adds	r2, r2, #4
 2396 0038 23F02003 		bic	r3, r3, #32
 2397 003c 1360     		str	r3, [r2]
 2398              	.L121:
 789:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }  
 790:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 791:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_EOIC)){      
 2399              		.loc 1 791 29
 2400 003e 3B68     		ldr	r3, [r7]
 2401 0040 03F00403 		and	r3, r3, #4
 2402              		.loc 1 791 7
 2403 0044 002B     		cmp	r3, #0
 2404 0046 07D0     		beq	.L123
 792:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) &= ~(uint32_t) ADC_CTL0_EOICIE;
 2405              		.loc 1 792 30
 2406 0048 7B68     		ldr	r3, [r7, #4]
 2407 004a 0433     		adds	r3, r3, #4
 2408 004c 1B68     		ldr	r3, [r3]
 2409 004e 7A68     		ldr	r2, [r7, #4]
 2410 0050 0432     		adds	r2, r2, #4
 2411 0052 23F08003 		bic	r3, r3, #128
 2412 0056 1360     		str	r3, [r2]
 2413              	.L123:
 793:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 794:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 2414              		.loc 1 794 1
 2415 0058 00BF     		nop
 2416 005a 0C37     		adds	r7, r7, #12
 2417              		.cfi_def_cfa_offset 4
 2418 005c BD46     		mov	sp, r7
 2419              		.cfi_def_cfa_register 13
 2420              		@ sp needed
 2421 005e 80BC     		pop	{r7}
 2422              		.cfi_restore 7
 2423              		.cfi_def_cfa_offset 0
 2424 0060 7047     		bx	lr
 2425              		.cfi_endproc
 2426              	.LFE144:
 2428              		.section	.text.adc_watchdog_single_channel_enable,"ax",%progbits
 2429              		.align	1
 2430              		.global	adc_watchdog_single_channel_enable
 2431              		.syntax unified
 2432              		.thumb
 2433              		.thumb_func
 2434              		.fpu softvfp
 2436              	adc_watchdog_single_channel_enable:
 2437              	.LFB145:
 795:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 796:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 797:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC analog watchdog single channel 
 798:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 799:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 800:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_channel: the selected ADC channel
 801:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 802:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_CHANNEL_x: ADC Channelx(x=0..17)(x=16 and x=17 are only for ADC0)
 803:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 804:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 805:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 806:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_watchdog_single_channel_enable(uint32_t adc_periph, uint8_t adc_channel)
 807:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 2438              		.loc 1 807 1
 2439              		.cfi_startproc
 2440              		@ args = 0, pretend = 0, frame = 8
 2441              		@ frame_needed = 1, uses_anonymous_args = 0
 2442              		@ link register save eliminated.
 2443 0000 80B4     		push	{r7}
 2444              		.cfi_def_cfa_offset 4
 2445              		.cfi_offset 7, -4
 2446 0002 83B0     		sub	sp, sp, #12
 2447              		.cfi_def_cfa_offset 16
 2448 0004 00AF     		add	r7, sp, #0
 2449              		.cfi_def_cfa_register 7
 2450 0006 7860     		str	r0, [r7, #4]
 2451 0008 0B46     		mov	r3, r1
 2452 000a FB70     		strb	r3, [r7, #3]
 808:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL0(adc_periph) &= (uint32_t)~(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC | ADC_CTL0_
 2453              		.loc 1 808 26
 2454 000c 7B68     		ldr	r3, [r7, #4]
 2455 000e 0433     		adds	r3, r3, #4
 2456 0010 1A68     		ldr	r2, [r3]
 2457 0012 7B68     		ldr	r3, [r7, #4]
 2458 0014 0433     		adds	r3, r3, #4
 2459 0016 1946     		mov	r1, r3
 2460 0018 0C4B     		ldr	r3, .L125
 2461 001a 1340     		ands	r3, r3, r2
 2462 001c 0B60     		str	r3, [r1]
 809:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 810:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL0(adc_periph) |= (uint32_t)adc_channel;
 2463              		.loc 1 810 26
 2464 001e 7B68     		ldr	r3, [r7, #4]
 2465 0020 0433     		adds	r3, r3, #4
 2466 0022 1A68     		ldr	r2, [r3]
 2467              		.loc 1 810 29
 2468 0024 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2469              		.loc 1 810 26
 2470 0026 7968     		ldr	r1, [r7, #4]
 2471 0028 0431     		adds	r1, r1, #4
 2472 002a 1343     		orrs	r3, r3, r2
 2473 002c 0B60     		str	r3, [r1]
 811:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL0(adc_periph) |= (uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC);
 2474              		.loc 1 811 26
 2475 002e 7B68     		ldr	r3, [r7, #4]
 2476 0030 0433     		adds	r3, r3, #4
 2477 0032 1B68     		ldr	r3, [r3]
 2478 0034 7A68     		ldr	r2, [r7, #4]
 2479 0036 0432     		adds	r2, r2, #4
 2480 0038 43F44003 		orr	r3, r3, #12582912
 2481 003c 43F40073 		orr	r3, r3, #512
 2482 0040 1360     		str	r3, [r2]
 812:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 2483              		.loc 1 812 1
 2484 0042 00BF     		nop
 2485 0044 0C37     		adds	r7, r7, #12
 2486              		.cfi_def_cfa_offset 4
 2487 0046 BD46     		mov	sp, r7
 2488              		.cfi_def_cfa_register 13
 2489              		@ sp needed
 2490 0048 80BC     		pop	{r7}
 2491              		.cfi_restore 7
 2492              		.cfi_def_cfa_offset 0
 2493 004a 7047     		bx	lr
 2494              	.L126:
 2495              		.align	2
 2496              	.L125:
 2497 004c E0FD3FFF 		.word	-12583456
 2498              		.cfi_endproc
 2499              	.LFE145:
 2501              		.section	.text.adc_watchdog_group_channel_enable,"ax",%progbits
 2502              		.align	1
 2503              		.global	adc_watchdog_group_channel_enable
 2504              		.syntax unified
 2505              		.thumb
 2506              		.thumb_func
 2507              		.fpu softvfp
 2509              	adc_watchdog_group_channel_enable:
 2510              	.LFB146:
 813:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 814:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 815:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC analog watchdog group channel 
 816:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 817:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 818:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_channel_group: the channel group use analog watchdog
 819:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected 
 820:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 821:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 822:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_REGULAR_INSERTED_CHANNEL: both regular and inserted group
 823:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 824:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 825:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 826:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_watchdog_group_channel_enable(uint32_t adc_periph, uint8_t adc_channel_group)
 827:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 2511              		.loc 1 827 1
 2512              		.cfi_startproc
 2513              		@ args = 0, pretend = 0, frame = 8
 2514              		@ frame_needed = 1, uses_anonymous_args = 0
 2515              		@ link register save eliminated.
 2516 0000 80B4     		push	{r7}
 2517              		.cfi_def_cfa_offset 4
 2518              		.cfi_offset 7, -4
 2519 0002 83B0     		sub	sp, sp, #12
 2520              		.cfi_def_cfa_offset 16
 2521 0004 00AF     		add	r7, sp, #0
 2522              		.cfi_def_cfa_register 7
 2523 0006 7860     		str	r0, [r7, #4]
 2524 0008 0B46     		mov	r3, r1
 2525 000a FB70     		strb	r3, [r7, #3]
 828:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL0(adc_periph) &= (uint32_t)~(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC);
 2526              		.loc 1 828 26
 2527 000c 7B68     		ldr	r3, [r7, #4]
 2528 000e 0433     		adds	r3, r3, #4
 2529 0010 1B68     		ldr	r3, [r3]
 2530 0012 7A68     		ldr	r2, [r7, #4]
 2531 0014 0432     		adds	r2, r2, #4
 2532 0016 23F44003 		bic	r3, r3, #12582912
 2533 001a 23F40073 		bic	r3, r3, #512
 2534 001e 1360     		str	r3, [r2]
 829:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* select the group */
 830:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     switch(adc_channel_group){
 2535              		.loc 1 830 5
 2536 0020 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2537 0022 032B     		cmp	r3, #3
 2538 0024 18D0     		beq	.L128
 2539 0026 032B     		cmp	r3, #3
 2540 0028 1FDC     		bgt	.L133
 2541 002a 012B     		cmp	r3, #1
 2542 002c 02D0     		beq	.L130
 2543 002e 022B     		cmp	r3, #2
 2544 0030 09D0     		beq	.L131
 831:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_REGULAR_CHANNEL:
 832:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_RWDEN;
 833:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 834:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL:
 835:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_IWDEN;
 836:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 837:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_REGULAR_INSERTED_CHANNEL:
 838:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN);
 839:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 840:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
 841:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 2545              		.loc 1 841 9
 2546 0032 1AE0     		b	.L133
 2547              	.L130:
 832:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 2548              		.loc 1 832 30
 2549 0034 7B68     		ldr	r3, [r7, #4]
 2550 0036 0433     		adds	r3, r3, #4
 2551 0038 1B68     		ldr	r3, [r3]
 2552 003a 7A68     		ldr	r2, [r7, #4]
 2553 003c 0432     		adds	r2, r2, #4
 2554 003e 43F40003 		orr	r3, r3, #8388608
 2555 0042 1360     		str	r3, [r2]
 833:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL:
 2556              		.loc 1 833 9
 2557 0044 12E0     		b	.L132
 2558              	.L131:
 835:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 2559              		.loc 1 835 30
 2560 0046 7B68     		ldr	r3, [r7, #4]
 2561 0048 0433     		adds	r3, r3, #4
 2562 004a 1B68     		ldr	r3, [r3]
 2563 004c 7A68     		ldr	r2, [r7, #4]
 2564 004e 0432     		adds	r2, r2, #4
 2565 0050 43F48003 		orr	r3, r3, #4194304
 2566 0054 1360     		str	r3, [r2]
 836:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_REGULAR_INSERTED_CHANNEL:
 2567              		.loc 1 836 9
 2568 0056 09E0     		b	.L132
 2569              	.L128:
 838:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 2570              		.loc 1 838 30
 2571 0058 7B68     		ldr	r3, [r7, #4]
 2572 005a 0433     		adds	r3, r3, #4
 2573 005c 1B68     		ldr	r3, [r3]
 2574 005e 7A68     		ldr	r2, [r7, #4]
 2575 0060 0432     		adds	r2, r2, #4
 2576 0062 43F44003 		orr	r3, r3, #12582912
 2577 0066 1360     		str	r3, [r2]
 839:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
 2578              		.loc 1 839 9
 2579 0068 00E0     		b	.L132
 2580              	.L133:
 2581              		.loc 1 841 9
 2582 006a 00BF     		nop
 2583              	.L132:
 842:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 843:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 2584              		.loc 1 843 1
 2585 006c 00BF     		nop
 2586 006e 0C37     		adds	r7, r7, #12
 2587              		.cfi_def_cfa_offset 4
 2588 0070 BD46     		mov	sp, r7
 2589              		.cfi_def_cfa_register 13
 2590              		@ sp needed
 2591 0072 80BC     		pop	{r7}
 2592              		.cfi_restore 7
 2593              		.cfi_def_cfa_offset 0
 2594 0074 7047     		bx	lr
 2595              		.cfi_endproc
 2596              	.LFE146:
 2598              		.section	.text.adc_watchdog_disable,"ax",%progbits
 2599              		.align	1
 2600              		.global	adc_watchdog_disable
 2601              		.syntax unified
 2602              		.thumb
 2603              		.thumb_func
 2604              		.fpu softvfp
 2606              	adc_watchdog_disable:
 2607              	.LFB147:
 844:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 845:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 846:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      disable ADC analog watchdog 
 847:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 848:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 849:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 850:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 851:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 852:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_watchdog_disable(uint32_t adc_periph)
 853:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 2608              		.loc 1 853 1
 2609              		.cfi_startproc
 2610              		@ args = 0, pretend = 0, frame = 8
 2611              		@ frame_needed = 1, uses_anonymous_args = 0
 2612              		@ link register save eliminated.
 2613 0000 80B4     		push	{r7}
 2614              		.cfi_def_cfa_offset 4
 2615              		.cfi_offset 7, -4
 2616 0002 83B0     		sub	sp, sp, #12
 2617              		.cfi_def_cfa_offset 16
 2618 0004 00AF     		add	r7, sp, #0
 2619              		.cfi_def_cfa_register 7
 2620 0006 7860     		str	r0, [r7, #4]
 854:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL0(adc_periph) &= (uint32_t)~(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC | ADC_CTL0_
 2621              		.loc 1 854 26
 2622 0008 7B68     		ldr	r3, [r7, #4]
 2623 000a 0433     		adds	r3, r3, #4
 2624 000c 1A68     		ldr	r2, [r3]
 2625 000e 7B68     		ldr	r3, [r7, #4]
 2626 0010 0433     		adds	r3, r3, #4
 2627 0012 1946     		mov	r1, r3
 2628 0014 034B     		ldr	r3, .L135
 2629 0016 1340     		ands	r3, r3, r2
 2630 0018 0B60     		str	r3, [r1]
 855:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 2631              		.loc 1 855 1
 2632 001a 00BF     		nop
 2633 001c 0C37     		adds	r7, r7, #12
 2634              		.cfi_def_cfa_offset 4
 2635 001e BD46     		mov	sp, r7
 2636              		.cfi_def_cfa_register 13
 2637              		@ sp needed
 2638 0020 80BC     		pop	{r7}
 2639              		.cfi_restore 7
 2640              		.cfi_def_cfa_offset 0
 2641 0022 7047     		bx	lr
 2642              	.L136:
 2643              		.align	2
 2644              	.L135:
 2645 0024 E0FD3FFF 		.word	-12583456
 2646              		.cfi_endproc
 2647              	.LFE147:
 2649              		.section	.text.adc_watchdog_threshold_config,"ax",%progbits
 2650              		.align	1
 2651              		.global	adc_watchdog_threshold_config
 2652              		.syntax unified
 2653              		.thumb
 2654              		.thumb_func
 2655              		.fpu softvfp
 2657              	adc_watchdog_threshold_config:
 2658              	.LFB148:
 856:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 857:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 858:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC analog watchdog threshold 
 859:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 860:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 861:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  low_threshold: analog watchdog low threshold,0..4095
 862:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  high_threshold: analog watchdog high threshold,0..4095
 863:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 864:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 865:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 866:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_watchdog_threshold_config(uint32_t adc_periph , uint16_t low_threshold , uint16_t high_thr
 867:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 2659              		.loc 1 867 1
 2660              		.cfi_startproc
 2661              		@ args = 0, pretend = 0, frame = 8
 2662              		@ frame_needed = 1, uses_anonymous_args = 0
 2663              		@ link register save eliminated.
 2664 0000 80B4     		push	{r7}
 2665              		.cfi_def_cfa_offset 4
 2666              		.cfi_offset 7, -4
 2667 0002 83B0     		sub	sp, sp, #12
 2668              		.cfi_def_cfa_offset 16
 2669 0004 00AF     		add	r7, sp, #0
 2670              		.cfi_def_cfa_register 7
 2671 0006 7860     		str	r0, [r7, #4]
 2672 0008 0B46     		mov	r3, r1
 2673 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 2674 000c 1346     		mov	r3, r2	@ movhi
 2675 000e 3B80     		strh	r3, [r7]	@ movhi
 868:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_WDLT(adc_periph) = (uint32_t)WDLT_WDLT(low_threshold);
 2676              		.loc 1 868 38
 2677 0010 7B88     		ldrh	r3, [r7, #2]
 2678              		.loc 1 868 5
 2679 0012 7A68     		ldr	r2, [r7, #4]
 2680 0014 2832     		adds	r2, r2, #40
 2681              		.loc 1 868 28
 2682 0016 C3F30B03 		ubfx	r3, r3, #0, #12
 2683              		.loc 1 868 26
 2684 001a 1360     		str	r3, [r2]
 869:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_WDHT(adc_periph) = (uint32_t)WDHT_WDHT(high_threshold);
 2685              		.loc 1 869 38
 2686 001c 3B88     		ldrh	r3, [r7]
 2687              		.loc 1 869 5
 2688 001e 7A68     		ldr	r2, [r7, #4]
 2689 0020 2432     		adds	r2, r2, #36
 2690              		.loc 1 869 28
 2691 0022 C3F30B03 		ubfx	r3, r3, #0, #12
 2692              		.loc 1 869 26
 2693 0026 1360     		str	r3, [r2]
 870:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 2694              		.loc 1 870 1
 2695 0028 00BF     		nop
 2696 002a 0C37     		adds	r7, r7, #12
 2697              		.cfi_def_cfa_offset 4
 2698 002c BD46     		mov	sp, r7
 2699              		.cfi_def_cfa_register 13
 2700              		@ sp needed
 2701 002e 80BC     		pop	{r7}
 2702              		.cfi_restore 7
 2703              		.cfi_def_cfa_offset 0
 2704 0030 7047     		bx	lr
 2705              		.cfi_endproc
 2706              	.LFE148:
 2708              		.section	.text.adc_oversample_mode_config,"ax",%progbits
 2709              		.align	1
 2710              		.global	adc_oversample_mode_config
 2711              		.syntax unified
 2712              		.thumb
 2713              		.thumb_func
 2714              		.fpu softvfp
 2716              	adc_oversample_mode_config:
 2717              	.LFB149:
 871:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 872:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 873:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC oversample mode 
 874:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 875:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 876:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  mode: ADC oversampling mode
 877:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only oneparameter can be selected
 878:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_ALL_CONVERT: all oversampled conversions for a channel are done 
 879:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_ONE_CONVERT: each oversampled conversion for a channel needs a t
 880:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  shift: ADC oversampling shift
 881:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only oneparameter can be selected
 882:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_NONE: no oversampling shift
 883:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_1B: 1-bit oversampling shift
 884:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_2B: 2-bit oversampling shift
 885:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_3B: 3-bit oversampling shift
 886:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_4B: 3-bit oversampling shift
 887:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_5B: 5-bit oversampling shift
 888:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_6B: 6-bit oversampling shift
 889:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_7B: 7-bit oversampling shift
 890:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_8B: 8-bit oversampling shift
 891:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  ratio: ADC oversampling ratio
 892:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only oneparameter can be selected
 893:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL2: oversampling ratio multiple 2
 894:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL4: oversampling ratio multiple 4
 895:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL8: oversampling ratio multiple 8
 896:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL16: oversampling ratio multiple 16
 897:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL32: oversampling ratio multiple 32
 898:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL64: oversampling ratio multiple 64
 899:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL128: oversampling ratio multiple 128
 900:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL256: oversampling ratio multiple 256
 901:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 902:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 903:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 904:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_oversample_mode_config(uint32_t adc_periph, uint32_t mode, uint16_t shift, uint8_t ratio)
 905:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 2718              		.loc 1 905 1
 2719              		.cfi_startproc
 2720              		@ args = 0, pretend = 0, frame = 16
 2721              		@ frame_needed = 1, uses_anonymous_args = 0
 2722              		@ link register save eliminated.
 2723 0000 80B4     		push	{r7}
 2724              		.cfi_def_cfa_offset 4
 2725              		.cfi_offset 7, -4
 2726 0002 85B0     		sub	sp, sp, #20
 2727              		.cfi_def_cfa_offset 24
 2728 0004 00AF     		add	r7, sp, #0
 2729              		.cfi_def_cfa_register 7
 2730 0006 F860     		str	r0, [r7, #12]
 2731 0008 B960     		str	r1, [r7, #8]
 2732 000a 1146     		mov	r1, r2
 2733 000c 1A46     		mov	r2, r3
 2734 000e 0B46     		mov	r3, r1	@ movhi
 2735 0010 FB80     		strh	r3, [r7, #6]	@ movhi
 2736 0012 1346     		mov	r3, r2
 2737 0014 7B71     		strb	r3, [r7, #5]
 906:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(ADC_OVERSAMPLING_ONE_CONVERT == mode){
 2738              		.loc 1 906 7
 2739 0016 BB68     		ldr	r3, [r7, #8]
 2740 0018 B3F5007F 		cmp	r3, #512
 2741 001c 08D1     		bne	.L139
 907:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_OVSAMPCTL(adc_periph) |= (uint32_t)ADC_OVSAMPCTL_TOVS;
 2742              		.loc 1 907 35
 2743 001e FB68     		ldr	r3, [r7, #12]
 2744 0020 8033     		adds	r3, r3, #128
 2745 0022 1B68     		ldr	r3, [r3]
 2746 0024 FA68     		ldr	r2, [r7, #12]
 2747 0026 8032     		adds	r2, r2, #128
 2748 0028 43F40073 		orr	r3, r3, #512
 2749 002c 1360     		str	r3, [r2]
 2750 002e 07E0     		b	.L140
 2751              	.L139:
 908:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 909:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)ADC_OVSAMPCTL_TOVS);
 2752              		.loc 1 909 35
 2753 0030 FB68     		ldr	r3, [r7, #12]
 2754 0032 8033     		adds	r3, r3, #128
 2755 0034 1B68     		ldr	r3, [r3]
 2756 0036 FA68     		ldr	r2, [r7, #12]
 2757 0038 8032     		adds	r2, r2, #128
 2758 003a 23F40073 		bic	r3, r3, #512
 2759 003e 1360     		str	r3, [r2]
 2760              	.L140:
 910:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 911:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* config the shift and ratio */
 912:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)(ADC_OVSAMPCTL_OVSR | ADC_OVSAMPCTL_OVSS));
 2761              		.loc 1 912 31
 2762 0040 FB68     		ldr	r3, [r7, #12]
 2763 0042 8033     		adds	r3, r3, #128
 2764 0044 1B68     		ldr	r3, [r3]
 2765 0046 FA68     		ldr	r2, [r7, #12]
 2766 0048 8032     		adds	r2, r2, #128
 2767 004a 23F4FE73 		bic	r3, r3, #508
 2768 004e 1360     		str	r3, [r2]
 913:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_OVSAMPCTL(adc_periph) |= ((uint32_t)shift | (uint32_t)ratio);
 2769              		.loc 1 913 31
 2770 0050 FB68     		ldr	r3, [r7, #12]
 2771 0052 8033     		adds	r3, r3, #128
 2772 0054 1A68     		ldr	r2, [r3]
 2773              		.loc 1 913 35
 2774 0056 F988     		ldrh	r1, [r7, #6]
 2775              		.loc 1 913 53
 2776 0058 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 2777              		.loc 1 913 51
 2778 005a 0B43     		orrs	r3, r3, r1
 2779              		.loc 1 913 31
 2780 005c F968     		ldr	r1, [r7, #12]
 2781 005e 8031     		adds	r1, r1, #128
 2782 0060 1343     		orrs	r3, r3, r2
 2783 0062 0B60     		str	r3, [r1]
 914:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 2784              		.loc 1 914 1
 2785 0064 00BF     		nop
 2786 0066 1437     		adds	r7, r7, #20
 2787              		.cfi_def_cfa_offset 4
 2788 0068 BD46     		mov	sp, r7
 2789              		.cfi_def_cfa_register 13
 2790              		@ sp needed
 2791 006a 80BC     		pop	{r7}
 2792              		.cfi_restore 7
 2793              		.cfi_def_cfa_offset 0
 2794 006c 7047     		bx	lr
 2795              		.cfi_endproc
 2796              	.LFE149:
 2798              		.section	.text.adc_oversample_mode_enable,"ax",%progbits
 2799              		.align	1
 2800              		.global	adc_oversample_mode_enable
 2801              		.syntax unified
 2802              		.thumb
 2803              		.thumb_func
 2804              		.fpu softvfp
 2806              	adc_oversample_mode_enable:
 2807              	.LFB150:
 915:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 916:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 917:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      enable ADC oversample mode 
 918:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 919:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 920:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 921:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 922:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 923:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_oversample_mode_enable(uint32_t adc_periph)
 924:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 2808              		.loc 1 924 1
 2809              		.cfi_startproc
 2810              		@ args = 0, pretend = 0, frame = 8
 2811              		@ frame_needed = 1, uses_anonymous_args = 0
 2812              		@ link register save eliminated.
 2813 0000 80B4     		push	{r7}
 2814              		.cfi_def_cfa_offset 4
 2815              		.cfi_offset 7, -4
 2816 0002 83B0     		sub	sp, sp, #12
 2817              		.cfi_def_cfa_offset 16
 2818 0004 00AF     		add	r7, sp, #0
 2819              		.cfi_def_cfa_register 7
 2820 0006 7860     		str	r0, [r7, #4]
 925:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_OVSAMPCTL(adc_periph) |= ADC_OVSAMPCTL_OVSEN;
 2821              		.loc 1 925 31
 2822 0008 7B68     		ldr	r3, [r7, #4]
 2823 000a 8033     		adds	r3, r3, #128
 2824 000c 1B68     		ldr	r3, [r3]
 2825 000e 7A68     		ldr	r2, [r7, #4]
 2826 0010 8032     		adds	r2, r2, #128
 2827 0012 43F00103 		orr	r3, r3, #1
 2828 0016 1360     		str	r3, [r2]
 926:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 2829              		.loc 1 926 1
 2830 0018 00BF     		nop
 2831 001a 0C37     		adds	r7, r7, #12
 2832              		.cfi_def_cfa_offset 4
 2833 001c BD46     		mov	sp, r7
 2834              		.cfi_def_cfa_register 13
 2835              		@ sp needed
 2836 001e 80BC     		pop	{r7}
 2837              		.cfi_restore 7
 2838              		.cfi_def_cfa_offset 0
 2839 0020 7047     		bx	lr
 2840              		.cfi_endproc
 2841              	.LFE150:
 2843              		.section	.text.adc_oversample_mode_disable,"ax",%progbits
 2844              		.align	1
 2845              		.global	adc_oversample_mode_disable
 2846              		.syntax unified
 2847              		.thumb
 2848              		.thumb_func
 2849              		.fpu softvfp
 2851              	adc_oversample_mode_disable:
 2852              	.LFB151:
 927:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 928:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 929:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      disable ADC oversample mode 
 930:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 931:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 932:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 933:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 934:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 935:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_oversample_mode_disable(uint32_t adc_periph)
 936:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 2853              		.loc 1 936 1
 2854              		.cfi_startproc
 2855              		@ args = 0, pretend = 0, frame = 8
 2856              		@ frame_needed = 1, uses_anonymous_args = 0
 2857              		@ link register save eliminated.
 2858 0000 80B4     		push	{r7}
 2859              		.cfi_def_cfa_offset 4
 2860              		.cfi_offset 7, -4
 2861 0002 83B0     		sub	sp, sp, #12
 2862              		.cfi_def_cfa_offset 16
 2863 0004 00AF     		add	r7, sp, #0
 2864              		.cfi_def_cfa_register 7
 2865 0006 7860     		str	r0, [r7, #4]
 937:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)ADC_OVSAMPCTL_OVSEN);
 2866              		.loc 1 937 31
 2867 0008 7B68     		ldr	r3, [r7, #4]
 2868 000a 8033     		adds	r3, r3, #128
 2869 000c 1B68     		ldr	r3, [r3]
 2870 000e 7A68     		ldr	r2, [r7, #4]
 2871 0010 8032     		adds	r2, r2, #128
 2872 0012 23F00103 		bic	r3, r3, #1
 2873 0016 1360     		str	r3, [r2]
 938:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 2874              		.loc 1 938 1
 2875 0018 00BF     		nop
 2876 001a 0C37     		adds	r7, r7, #12
 2877              		.cfi_def_cfa_offset 4
 2878 001c BD46     		mov	sp, r7
 2879              		.cfi_def_cfa_register 13
 2880              		@ sp needed
 2881 001e 80BC     		pop	{r7}
 2882              		.cfi_restore 7
 2883              		.cfi_def_cfa_offset 0
 2884 0020 7047     		bx	lr
 2885              		.cfi_endproc
 2886              	.LFE151:
 2888              		.text
 2889              	.Letext0:
 2890              		.file 2 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 2891              		.file 3 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 2892              		.file 4 "../Firmware/CMSIS/core_cm4.h"
 2893              		.file 5 "../Firmware/CMSIS/GD/GD32F30x/Include/system_gd32f30x.h"
 2894              		.file 6 "../Firmware/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 2895              		.file 7 "../Firmware/GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_adc.c
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:16     .text.adc_deinit:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:24     .text.adc_deinit:00000000 adc_deinit
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:101    .text.adc_deinit:0000006c $d
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:108    .text.adc_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:115    .text.adc_enable:00000000 adc_enable
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:163    .text.adc_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:170    .text.adc_disable:00000000 adc_disable
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:208    .text.adc_calibration_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:215    .text.adc_calibration_enable:00000000 adc_calibration_enable
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:286    .text.adc_dma_mode_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:293    .text.adc_dma_mode_enable:00000000 adc_dma_mode_enable
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:331    .text.adc_dma_mode_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:338    .text.adc_dma_mode_disable:00000000 adc_dma_mode_disable
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:376    .text.adc_tempsensor_vrefint_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:383    .text.adc_tempsensor_vrefint_enable:00000000 adc_tempsensor_vrefint_enable
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:413    .text.adc_tempsensor_vrefint_enable:00000018 $d
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:418    .text.adc_tempsensor_vrefint_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:425    .text.adc_tempsensor_vrefint_disable:00000000 adc_tempsensor_vrefint_disable
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:455    .text.adc_tempsensor_vrefint_disable:00000018 $d
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:460    .text.adc_resolution_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:467    .text.adc_resolution_config:00000000 adc_resolution_config
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:516    .text.adc_discontinuous_mode_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:523    .text.adc_discontinuous_mode_config:00000000 adc_discontinuous_mode_config
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:618    .text.adc_mode_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:625    .text.adc_mode_config:00000000 adc_mode_config
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:667    .text.adc_mode_config:0000002c $d
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:672    .text.adc_special_function_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:679    .text.adc_special_function_config:00000000 adc_special_function_config
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:808    .text.adc_data_alignment_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:815    .text.adc_data_alignment_config:00000000 adc_data_alignment_config
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:870    .text.adc_channel_length_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:877    .text.adc_channel_length_config:00000000 adc_channel_length_config
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:969    .text.adc_regular_channel_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:976    .text.adc_regular_channel_config:00000000 adc_regular_channel_config
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1244   .text.adc_inserted_channel_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1251   .text.adc_inserted_channel_config:00000000 adc_inserted_channel_config
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1440   .text.adc_inserted_channel_offset_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1447   .text.adc_inserted_channel_offset_config:00000000 adc_inserted_channel_offset_config
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1521   .text.adc_external_trigger_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1528   .text.adc_external_trigger_config:00000000 adc_external_trigger_config
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1628   .text.adc_external_trigger_source_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1635   .text.adc_external_trigger_source_config:00000000 adc_external_trigger_source_config
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1719   .text.adc_software_trigger_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1726   .text.adc_software_trigger_enable:00000000 adc_software_trigger_enable
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1788   .text.adc_regular_data_read:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1795   .text.adc_regular_data_read:00000000 adc_regular_data_read
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1831   .text.adc_inserted_data_read:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1838   .text.adc_inserted_data_read:00000000 adc_inserted_data_read
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1863   .text.adc_inserted_data_read:00000018 $d
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1867   .text.adc_inserted_data_read:00000028 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1929   .text.adc_sync_mode_convert_value_read:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1936   .text.adc_sync_mode_convert_value_read:00000000 adc_sync_mode_convert_value_read
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1963   .text.adc_sync_mode_convert_value_read:00000010 $d
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1968   .text.adc_flag_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:1975   .text.adc_flag_get:00000000 adc_flag_get
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2024   .text.adc_flag_clear:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2031   .text.adc_flag_clear:00000000 adc_flag_clear
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2069   .text.adc_interrupt_flag_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2076   .text.adc_interrupt_flag_get:00000000 adc_interrupt_flag_get
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2218   .text.adc_interrupt_flag_clear:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2225   .text.adc_interrupt_flag_clear:00000000 adc_interrupt_flag_clear
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2263   .text.adc_interrupt_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2270   .text.adc_interrupt_enable:00000000 adc_interrupt_enable
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2346   .text.adc_interrupt_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2353   .text.adc_interrupt_disable:00000000 adc_interrupt_disable
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2429   .text.adc_watchdog_single_channel_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2436   .text.adc_watchdog_single_channel_enable:00000000 adc_watchdog_single_channel_enable
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2497   .text.adc_watchdog_single_channel_enable:0000004c $d
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2502   .text.adc_watchdog_group_channel_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2509   .text.adc_watchdog_group_channel_enable:00000000 adc_watchdog_group_channel_enable
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2599   .text.adc_watchdog_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2606   .text.adc_watchdog_disable:00000000 adc_watchdog_disable
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2645   .text.adc_watchdog_disable:00000024 $d
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2650   .text.adc_watchdog_threshold_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2657   .text.adc_watchdog_threshold_config:00000000 adc_watchdog_threshold_config
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2709   .text.adc_oversample_mode_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2716   .text.adc_oversample_mode_config:00000000 adc_oversample_mode_config
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2799   .text.adc_oversample_mode_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2806   .text.adc_oversample_mode_enable:00000000 adc_oversample_mode_enable
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2844   .text.adc_oversample_mode_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccHfvSMW.s:2851   .text.adc_oversample_mode_disable:00000000 adc_oversample_mode_disable
                           .group:00000000 wm4.0.0b2cbd0a579afdcbc37120f4ceb86892
                           .group:00000000 wm4.gd32f30x.h.39.a203e36f89dbb1753b66e1e665732b11
                           .group:00000000 wm4.core_cm4.h.47.434d5634a5df7142236685d6945e71d7
                           .group:00000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.43.bf657009d9c246d6ac6e7b120cdd899a
                           .group:00000000 wm4.core_cm4.h.196.6f0a9ac4bbc7fecc10f22e6a71f29e52
                           .group:00000000 wm4.system_gd32f30x.h.38.120525a84dcd3d76a4734e6bcde7b49c
                           .group:00000000 wm4.gd32f30x.h.294.5e6753de52124d3e3ab34f8aafd628cc
                           .group:00000000 wm4.gd32f30x_rcu.h.41.eb7011467c51e1274d4ea5dfbe3b7403
                           .group:00000000 wm4.gd32f30x_can.h.36.85eb2b9bdffce148e9f2cf53e35a47f8
                           .group:00000000 wm4.gd32f30x_crc.h.36.3e50e7397bf79ecca0d280169ab2b7e1
                           .group:00000000 wm4.gd32f30x_ctc.h.36.42aeab0e42f8a7b6cc58608cdc08a712
                           .group:00000000 wm4.gd32f30x_dac.h.36.f867e713911fc6770d5f38223b88a122
                           .group:00000000 wm4.gd32f30x_dbg.h.36.4d3777753862ded915f1f9e71f4c290a
                           .group:00000000 wm4.gd32f30x_dma.h.36.00aa3536820feed4ebeab0c0060e7723
                           .group:00000000 wm4.gd32f30x_exti.h.36.64affc4e75ae7f53393e90b0bfc38f38
                           .group:00000000 wm4.gd32f30x_fmc.h.37.17b3f65aacec1755989aca30031b6a7c
                           .group:00000000 wm4.gd32f30x_fwdgt.h.36.1e7c1bfe259ede52150f5b1c58591a95
                           .group:00000000 wm4.gd32f30x_gpio.h.36.faffc48a681d1163918cf519d3cc7454
                           .group:00000000 wm4.gd32f30x_i2c.h.36.5765e4fd7e67145781f52c3602fdf526
                           .group:00000000 wm4.gd32f30x_pmu.h.37.9dd0def5d1159a6e20d49fadc0da3d91
                           .group:00000000 wm4.gd32f30x_bkp.h.36.74dcfa31c344ae6ddc6f3a850e1b1f1c
                           .group:00000000 wm4.gd32f30x_rtc.h.37.6e2dc4b1c1143d8443b19d8b8578e187
                           .group:00000000 wm4.gd32f30x_sdio.h.36.6dde0ac1ffebc8ac87750ca48ebf5355
                           .group:00000000 wm4.gd32f30x_spi.h.36.761dbcfdf151612384a2a7e1dfbd70a2
                           .group:00000000 wm4.gd32f30x_timer.h.36.aa3a076608594e31d0be360d6248cd0c
                           .group:00000000 wm4.gd32f30x_usart.h.36.c16033d6419d9317c5e1d5c9a4db894a
                           .group:00000000 wm4.gd32f30x_wwdgt.h.37.074fc90df4806e0bcba242ad61cb154f
                           .group:00000000 wm4.gd32f30x_misc.h.36.ca5ec56efc9d42fdcdbc33fa419c4320
                           .group:00000000 wm4.gd32f30x_enet.h.36.7f39b2eaaae239e349e809a8bdf838ed
                           .group:00000000 wm4.gd32f30x_exmc.h.36.6a5eb51a45aba96edb0f318836bccfc7
                           .group:00000000 wm4.gd32f30x_adc.h.41.80041b363f4371592d1d246b5c6086a0

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
