\hypertarget{group___r_c_c___p_l_l_p___clock___divider}{}\doxysection{PLLP Clock Divider}
\label{group___r_c_c___p_l_l_p___clock___divider}\index{PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga16248cbd581f020b8a8d1cf0d9f0864d}{RCC\+\_\+\+PLLP\+\_\+\+DIV2}}~((uint32\+\_\+t)0x00000002U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga91b2c03c1f205addc5f52a1e740f801a}{RCC\+\_\+\+PLLP\+\_\+\+DIV4}}~((uint32\+\_\+t)0x00000004U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga5ad6be8ec0a6efaa1c81fbd29017a1fa}{RCC\+\_\+\+PLLP\+\_\+\+DIV6}}~((uint32\+\_\+t)0x00000006U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_gaab7662734bfff248c5dad97ea5f6736e}{RCC\+\_\+\+PLLP\+\_\+\+DIV8}}~((uint32\+\_\+t)0x00000008U)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___p_l_l_p___clock___divider_ga16248cbd581f020b8a8d1cf0d9f0864d}\label{group___r_c_c___p_l_l_p___clock___divider_ga16248cbd581f020b8a8d1cf0d9f0864d}} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV2@{RCC\_PLLP\_DIV2}}
\index{RCC\_PLLP\_DIV2@{RCC\_PLLP\_DIV2}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLP\_DIV2}{RCC\_PLLP\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV2~((uint32\+\_\+t)0x00000002U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00170}{170}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l_p___clock___divider_ga91b2c03c1f205addc5f52a1e740f801a}\label{group___r_c_c___p_l_l_p___clock___divider_ga91b2c03c1f205addc5f52a1e740f801a}} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV4@{RCC\_PLLP\_DIV4}}
\index{RCC\_PLLP\_DIV4@{RCC\_PLLP\_DIV4}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLP\_DIV4}{RCC\_PLLP\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV4~((uint32\+\_\+t)0x00000004U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00171}{171}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l_p___clock___divider_ga5ad6be8ec0a6efaa1c81fbd29017a1fa}\label{group___r_c_c___p_l_l_p___clock___divider_ga5ad6be8ec0a6efaa1c81fbd29017a1fa}} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV6@{RCC\_PLLP\_DIV6}}
\index{RCC\_PLLP\_DIV6@{RCC\_PLLP\_DIV6}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLP\_DIV6}{RCC\_PLLP\_DIV6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV6~((uint32\+\_\+t)0x00000006U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00172}{172}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l_p___clock___divider_gaab7662734bfff248c5dad97ea5f6736e}\label{group___r_c_c___p_l_l_p___clock___divider_gaab7662734bfff248c5dad97ea5f6736e}} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV8@{RCC\_PLLP\_DIV8}}
\index{RCC\_PLLP\_DIV8@{RCC\_PLLP\_DIV8}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLP\_DIV8}{RCC\_PLLP\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV8~((uint32\+\_\+t)0x00000008U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00173}{173}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

