{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529484800785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529484800792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 16:53:20 2018 " "Processing started: Wed Jun 20 16:53:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529484800792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529484800792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timename -c timename " "Command: quartus_map --read_settings_files=on --write_settings_files=off timename -c timename" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529484800792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529484801166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529484801166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp.v 1 1 " "Found 1 design units, including 1 entities, in source file fp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp " "Found entity 1: fp" {  } { { "fp.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/fp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529484812524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529484812524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt4.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt4 " "Found entity 1: cnt4" {  } { { "cnt4.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/cnt4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529484812528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529484812528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec7s.v 1 1 " "Found 1 design units, including 1 entities, in source file dec7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7s " "Found entity 1: Dec7s" {  } { { "Dec7s.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/Dec7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529484812532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529484812532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529484812537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529484812537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529484812541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529484812541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour.v 1 1 " "Found 1 design units, including 1 entities, in source file hour.v" { { "Info" "ISGN_ENTITY_NAME" "1 hour " "Found entity 1: hour" {  } { { "hour.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/hour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529484812545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529484812545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tfp.v 1 1 " "Found 1 design units, including 1 entities, in source file tfp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tfp " "Found entity 1: Tfp" {  } { { "Tfp.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/Tfp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529484812550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529484812550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timename.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timename.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timename " "Found entity 1: timename" {  } { { "timename.bdf" "" { Schematic "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/timename.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529484812554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529484812554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "index.v 1 1 " "Found 1 design units, including 1 entities, in source file index.v" { { "Info" "ISGN_ENTITY_NAME" "1 index " "Found entity 1: index" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529484812559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529484812559 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex0 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex0\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529484812560 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex0 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex0\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529484812560 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex1 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex1\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529484812560 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex1 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex1\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529484812560 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex2 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex2\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529484812560 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex2 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex2\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529484812560 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex3 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex3\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529484812560 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex3 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex3\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529484812560 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex4 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex4\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529484812560 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex4 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex4\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529484812560 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex5 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex5\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529484812560 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex5 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex5\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529484812560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "index " "Elaborating entity \"index\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529484812602 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q1 index.v(7) " "Verilog HDL or VHDL warning at index.v(7): object \"q1\" assigned a value but never read" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529484812641 "|index"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q2 index.v(7) " "Verilog HDL or VHDL warning at index.v(7): object \"q2\" assigned a value but never read" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529484812641 "|index"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q3 index.v(7) " "Verilog HDL or VHDL warning at index.v(7): object \"q3\" assigned a value but never read" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529484812641 "|index"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q4 index.v(7) " "Verilog HDL or VHDL warning at index.v(7): object \"q4\" assigned a value but never read" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529484812641 "|index"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q5 index.v(7) " "Verilog HDL or VHDL warning at index.v(7): object \"q5\" assigned a value but never read" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529484812641 "|index"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q6 index.v(7) " "Verilog HDL or VHDL warning at index.v(7): object \"q6\" assigned a value but never read" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529484812641 "|index"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "index.v(10) " "Verilog HDL Event Control error at index.v(10): mixed single- and double-edge expressions are not supported" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 10 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1529484812641 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw0 index.v(13) " "Verilog HDL Always Construct warning at index.v(13): variable \"sw0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812641 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second index.v(15) " "Verilog HDL Always Construct warning at index.v(15): variable \"second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812641 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(15) " "Verilog HDL assignment warning at index.v(15): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812642 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw0 index.v(18) " "Verilog HDL Always Construct warning at index.v(18): variable \"sw0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812642 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw1 index.v(20) " "Verilog HDL Always Construct warning at index.v(20): variable \"sw1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812642 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second index.v(24) " "Verilog HDL Always Construct warning at index.v(24): variable \"second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812642 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(24) " "Verilog HDL assignment warning at index.v(24): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812642 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes index.v(29) " "Verilog HDL Always Construct warning at index.v(29): variable \"minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812642 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(29) " "Verilog HDL assignment warning at index.v(29): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812642 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key3 index.v(32) " "Verilog HDL Always Construct warning at index.v(32): variable \"key3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812642 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hour index.v(34) " "Verilog HDL Always Construct warning at index.v(34): variable \"hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812642 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(34) " "Verilog HDL assignment warning at index.v(34): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812642 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "day index.v(42) " "Verilog HDL Always Construct warning at index.v(42): variable \"day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812643 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(42) " "Verilog HDL assignment warning at index.v(42): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812643 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "month index.v(47) " "Verilog HDL Always Construct warning at index.v(47): variable \"month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812643 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(47) " "Verilog HDL assignment warning at index.v(47): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812643 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key3 index.v(50) " "Verilog HDL Always Construct warning at index.v(50): variable \"key3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812643 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "year index.v(52) " "Verilog HDL Always Construct warning at index.v(52): variable \"year\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812643 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(52) " "Verilog HDL assignment warning at index.v(52): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812643 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second index.v(58) " "Verilog HDL Always Construct warning at index.v(58): variable \"second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812643 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes index.v(61) " "Verilog HDL Always Construct warning at index.v(61): variable \"minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812644 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(61) " "Verilog HDL assignment warning at index.v(61): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812644 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes index.v(64) " "Verilog HDL Always Construct warning at index.v(64): variable \"minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812644 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hour index.v(67) " "Verilog HDL Always Construct warning at index.v(67): variable \"hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812644 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(67) " "Verilog HDL assignment warning at index.v(67): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812644 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hour index.v(70) " "Verilog HDL Always Construct warning at index.v(70): variable \"hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812644 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "day index.v(73) " "Verilog HDL Always Construct warning at index.v(73): variable \"day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812644 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(73) " "Verilog HDL assignment warning at index.v(73): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812644 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "month index.v(77) " "Verilog HDL Always Construct warning at index.v(77): variable \"month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812644 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "year index.v(79) " "Verilog HDL Always Construct warning at index.v(79): variable \"year\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812644 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "day index.v(81) " "Verilog HDL Always Construct warning at index.v(81): variable \"day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812645 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "day index.v(89) " "Verilog HDL Always Construct warning at index.v(89): variable \"day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812645 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "month index.v(98) " "Verilog HDL Always Construct warning at index.v(98): variable \"month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812645 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "day index.v(100) " "Verilog HDL Always Construct warning at index.v(100): variable \"day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812645 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "month index.v(102) " "Verilog HDL Always Construct warning at index.v(102): variable \"month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812645 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(102) " "Verilog HDL assignment warning at index.v(102): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812645 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "month index.v(107) " "Verilog HDL Always Construct warning at index.v(107): variable \"month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812646 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "day index.v(109) " "Verilog HDL Always Construct warning at index.v(109): variable \"day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812646 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "month index.v(111) " "Verilog HDL Always Construct warning at index.v(111): variable \"month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812646 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(111) " "Verilog HDL assignment warning at index.v(111): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812646 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "month index.v(116) " "Verilog HDL Always Construct warning at index.v(116): variable \"month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812646 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "year index.v(119) " "Verilog HDL Always Construct warning at index.v(119): variable \"year\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812646 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(119) " "Verilog HDL assignment warning at index.v(119): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812646 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw1 index.v(123) " "Verilog HDL Always Construct warning at index.v(123): variable \"sw1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812646 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "day index.v(126) " "Verilog HDL Always Construct warning at index.v(126): variable \"day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812646 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(126) " "Verilog HDL assignment warning at index.v(126): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812646 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "day index.v(127) " "Verilog HDL Always Construct warning at index.v(127): variable \"day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812647 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(127) " "Verilog HDL assignment warning at index.v(127): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812647 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "month index.v(128) " "Verilog HDL Always Construct warning at index.v(128): variable \"month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812647 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(128) " "Verilog HDL assignment warning at index.v(128): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812647 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "month index.v(129) " "Verilog HDL Always Construct warning at index.v(129): variable \"month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812647 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(129) " "Verilog HDL assignment warning at index.v(129): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812647 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "year index.v(130) " "Verilog HDL Always Construct warning at index.v(130): variable \"year\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812647 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(130) " "Verilog HDL assignment warning at index.v(130): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812647 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "year index.v(131) " "Verilog HDL Always Construct warning at index.v(131): variable \"year\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812647 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(131) " "Verilog HDL assignment warning at index.v(131): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812647 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw1 index.v(134) " "Verilog HDL Always Construct warning at index.v(134): variable \"sw1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812647 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second index.v(136) " "Verilog HDL Always Construct warning at index.v(136): variable \"second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812647 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(136) " "Verilog HDL assignment warning at index.v(136): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812647 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second index.v(137) " "Verilog HDL Always Construct warning at index.v(137): variable \"second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812647 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(137) " "Verilog HDL assignment warning at index.v(137): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812647 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes index.v(138) " "Verilog HDL Always Construct warning at index.v(138): variable \"minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812648 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(138) " "Verilog HDL assignment warning at index.v(138): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812648 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes index.v(139) " "Verilog HDL Always Construct warning at index.v(139): variable \"minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812648 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(139) " "Verilog HDL assignment warning at index.v(139): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812648 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hour index.v(140) " "Verilog HDL Always Construct warning at index.v(140): variable \"hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812648 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(140) " "Verilog HDL assignment warning at index.v(140): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812648 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hour index.v(141) " "Verilog HDL Always Construct warning at index.v(141): variable \"hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812648 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(141) " "Verilog HDL assignment warning at index.v(141): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529484812648 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second index.v(144) " "Verilog HDL Always Construct warning at index.v(144): variable \"second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529484812648 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "second index.v(10) " "Verilog HDL Always Construct warning at index.v(10): inferring latch(es) for variable \"second\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529484812651 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "minutes index.v(10) " "Verilog HDL Always Construct warning at index.v(10): inferring latch(es) for variable \"minutes\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529484812651 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hour index.v(10) " "Verilog HDL Always Construct warning at index.v(10): inferring latch(es) for variable \"hour\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529484812651 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "day index.v(10) " "Verilog HDL Always Construct warning at index.v(10): inferring latch(es) for variable \"day\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529484812651 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "month index.v(10) " "Verilog HDL Always Construct warning at index.v(10): inferring latch(es) for variable \"month\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529484812651 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "year index.v(10) " "Verilog HDL Always Construct warning at index.v(10): inferring latch(es) for variable \"year\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529484812651 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clock index.v(10) " "Verilog HDL Always Construct warning at index.v(10): inferring latch(es) for variable \"clock\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529484812651 "|index"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex0 index.v(3) " "Output port \"hex0\" at index.v(3) has no driver" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529484812656 "|index"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex1 index.v(3) " "Output port \"hex1\" at index.v(3) has no driver" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529484812656 "|index"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex2 index.v(3) " "Output port \"hex2\" at index.v(3) has no driver" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529484812656 "|index"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex3 index.v(3) " "Output port \"hex3\" at index.v(3) has no driver" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529484812656 "|index"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex4 index.v(3) " "Output port \"hex4\" at index.v(3) has no driver" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529484812656 "|index"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex5 index.v(3) " "Output port \"hex5\" at index.v(3) has no driver" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1529484812656 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock index.v(18) " "Inferred latch for \"clock\" at index.v(18)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529484812661 "|index"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529484812661 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 96 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529484812777 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 20 16:53:32 2018 " "Processing ended: Wed Jun 20 16:53:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529484812777 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529484812777 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529484812777 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529484812777 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 96 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 96 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529484813448 ""}
