                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
#Search path, TargetLibrary, LinkLibrary
set_app_var search_path "../../RTL ../../std_cells"
../../RTL ../../std_cells
set_app_var target_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db "
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db 
set_app_var link_library "* $target_library"
* scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db 
file mkdir outputs
file mkdir reports
file mkdir work
set design_name SystemTop
SystemTop
define_design_lib work -path work
1
#Reading RTL Files
set rtl_files [glob -nocomplain -directory ../RTL *.v]
../RTL/ClockDivider8.v ../RTL/ParityCheck.v ../RTL/FSM.v ../RTL/DataSync.v ../RTL/RegisterFile.v ../RTL/StartCheck.v ../RTL/Serializer.v ../RTL/StopCheck.v ../RTL/ClockGating.v ../RTL/ALU.v ../RTL/EdgeBitCounter.v ../RTL/UART_RX.v ../RTL/ResetSync.v ../RTL/MUX.v ../RTL/FSM_TX.v ../RTL/ClockDivider2.v ../RTL/MUX2X1.v ../RTL/CTRL_TX.v ../RTL/ParityCalc.v ../RTL/Synchronizer.v ../RTL/UART_TX.v ../RTL/UART.v ../RTL/Deserializer.v ../RTL/CTRL_RX.v ../RTL/SystemTop.v ../RTL/SystemControl.v ../RTL/OverSampling.v
foreach rtl_file $rtl_files {
    analyze -format verilog $rtl_file
}  
Running PRESTO HDLC
Compiling source file ../RTL/ClockDivider8.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/ParityCheck.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/FSM.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/DataSync.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/RegisterFile.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/StartCheck.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/Serializer.v
Error:  ../RTL/Serializer.v:29: Variable 'SerData' is the target of both blocking and nonblocking assignments in the same always block. (VER-134)
*** Presto compilation terminated with 1 errors. ***
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/StopCheck.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/ClockGating.v
Error:  ../RTL/ClockGating.v:7: Syntax error at or near token '#'. (VER-294)
*** Presto compilation terminated with 1 errors. ***
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/ALU.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/EdgeBitCounter.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/UART_RX.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/ResetSync.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/MUX.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/FSM_TX.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/ClockDivider2.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/MUX2X1.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/CTRL_TX.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/ParityCalc.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/Synchronizer.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/UART_TX.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/UART.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/Deserializer.v
Error:  ../RTL/Deserializer.v:12: Variable 'PData' is the target of both blocking and nonblocking assignments in the same always block. (VER-134)
*** Presto compilation terminated with 1 errors. ***
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/CTRL_RX.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/SystemTop.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/SystemControl.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../RTL/OverSampling.v
Error:  ../RTL/OverSampling.v:12: Variable 'SampledBit' is the target of both blocking and nonblocking assignments in the same always block. (VER-134)
*** Presto compilation terminated with 1 errors. ***
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
elaborate $design_name
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SystemTop'.
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)
Information: Building the design 'MUX2X1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ClockDivider8'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ResetSync'. (HDL-193)

Inferred memory devices in process
	in routine ResetSync line 8 in file
		'../RTL/ResetSync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    SYNC_RST_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     int_sig_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'SystemControl' instantiated from design 'SystemTop' with
	the parameters "BusWidth=8,AddWidth=4,FuncWidth=4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ClockGating'. (HDL-193)
Warning: Cannot find the design 'ClockGating' in the library 'WORK'. (LBR-1)
Information: Building the design 'ALU' instantiated from design 'SystemTop' with
	the parameters "OpWidth=8,FuncWidth=4". (HDL-193)
Warning:  ../RTL/ALU.v:23: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../RTL/ALU.v:27: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../RTL/ALU.v:31: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../RTL/ALU.v:35: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../RTL/ALU.v:43: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../RTL/ALU.v:47: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../RTL/ALU.v:51: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../RTL/ALU.v:55: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../RTL/ALU.v:59: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../RTL/ALU.v:63: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../RTL/ALU.v:67: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../RTL/ALU.v:71: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../RTL/ALU.v:75: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Inferred memory devices in process
	in routine ALU_OpWidth8_FuncWidth4 line 16 in file
		'../RTL/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterFile' instantiated from design 'SystemTop' with
	the parameters "AddWidth=4,BusWidth=8,RegDepth=16". (HDL-193)

Inferred memory devices in process
	in routine RegisterFile_AddWidth4_BusWidth8_RegDepth16 line 21 in file
		'../RTL/RegisterFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RegFile_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  104  |  Y  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      REG1_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  RdData_Valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      REG0_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      REG2_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DataSync' instantiated from design 'SystemTop' with
	the parameters "BusWidth=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ClockDivider2'. (HDL-193)

Inferred memory devices in process
	in routine ClockDivider2 line 8 in file
		'../RTL/ClockDivider2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    o_div_clk_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CTRL_RX' instantiated from design 'SystemControl_BusWidth8_FuncWidth4_AddWidth4' with
	the parameters "BusWidth=8,FuncWidth=4,AddWidth=4". (HDL-193)

Statistics for case statements in always block at line 41 in file
	'../RTL/CTRL_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |    auto/auto     |
|            45            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 128 in file
	'../RTL/CTRL_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           129            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CTRL_RX_BusWidth8_FuncWidth4_AddWidth4 line 31 in file
		'../RTL/CTRL_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CTRL_RX_BusWidth8_FuncWidth4_AddWidth4 line 128 in file
		'../RTL/CTRL_RX.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    int_addr_reg     | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
|    Reg_Addr_reg     | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
|   Reg_Wr_Data_reg   | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'CTRL_TX' instantiated from design 'SystemControl_BusWidth8_FuncWidth4_AddWidth4' with
	the parameters "BusWidth=8". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'../RTL/CTRL_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 89 in file
	'../RTL/CTRL_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            90            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CTRL_TX_BusWidth8 line 23 in file
		'../RTL/CTRL_TX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CTRL_TX_BusWidth8 line 32 in file
		'../RTL/CTRL_TX.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   next_state_reg    | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_RX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_TX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Synchronizer'. (HDL-193)

Inferred memory devices in process
	in routine Synchronizer line 9 in file
		'../RTL/Synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     int_sig_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     SyncBit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Information: Building the design 'FSM'. (HDL-193)

Statistics for case statements in always block at line 46 in file
	'../RTL/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            53            |    auto/auto     |
===============================================
Warning:  ../RTL/FSM.v:46: Net StartCheckEn or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../RTL/FSM.v:46: Net StopCheckEn or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../RTL/FSM.v:46: Net DeserializerEn or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../RTL/FSM.v:46: Net OutData or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../RTL/FSM.v:46: Net DataValid or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../RTL/FSM.v:46: Net CounterEnable or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../RTL/FSM.v:46: Net ParityCheckEn or a directly connected net may be driven by more than one process or block. (ELAB-405)

Inferred memory devices in process
	in routine FSM line 29 in file
		'../RTL/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    DataValid_reg    |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
|     OutData_reg     |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
|  PresentState_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  CounterEnable_reg  |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
|  ParityCheckEn_reg  |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
|  StartCheckEn_reg   |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
|   StopCheckEn_reg   |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
| DeserializerEn_reg  |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
===============================================================================

Inferred memory devices in process
	in routine FSM line 46 in file
		'../RTL/FSM.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   DataValid_reg2    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Error:  ../RTL/FSM.v:53: Net 'CounterEnable' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  ../RTL/FSM.v:53: Net 'ParityCheckEn' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  ../RTL/FSM.v:53: Net 'StartCheckEn' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  ../RTL/FSM.v:53: Net 'StopCheckEn' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  ../RTL/FSM.v:53: Net 'DeserializerEn' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  ../RTL/FSM.v:46: Net 'DataValid' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  ../RTL/FSM.v:53: Net 'OutData' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
*** Presto compilation terminated with 7 errors. ***
Information: Building the design 'ParityCheck'. (HDL-193)

Inferred memory devices in process
	in routine ParityCheck line 14 in file
		'../RTL/ParityCheck.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| CalculatedParity_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   ParityError_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'StopCheck'. (HDL-193)

Inferred memory devices in process
	in routine StopCheck line 9 in file
		'../RTL/StopCheck.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    StopError_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Deserializer'. (HDL-193)
Warning: Cannot find the design 'Deserializer' in the library 'WORK'. (LBR-1)
Information: Building the design 'StartCheck'. (HDL-193)

Inferred memory devices in process
	in routine StartCheck line 9 in file
		'../RTL/StartCheck.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   StartError_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'OverSampling'. (HDL-193)
Warning: Cannot find the design 'OverSampling' in the library 'WORK'. (LBR-1)
Information: Building the design 'EdgeBitCounter'. (HDL-193)

Inferred memory devices in process
	in routine EdgeBitCounter line 22 in file
		'../RTL/EdgeBitCounter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   EdgeCounter_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   BitCounter_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Error: Width mismatch on port 'EdgeCounter' of reference to 'EdgeBitCounter' in 'UART_RX'. (LINK-3)
Information: Building the design 'ParityCalc' instantiated from design 'UART_TX' with
	the parameters "size=8". (HDL-193)
Error:  ../RTL/ParityCalc.v:13: The statements in this 'always' block are outside the scope of the synthesis policy. Only an 'if' statement is allowed at the top level in this always block. (ELAB-302)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Serializer' instantiated from design 'UART_TX' with
	the parameters "size=8". (HDL-193)
Warning: Cannot find the design 'Serializer' in the library 'WORK'. (LBR-1)
Information: Building the design 'MUX'. (HDL-193)
Warning:  ../RTL/MUX.v:15: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 12 in file
	'../RTL/MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            15            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'FSM_TX'. (HDL-193)

Statistics for case statements in always block at line 37 in file
	'../RTL/FSM_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            38            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
	'../RTL/FSM_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            85            |    auto/auto     |
===============================================
Warning:  ../RTL/FSM_TX.v:84: Net MuxSelection[1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../RTL/FSM_TX.v:84: Net MuxSelection[0] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../RTL/FSM_TX.v:84: Net Busy or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../RTL/FSM_TX.v:84: Net SerEn or a directly connected net may be driven by more than one process or block. (ELAB-405)

Inferred memory devices in process
	in routine FSM_TX line 23 in file
		'../RTL/FSM_TX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      SerEn_reg      |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
|      Busy_reg       |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
|  PresentState_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  MuxSelection_reg   |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
|  MuxSelection_reg   |   Latch   |   1   |  N  | N  | N  | Y  | -  | -  | -  |
===============================================================================
Error:  ../RTL/FSM_TX.v:85: Net 'MuxSelection[1]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  ../RTL/FSM_TX.v:85: Net 'MuxSelection[0]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  ../RTL/FSM_TX.v:85: Net 'SerEn' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  ../RTL/FSM_TX.v:85: Net 'Busy' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
*** Presto compilation terminated with 4 errors. ***
Warning: Design 'SystemTop' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#Checking the design
check_design
Warning: Design 'SystemTop' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Dec 22 03:11:09 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     38
    Multiply driven inputs (LINT-6)                                29
    Unconnected ports (LINT-28)                                     8
    Shorted outputs (LINT-31)                                       1

Cells                                                               5
    Nets connected to multiple pins on same cell (LINT-33)          2
    Leaf pins connected to undriven nets (LINT-58)                  3

Nets                                                                6
    Unloaded nets (LINT-2)                                          6

Tristate                                                           20
    A tristate bus has a non tri-state driver (LINT-34)            20
--------------------------------------------------------------------------------

Warning: In design 'SystemTop', net 'UART_CONFIG[2]' driven by pin 'RegisterFileTop/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SystemTop', net 'UART_CONFIG[3]' driven by pin 'RegisterFileTop/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SystemTop', net 'UART_CONFIG[4]' driven by pin 'RegisterFileTop/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SystemTop', net 'UART_CONFIG[5]' driven by pin 'RegisterFileTop/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SystemTop', net 'UART_CONFIG[6]' driven by pin 'RegisterFileTop/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SystemTop', net 'UART_CONFIG[7]' driven by pin 'RegisterFileTop/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SystemTop', input port 'SCAN_EN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART', input port 'TX_D_VLD' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'DataSync_BusWidth8', input port 'UnsyncBus[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'DataSync_BusWidth8', input port 'UnsyncBus[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'DataSync_BusWidth8', input port 'UnsyncBus[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'DataSync_BusWidth8', input port 'UnsyncBus[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'DataSync_BusWidth8', input port 'UnsyncBus[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'DataSync_BusWidth8', input port 'UnsyncBus[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'DataSync_BusWidth8', input port 'UnsyncBus[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'DataSync_BusWidth8', input port 'UnsyncBus[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'DataSync_BusWidth8', input port 'DestCLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'DataSync_BusWidth8', input port 'DestRST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX', input port 'CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX', input port 'ParityEn' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_TX', input port 'CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_TX', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_TX', input port 'ParallelData[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_TX', input port 'ParallelData[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_TX', input port 'ParallelData[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_TX', input port 'ParallelData[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_TX', input port 'ParallelData[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_TX', input port 'ParallelData[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_TX', input port 'ParallelData[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_TX', input port 'ParallelData[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_TX', input port 'ParityType' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_TX', input port 'ParityEn' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_TX', input port 'DataValid' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SystemTop', port 'SCAN_RST' is not connected to any nets. (LINT-28)
Warning: In design 'SystemTop', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SystemTop', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_OpWidth8_FuncWidth4', port 'ALU_FUN[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_OpWidth8_FuncWidth4', port 'ALU_FUN[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_OpWidth8_FuncWidth4', port 'ALU_FUN[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_OpWidth8_FuncWidth4', port 'ALU_FUN[0]' is not connected to any nets. (LINT-28)
Warning: In design 'UART', port 'TX_Busy' is not connected to any nets. (LINT-28)
Warning: In design 'CTRL_RX_BusWidth8_FuncWidth4_AddWidth4', output port 'ALU_EN' is connected directly to output port 'CLKG_EN'. (LINT-31)
Warning: In design 'SystemTop', the same net is connected to more than one pin on submodule 'UART_TOP'. (LINT-33)
   Net 'Sync_UART_RST' is connected to pins 'RX_RST', 'TX_RST''.
Warning: In design 'UART', the same net is connected to more than one pin on submodule 'UART_TX_Top'. (LINT-33)
   Net 'TX_D_VLD' is connected to pins 'DataValid', 'Busy''.
Warning: In design 'SystemTop', three-state bus 'UART_SCAN_MUX/OUT' has non three-state driver 'UART_SCAN_MUX/C11/Z_0'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'TX_SCAN_MUX/OUT' has non three-state driver 'TX_SCAN_MUX/C11/Z_0'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'ResetSyncREF/SYNC_RST' has non three-state driver 'ResetSyncREF/SYNC_RST_reg/Q'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'ResetSyncREF/CLK' has non three-state driver 'REF_SCAN_MUX/C11/Z_0'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'UART_CONFIG[0]' has non three-state driver 'RegisterFileTop/REG2_reg[0]/Q'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'UART_CONFIG[1]' has non three-state driver 'RegisterFileTop/REG2_reg[1]/Q'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'CLKG_EN' has non three-state driver 'SystemControlTop/CTRL_RX_TOP/C400/Z_0'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'TX_D_VLD' has non three-state driver 'SystemControlTop/CTRL_TX_TOP/C154/Z_0'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'TX_P_Data[0]' has non three-state driver 'SystemControlTop/CTRL_TX_TOP/C155/Z_0'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'TX_P_Data[1]' has non three-state driver 'SystemControlTop/CTRL_TX_TOP/C155/Z_1'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'TX_P_Data[2]' has non three-state driver 'SystemControlTop/CTRL_TX_TOP/C155/Z_2'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'TX_P_Data[3]' has non three-state driver 'SystemControlTop/CTRL_TX_TOP/C155/Z_3'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'TX_P_Data[4]' has non three-state driver 'SystemControlTop/CTRL_TX_TOP/C155/Z_4'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'TX_P_Data[5]' has non three-state driver 'SystemControlTop/CTRL_TX_TOP/C155/Z_5'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'TX_P_Data[6]' has non three-state driver 'SystemControlTop/CTRL_TX_TOP/C155/Z_6'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'TX_P_Data[7]' has non three-state driver 'SystemControlTop/CTRL_TX_TOP/C155/Z_7'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'Sync_UART_RST' has non three-state driver 'ResetSyncUART/SYNC_RST_reg/Q'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'UART_TOP/UART_RX_TOP/StopErrorTop' has non three-state driver 'UART_TOP/UART_RX_TOP/StopCheckTop/StopError_reg/Q'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'UART_TOP/UART_RX_TOP/ParityErrorTop' has non three-state driver 'UART_TOP/UART_RX_TOP/ParityCheckTop/ParityError_reg/Q'. (LINT-34)
Warning: In design 'SystemTop', three-state bus 'UART_TOP/UART_RX_TOP/StartErrorTop' has non three-state driver 'UART_TOP/UART_RX_TOP/StartCheckTop/StartError_reg/Q'. (LINT-34)
Warning: In design 'CTRL_TX_BusWidth8', input pin 'DATA3_1' of leaf cell 'C153' is connected to undriven net 'TX_Busy'.  (LINT-58)
Warning: In design 'CTRL_TX_BusWidth8', input pin 'DATA4_1' of leaf cell 'C153' is connected to undriven net 'TX_Busy'.  (LINT-58)
Warning: In design 'CTRL_TX_BusWidth8', input pin 'A' of leaf cell 'I_1' is connected to undriven net 'TX_Busy'.  (LINT-58)
1
#Reading the constraints file
source Cons/cons.tcl
Error: could not open script file "Cons/cons.tcl" (CMD-015)
##Performing Synthesis
link
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'. (UID-3)
Warning: Can't read link_library file 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'. (UID-3)

  Linking design 'SystemTop'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (20 designs)              /home/IC/Desktop/FinalProject/Syn_preDFT/SystemTop.db, etc

Information: Building the design 'ClockGating'. (HDL-193)
Warning: Cannot find the design 'ClockGating' in the library 'WORK'. (LBR-1)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Warning: Unable to resolve reference 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-5)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Warning: Unable to resolve reference 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-5)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Warning: Unable to resolve reference 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-5)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Warning: Unable to resolve reference 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-5)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Warning: Unable to resolve reference 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-5)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Warning: Unable to resolve reference 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-5)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Warning: Unable to resolve reference 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-5)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Warning: Unable to resolve reference 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-5)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Warning: Unable to resolve reference 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-5)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Warning: Unable to resolve reference 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-5)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Warning: Unable to resolve reference 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-5)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Warning: Unable to resolve reference 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-5)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Warning: Unable to resolve reference 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-5)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Warning: Unable to resolve reference 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-5)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Warning: Unable to resolve reference 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-5)
Error: Can't find inout port 'SyncData' on reference to 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-1)
Warning: Unable to resolve reference 'Synchronizer' in 'DataSync_BusWidth8'. (LINK-5)
Information: Building the design 'FSM'. (HDL-193)

Statistics for case statements in always block at line 46 in file
	'../RTL/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            53            |    auto/auto     |
===============================================
Warning:  ../RTL/FSM.v:46: Net StartCheckEn or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../RTL/FSM.v:46: Net StopCheckEn or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../RTL/FSM.v:46: Net DeserializerEn or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../RTL/FSM.v:46: Net OutData or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../RTL/FSM.v:46: Net DataValid or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../RTL/FSM.v:46: Net CounterEnable or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../RTL/FSM.v:46: Net ParityCheckEn or a directly connected net may be driven by more than one process or block. (ELAB-405)

Inferred memory devices in process
	in routine FSM line 29 in file
		'../RTL/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    DataValid_reg    |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
|     OutData_reg     |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
|  PresentState_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  CounterEnable_reg  |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
|  ParityCheckEn_reg  |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
|  StartCheckEn_reg   |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
|   StopCheckEn_reg   |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
| DeserializerEn_reg  |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
===============================================================================

Inferred memory devices in process
	in routine FSM line 46 in file
		'../RTL/FSM.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   DataValid_reg2    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Error:  ../RTL/FSM.v:53: Net 'CounterEnable' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  ../RTL/FSM.v:53: Net 'ParityCheckEn' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  ../RTL/FSM.v:53: Net 'StartCheckEn' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  ../RTL/FSM.v:53: Net 'StopCheckEn' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  ../RTL/FSM.v:53: Net 'DeserializerEn' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  ../RTL/FSM.v:46: Net 'DataValid' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  ../RTL/FSM.v:53: Net 'OutData' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
*** Presto compilation terminated with 7 errors. ***
Information: Building the design 'Deserializer'. (HDL-193)
Warning: Cannot find the design 'Deserializer' in the library 'WORK'. (LBR-1)
Information: Building the design 'OverSampling'. (HDL-193)
Warning: Cannot find the design 'OverSampling' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'EdgeCounter' of reference to 'EdgeBitCounter' in 'UART_RX'. (LINK-3)
Warning: Unable to resolve reference 'EdgeBitCounter' in 'UART_RX'. (LINK-5)
Information: Building the design 'ParityCalc' instantiated from design 'UART_TX' with
	the parameters "size=8". (HDL-193)
Error:  ../RTL/ParityCalc.v:13: The statements in this 'always' block are outside the scope of the synthesis policy. Only an 'if' statement is allowed at the top level in this always block. (ELAB-302)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Serializer' instantiated from design 'UART_TX' with
	the parameters "size=8". (HDL-193)
Warning: Cannot find the design 'Serializer' in the library 'WORK'. (LBR-1)
Information: Building the design 'FSM_TX'. (HDL-193)

Statistics for case statements in always block at line 37 in file
	'../RTL/FSM_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            38            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
	'../RTL/FSM_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            85            |    auto/auto     |
===============================================
Warning:  ../RTL/FSM_TX.v:84: Net MuxSelection[1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../RTL/FSM_TX.v:84: Net MuxSelection[0] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../RTL/FSM_TX.v:84: Net Busy or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../RTL/FSM_TX.v:84: Net SerEn or a directly connected net may be driven by more than one process or block. (ELAB-405)

Inferred memory devices in process
	in routine FSM_TX line 23 in file
		'../RTL/FSM_TX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      SerEn_reg      |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
|      Busy_reg       |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
|  PresentState_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  MuxSelection_reg   |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
|  MuxSelection_reg   |   Latch   |   1   |  N  | N  | N  | Y  | -  | -  | -  |
===============================================================================
Error:  ../RTL/FSM_TX.v:85: Net 'MuxSelection[1]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  ../RTL/FSM_TX.v:85: Net 'MuxSelection[0]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  ../RTL/FSM_TX.v:85: Net 'SerEn' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  ../RTL/FSM_TX.v:85: Net 'Busy' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
*** Presto compilation terminated with 4 errors. ***
Warning: Unable to resolve reference 'ClockGating' in 'SystemTop'. (LINK-5)
Warning: Unable to resolve reference 'FSM' in 'UART_RX'. (LINK-5)
Warning: Unable to resolve reference 'Deserializer' in 'UART_RX'. (LINK-5)
Warning: Unable to resolve reference 'OverSampling' in 'UART_RX'. (LINK-5)
Warning: Unable to resolve reference 'ParityCalc' in 'UART_TX'. (LINK-5)
Warning: Unable to resolve reference 'Serializer' in 'UART_TX'. (LINK-5)
Warning: Unable to resolve reference 'FSM_TX' in 'UART_TX'. (LINK-5)
0
compile
Warning: Design 'SystemTop' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
Error: Could not read the following target libraries:
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db 
 (UIO-3)
0
#Saving the verilog netlist
write_file -format verilog -output outputs/${design_name}.v
Warning: Design 'SystemTop' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Desktop/FinalProject/Syn_preDFT/outputs/SystemTop.v'.
1
#Saving DDC netlist
write -f ddc -output outputs/${design_name}.ddc
Warning: Design 'SystemTop' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file 'outputs/SystemTop.ddc'.
1
#Saving SDF file
write_sdf outputs/${design_name}.sdf
Warning: Design 'SystemTop' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Desktop/FinalProject/Syn_preDFT/outputs/SystemTop.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'SystemTop' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
#Saving SDC file
write_sdc outputs/${design_name}.sdc
Warning: Design 'SystemTop' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
##Reports
report_timing > ./reports/${design_name}_timing.rpt
report_qor    > ./reports/${design_name}_qor.rpt
dc_shell> dc_shell> exit

Memory usage for main task 70 Mbytes.
Memory usage for this session 70 Mbytes.
CPU usage for this session 21 seconds ( 0.01 hours ).

Thank you...
