

================================================================
== Vitis HLS Report for 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1'
================================================================
* Date:           Tue Feb 24 22:01:55 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.571 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_146_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.57>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%row1 = alloca i32 1" [gp.cpp:145->gp.cpp:202]   --->   Operation 5 'alloca' 'row1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_ln144_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %add_ln144"   --->   Operation 10 'read' 'add_ln144_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln144_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln144"   --->   Operation 11 'read' 'zext_ln144_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rowt_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rowt"   --->   Operation 12 'read' 'rowt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.61ns)   --->   "%store_ln145 = store i31 0, i31 %row1" [gp.cpp:145->gp.cpp:202]   --->   Operation 13 'store' 'store_ln145' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%row1_2 = load i31 %row1" [gp.cpp:146->gp.cpp:202]   --->   Operation 15 'load' 'row1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i31 %row1_2" [gp.cpp:146->gp.cpp:202]   --->   Operation 16 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.70ns)   --->   "%icmp_ln146 = icmp_slt  i32 %zext_ln146, i32 %rowt_read" [gp.cpp:146->gp.cpp:202]   --->   Operation 17 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.66ns)   --->   "%add_ln146 = add i31 %row1_2, i31 1" [gp.cpp:146->gp.cpp:202]   --->   Operation 18 'add' 'add_ln146' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%br_ln146 = br i1 %icmp_ln146, void %cleanup11.i.split, void %for.body.i.split" [gp.cpp:146->gp.cpp:202]   --->   Operation 19 'br' 'br_ln146' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln148_1)   --->   "%shl_ln148 = shl i31 %row1_2, i31 6" [gp.cpp:148->gp.cpp:202]   --->   Operation 20 'shl' 'shl_ln148' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln148_1)   --->   "%shl_ln148_1 = shl i31 %row1_2, i31 4" [gp.cpp:148->gp.cpp:202]   --->   Operation 21 'shl' 'shl_ln148_1' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.66ns) (out node of the LUT)   --->   "%add_ln148_1 = add i31 %shl_ln148, i31 %shl_ln148_1" [gp.cpp:148->gp.cpp:202]   --->   Operation 22 'add' 'add_ln148_1' <Predicate = (icmp_ln146)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i31 %add_ln148_1" [gp.cpp:148->gp.cpp:202]   --->   Operation 23 'trunc' 'trunc_ln148' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.14ns)   --->   "%add_ln148 = add i15 %trunc_ln148, i15 %zext_ln144_read" [gp.cpp:148->gp.cpp:202]   --->   Operation 24 'add' 'add_ln148' <Predicate = (icmp_ln146)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i15 %add_ln148" [gp.cpp:148->gp.cpp:202]   --->   Operation 25 'zext' 'zext_ln148' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln148" [gp.cpp:148->gp.cpp:202]   --->   Operation 26 'getelementptr' 'M_e_0_addr' <Predicate = (icmp_ln146 & add_ln144_read == 1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln148" [gp.cpp:148->gp.cpp:202]   --->   Operation 27 'getelementptr' 'M_e_1_addr' <Predicate = (icmp_ln146 & add_ln144_read == 2)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln148" [gp.cpp:148->gp.cpp:202]   --->   Operation 28 'getelementptr' 'M_e_2_addr' <Predicate = (icmp_ln146 & add_ln144_read == 3)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln148" [gp.cpp:148->gp.cpp:202]   --->   Operation 29 'getelementptr' 'M_e_3_addr' <Predicate = (icmp_ln146 & add_ln144_read == 0)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.15ns)   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:148->gp.cpp:202]   --->   Operation 30 'load' 'M_e_0_load' <Predicate = (icmp_ln146 & add_ln144_read == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 31 [2/2] (2.15ns)   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:148->gp.cpp:202]   --->   Operation 31 'load' 'M_e_1_load' <Predicate = (icmp_ln146 & add_ln144_read == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 32 [2/2] (2.15ns)   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:148->gp.cpp:202]   --->   Operation 32 'load' 'M_e_2_load' <Predicate = (icmp_ln146 & add_ln144_read == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 33 [2/2] (2.15ns)   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:148->gp.cpp:202]   --->   Operation 33 'load' 'M_e_3_load' <Predicate = (icmp_ln146 & add_ln144_read == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>

State 2 <SV = 1> <Delay = 8.13>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln146 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [gp.cpp:146->gp.cpp:202]   --->   Operation 34 'specpipeline' 'specpipeline_ln146' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [gp.cpp:146->gp.cpp:202]   --->   Operation 35 'specloopname' 'specloopname_ln146' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 36 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:148->gp.cpp:202]   --->   Operation 36 'load' 'M_e_0_load' <Predicate = (icmp_ln146 & add_ln144_read == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 37 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:148->gp.cpp:202]   --->   Operation 37 'load' 'M_e_1_load' <Predicate = (icmp_ln146 & add_ln144_read == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 38 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:148->gp.cpp:202]   --->   Operation 38 'load' 'M_e_2_load' <Predicate = (icmp_ln146 & add_ln144_read == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 39 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:148->gp.cpp:202]   --->   Operation 39 'load' 'M_e_3_load' <Predicate = (icmp_ln146 & add_ln144_read == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 40 [1/1] (1.67ns)   --->   "%v = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 1, i32 %M_e_0_load, i2 2, i32 %M_e_1_load, i2 3, i32 %M_e_2_load, i2 0, i32 %M_e_3_load, i32 0, i2 %add_ln144_read" [gp.cpp:148->gp.cpp:202]   --->   Operation 40 'sparsemux' 'v' <Predicate = (icmp_ln146)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.70ns)   --->   "%icmp_ln149 = icmp_eq  i32 %v, i32 1" [gp.cpp:149->gp.cpp:202]   --->   Operation 41 'icmp' 'icmp_ln149' <Predicate = (icmp_ln146)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.61ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void %for.inc.i, void %cleanup11.i.split" [gp.cpp:149->gp.cpp:202]   --->   Operation 42 'br' 'br_ln149' <Predicate = (icmp_ln146)> <Delay = 1.61>
ST_2 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln145 = store i31 %add_ln146, i31 %row1" [gp.cpp:145->gp.cpp:202]   --->   Operation 43 'store' 'store_ln145' <Predicate = (icmp_ln146 & !icmp_ln149)> <Delay = 1.61>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln146 = br void %for.body.i" [gp.cpp:146->gp.cpp:202]   --->   Operation 44 'br' 'br_ln146' <Predicate = (icmp_ln146 & !icmp_ln149)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%row1_ce = phi i32 4294967295, void %for.body.i, i32 %zext_ln146, void %for.body.i.split" [gp.cpp:146->gp.cpp:202]   --->   Operation 45 'phi' 'row1_ce' <Predicate = (icmp_ln149) | (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln146 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %row1_ce_out, i32 %row1_ce" [gp.cpp:146->gp.cpp:202]   --->   Operation 46 'write' 'write_ln146' <Predicate = (icmp_ln149) | (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln149) | (!icmp_ln146)> <Delay = 1.61>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rowt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln144]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln144]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ row1_ce_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ M_e_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row1               (alloca       ) [ 011]
specmemcore_ln0    (specmemcore  ) [ 000]
specmemcore_ln0    (specmemcore  ) [ 000]
specmemcore_ln0    (specmemcore  ) [ 000]
specmemcore_ln0    (specmemcore  ) [ 000]
add_ln144_read     (read         ) [ 011]
zext_ln144_read    (read         ) [ 000]
rowt_read          (read         ) [ 000]
store_ln145        (store        ) [ 000]
br_ln0             (br           ) [ 000]
row1_2             (load         ) [ 000]
zext_ln146         (zext         ) [ 011]
icmp_ln146         (icmp         ) [ 011]
add_ln146          (add          ) [ 001]
br_ln146           (br           ) [ 011]
shl_ln148          (shl          ) [ 000]
shl_ln148_1        (shl          ) [ 000]
add_ln148_1        (add          ) [ 000]
trunc_ln148        (trunc        ) [ 000]
add_ln148          (add          ) [ 000]
zext_ln148         (zext         ) [ 000]
M_e_0_addr         (getelementptr) [ 001]
M_e_1_addr         (getelementptr) [ 001]
M_e_2_addr         (getelementptr) [ 001]
M_e_3_addr         (getelementptr) [ 001]
specpipeline_ln146 (specpipeline ) [ 000]
specloopname_ln146 (specloopname ) [ 000]
M_e_0_load         (load         ) [ 000]
M_e_1_load         (load         ) [ 000]
M_e_2_load         (load         ) [ 000]
M_e_3_load         (load         ) [ 000]
v                  (sparsemux    ) [ 000]
icmp_ln149         (icmp         ) [ 001]
br_ln149           (br           ) [ 000]
store_ln145        (store        ) [ 000]
br_ln146           (br           ) [ 000]
row1_ce            (phi          ) [ 001]
write_ln146        (write        ) [ 000]
ret_ln0            (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rowt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rowt"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln144">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln144">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln144"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="row1_ce_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row1_ce_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="M_e_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_e_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_e_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_e_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="row1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="add_ln144_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="2" slack="0"/>
<pin id="75" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln144_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln144_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="15" slack="0"/>
<pin id="80" dir="0" index="1" bw="15" slack="0"/>
<pin id="81" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln144_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="rowt_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rowt_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln146_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln146/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="M_e_0_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="15" slack="0"/>
<pin id="101" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_0_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="M_e_1_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="15" slack="0"/>
<pin id="108" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_1_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="M_e_2_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="15" slack="0"/>
<pin id="115" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_2_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="M_e_3_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="15" slack="0"/>
<pin id="122" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_3_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="15" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_0_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="15" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_1_load/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="15" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_2_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="15" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_3_load/1 "/>
</bind>
</comp>

<comp id="149" class="1005" name="row1_ce_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row1_ce (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="row1_ce_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="31" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row1_ce/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln145_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="31" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="row1_2_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="31" slack="0"/>
<pin id="168" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row1_2/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln146_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln146_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="31" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln146/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln146_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="31" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="shl_ln148_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="31" slack="0"/>
<pin id="187" dir="0" index="1" bw="4" slack="0"/>
<pin id="188" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln148/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="shl_ln148_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="31" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln148_1/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln148_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="31" slack="0"/>
<pin id="199" dir="0" index="1" bw="31" slack="0"/>
<pin id="200" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln148_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="31" slack="0"/>
<pin id="205" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln148/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln148_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="15" slack="0"/>
<pin id="209" dir="0" index="1" bw="15" slack="0"/>
<pin id="210" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln148_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="15" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="v_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="2" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="0"/>
<pin id="225" dir="0" index="3" bw="2" slack="0"/>
<pin id="226" dir="0" index="4" bw="32" slack="0"/>
<pin id="227" dir="0" index="5" bw="2" slack="0"/>
<pin id="228" dir="0" index="6" bw="32" slack="0"/>
<pin id="229" dir="0" index="7" bw="2" slack="0"/>
<pin id="230" dir="0" index="8" bw="32" slack="0"/>
<pin id="231" dir="0" index="9" bw="32" slack="0"/>
<pin id="232" dir="0" index="10" bw="2" slack="1"/>
<pin id="233" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="v/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln149_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln149/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln145_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="31" slack="1"/>
<pin id="252" dir="0" index="1" bw="31" slack="1"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="row1_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="0"/>
<pin id="256" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="add_ln144_read_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="1"/>
<pin id="263" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln144_read "/>
</bind>
</comp>

<comp id="266" class="1005" name="zext_ln146_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln146 "/>
</bind>
</comp>

<comp id="271" class="1005" name="icmp_ln146_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln146 "/>
</bind>
</comp>

<comp id="275" class="1005" name="add_ln146_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="31" slack="1"/>
<pin id="277" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln146 "/>
</bind>
</comp>

<comp id="280" class="1005" name="M_e_0_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="15" slack="1"/>
<pin id="282" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_0_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="M_e_1_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="15" slack="1"/>
<pin id="287" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_1_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="M_e_2_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="15" slack="1"/>
<pin id="292" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_2_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="M_e_3_addr_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="15" slack="1"/>
<pin id="297" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="66" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="40" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="97" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="104" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="111" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="118" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="153" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="166" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="84" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="166" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="166" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="166" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="185" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="78" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="234"><net_src comp="54" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="236"><net_src comp="125" pin="3"/><net_sink comp="221" pin=2"/></net>

<net id="237"><net_src comp="58" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="238"><net_src comp="131" pin="3"/><net_sink comp="221" pin=4"/></net>

<net id="239"><net_src comp="60" pin="0"/><net_sink comp="221" pin=5"/></net>

<net id="240"><net_src comp="137" pin="3"/><net_sink comp="221" pin=6"/></net>

<net id="241"><net_src comp="62" pin="0"/><net_sink comp="221" pin=7"/></net>

<net id="242"><net_src comp="143" pin="3"/><net_sink comp="221" pin=8"/></net>

<net id="243"><net_src comp="64" pin="0"/><net_sink comp="221" pin=9"/></net>

<net id="248"><net_src comp="221" pin="11"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="257"><net_src comp="68" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="264"><net_src comp="72" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="221" pin=10"/></net>

<net id="269"><net_src comp="169" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="274"><net_src comp="173" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="179" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="283"><net_src comp="97" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="288"><net_src comp="104" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="293"><net_src comp="111" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="298"><net_src comp="118" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="143" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: row1_ce_out | {2 }
 - Input state : 
	Port: compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 : rowt | {1 }
	Port: compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 : zext_ln144 | {1 }
	Port: compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 : add_ln144 | {1 }
	Port: compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 : M_e_0 | {1 2 }
	Port: compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 : M_e_1 | {1 2 }
	Port: compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 : M_e_2 | {1 2 }
	Port: compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 : M_e_3 | {1 2 }
  - Chain level:
	State 1
		store_ln145 : 1
		row1_2 : 1
		zext_ln146 : 2
		icmp_ln146 : 3
		add_ln146 : 2
		br_ln146 : 4
		shl_ln148 : 2
		shl_ln148_1 : 2
		add_ln148_1 : 2
		trunc_ln148 : 3
		add_ln148 : 4
		zext_ln148 : 5
		M_e_0_addr : 6
		M_e_1_addr : 6
		M_e_2_addr : 6
		M_e_3_addr : 6
		M_e_0_load : 7
		M_e_1_load : 7
		M_e_2_load : 7
		M_e_3_load : 7
	State 2
		v : 1
		icmp_ln149 : 2
		br_ln149 : 3
		row1_ce : 4
		write_ln146 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln146_fu_179      |    0    |    38   |
|    add   |     add_ln148_1_fu_197     |    0    |    38   |
|          |      add_ln148_fu_207      |    0    |    22   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln146_fu_173     |    0    |    39   |
|          |      icmp_ln149_fu_244     |    0    |    39   |
|----------|----------------------------|---------|---------|
| sparsemux|          v_fu_221          |    0    |    17   |
|----------|----------------------------|---------|---------|
|          |  add_ln144_read_read_fu_72 |    0    |    0    |
|   read   | zext_ln144_read_read_fu_78 |    0    |    0    |
|          |    rowt_read_read_fu_84    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln146_write_fu_90  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln146_fu_169     |    0    |    0    |
|          |      zext_ln148_fu_213     |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |      shl_ln148_fu_185      |    0    |    0    |
|          |     shl_ln148_1_fu_191     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln148_fu_203     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   193   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  M_e_0_addr_reg_280  |   15   |
|  M_e_1_addr_reg_285  |   15   |
|  M_e_2_addr_reg_290  |   15   |
|  M_e_3_addr_reg_295  |   15   |
|add_ln144_read_reg_261|    2   |
|   add_ln146_reg_275  |   31   |
|  icmp_ln146_reg_271  |    1   |
|    row1_ce_reg_149   |   32   |
|     row1_reg_254     |   31   |
|  zext_ln146_reg_266  |   32   |
+----------------------+--------+
|         Total        |   189  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |  15  |   30   ||    0    ||    9    |
| grp_access_fu_131 |  p0  |   2  |  15  |   30   ||    0    ||    9    |
| grp_access_fu_137 |  p0  |   2  |  15  |   30   ||    0    ||    9    |
| grp_access_fu_143 |  p0  |   2  |  15  |   30   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   120  ||   6.44  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   193  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   36   |
|  Register |    -   |   189  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   189  |   229  |
+-----------+--------+--------+--------+
