5 16 fd01 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (pedge1.vcd) 2 -o (pedge1.cdd) 2 -v (pedge1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 pedge1.v 8 28 1 
2 1 12 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 16 16 1e001e 0 1 1000 0 0 1 1 b
2 3 16 16 16001e 0 27 1000 2 0 1 18 0 1 0 0 0 0
2 4 16 16 110011 0 1 1000 0 0 1 1 a
2 5 16 16 90011 0 27 1000 4 0 1 18 0 1 0 0 0 0
2 6 16 16 9001e 1 2b 1002 3 5 1 18 0 1 0 0 0 0
2 7 17 17 70007 0 1 1010 0 0 1 1 d
2 8 17 17 20002 0 1 1400 0 0 1 1 c
2 9 17 17 20007 0 38 22 7 8
1 a 1 10 70004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 10 70007 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 10 7000a 1 0 0 0 1 17 0 1 0 0 0 0
1 d 4 10 107000d 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
4 6 1 9 0 6
4 9 6 6 6 6
3 1 main.u$0 "main.u$0" 0 pedge1.v 12 14 1 
2 10 13 13 50008 1 0 21004 0 0 1 16 0 0
2 11 13 13 10001 0 1 1410 0 0 1 1 d
2 12 13 13 10008 1 37 16 10 11
4 12 11 0 0 12
3 1 main.u$1 "main.u$1" 0 pedge1.v 19 26 1 
