vendor_name = ModelSim
source_file = 1, D:/git/CQUPT_FPGA_Experiments/E1/basicTask/lab1_mistake/lab1_mistake1/123.bdf
source_file = 1, D:/git/CQUPT_FPGA_Experiments/E1/basicTask/lab1_mistake/lab1_mistake1/123.vwf
source_file = 1, D:/git/CQUPT_FPGA_Experiments/E1/basicTask/lab1_mistake/lab1_mistake1/123.sdc
source_file = 1, D:/git/CQUPT_FPGA_Experiments/E1/basicTask/lab1_mistake/lab1_mistake1/Waveform.vwf
source_file = 1, D:/git/CQUPT_FPGA_Experiments/E1/basicTask/lab1_mistake/lab1_mistake1/db/123.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf
design_name = \123 
instance = comp, \q[3]~output , q[3]~output, \123 , 1
instance = comp, \q[2]~output , q[2]~output, \123 , 1
instance = comp, \q[1]~output , q[1]~output, \123 , 1
instance = comp, \q[0]~output , q[0]~output, \123 , 1
instance = comp, \clk~input , clk~input, \123 , 1
instance = comp, \inst|7~0 , inst|7~0, \123 , 1
instance = comp, \inst|7~feeder , inst|7~feeder, \123 , 1
instance = comp, \inst|7 , inst|7, \123 , 1
instance = comp, \inst|20 , inst|20, \123 , 1
instance = comp, \inst|6~0 , inst|6~0, \123 , 1
instance = comp, \inst|6 , inst|6, \123 , 1
instance = comp, \inst|5~0 , inst|5~0, \123 , 1
instance = comp, \inst|5 , inst|5, \123 , 1
instance = comp, \inst|3~0 , inst|3~0, \123 , 1
instance = comp, \inst|3 , inst|3, \123 , 1
