verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../bram_iptest.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../bram_iptest.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../bram_iptest.gen/sources_1/bd/design_1/ipshared/3b8c/hdl/verilog/bram_test_bram_x15.v" \
"../../../../bram_iptest.gen/sources_1/bd/design_1/ipshared/3b8c/hdl/verilog/bram_test_CTRL_s_axi.v" \
"../../../../bram_iptest.gen/sources_1/bd/design_1/ipshared/3b8c/hdl/verilog/bram_test_gmem_m_axi.v" \
"../../../../bram_iptest.gen/sources_1/bd/design_1/ipshared/3b8c/hdl/verilog/bram_test.v" \
"../../../bd/design_1/ip/design_1_bram_test_0_0/sim/design_1_bram_test_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
