
ITM_SWO_TraceExample.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000020b4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  0800223c  0800223c  0001223c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080022c0  080022c0  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  080022c0  080022c0  000122c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080022c8  080022c8  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080022c8  080022c8  000122c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080022cc  080022cc  000122cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  080022d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  2000006c  0800233c  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000dc  0800233c  000200dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000998f  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000173e  00000000  00000000  00029a2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000009a0  00000000  00000000  0002b170  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008d8  00000000  00000000  0002bb10  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002150a  00000000  00000000  0002c3e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007462  00000000  00000000  0004d8f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c81ab  00000000  00000000  00054d54  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011ceff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002cf0  00000000  00000000  0011cf7c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000006c 	.word	0x2000006c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002224 	.word	0x08002224

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000070 	.word	0x20000070
 80001c4:	08002224 	.word	0x08002224

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80004c8:	b480      	push	{r7}
 80004ca:	b083      	sub	sp, #12
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004d0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004d4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80004d8:	f003 0301 	and.w	r3, r3, #1
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d013      	beq.n	8000508 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80004e0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004e4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80004e8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d00b      	beq.n	8000508 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80004f0:	e000      	b.n	80004f4 <ITM_SendChar+0x2c>
    {
      __NOP();
 80004f2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80004f4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d0f9      	beq.n	80004f2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80004fe:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000502:	687a      	ldr	r2, [r7, #4]
 8000504:	b2d2      	uxtb	r2, r2
 8000506:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000508:	687b      	ldr	r3, [r7, #4]
}
 800050a:	4618      	mov	r0, r3
 800050c:	370c      	adds	r7, #12
 800050e:	46bd      	mov	sp, r7
 8000510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000514:	4770      	bx	lr
	...

08000518 <main>:

void SystemClock_Config(void);
static void MX_GPIO_Init(void);

int main(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0

  HAL_Init();
 800051c:	f000 fa36 	bl	800098c <HAL_Init>

  SystemClock_Config();
 8000520:	f000 f816 	bl	8000550 <SystemClock_Config>

  MX_GPIO_Init();
 8000524:	f000 f872 	bl	800060c <MX_GPIO_Init>

  while (1)
  {
	  printf("hello\n");
 8000528:	4801      	ldr	r0, [pc, #4]	; (8000530 <main+0x18>)
 800052a:	f001 fa6f 	bl	8001a0c <puts>
 800052e:	e7fb      	b.n	8000528 <main+0x10>
 8000530:	0800223c 	.word	0x0800223c

08000534 <__io_putchar>:
  }
}

int __io_putchar(int ch)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
 // Write character to ITM ch.0
 ITM_SendChar(ch);
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	4618      	mov	r0, r3
 8000540:	f7ff ffc2 	bl	80004c8 <ITM_SendChar>
 return(ch);
 8000544:	687b      	ldr	r3, [r7, #4]
}
 8000546:	4618      	mov	r0, r3
 8000548:	3708      	adds	r7, #8
 800054a:	46bd      	mov	sp, r7
 800054c:	bd80      	pop	{r7, pc}
	...

08000550 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b094      	sub	sp, #80	; 0x50
 8000554:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000556:	f107 0320 	add.w	r3, r7, #32
 800055a:	2230      	movs	r2, #48	; 0x30
 800055c:	2100      	movs	r1, #0
 800055e:	4618      	mov	r0, r3
 8000560:	f001 f9f0 	bl	8001944 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000564:	f107 030c 	add.w	r3, r7, #12
 8000568:	2200      	movs	r2, #0
 800056a:	601a      	str	r2, [r3, #0]
 800056c:	605a      	str	r2, [r3, #4]
 800056e:	609a      	str	r2, [r3, #8]
 8000570:	60da      	str	r2, [r3, #12]
 8000572:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000574:	2300      	movs	r3, #0
 8000576:	60bb      	str	r3, [r7, #8]
 8000578:	4b22      	ldr	r3, [pc, #136]	; (8000604 <SystemClock_Config+0xb4>)
 800057a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800057c:	4a21      	ldr	r2, [pc, #132]	; (8000604 <SystemClock_Config+0xb4>)
 800057e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000582:	6413      	str	r3, [r2, #64]	; 0x40
 8000584:	4b1f      	ldr	r3, [pc, #124]	; (8000604 <SystemClock_Config+0xb4>)
 8000586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000588:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800058c:	60bb      	str	r3, [r7, #8]
 800058e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000590:	2300      	movs	r3, #0
 8000592:	607b      	str	r3, [r7, #4]
 8000594:	4b1c      	ldr	r3, [pc, #112]	; (8000608 <SystemClock_Config+0xb8>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a1b      	ldr	r2, [pc, #108]	; (8000608 <SystemClock_Config+0xb8>)
 800059a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800059e:	6013      	str	r3, [r2, #0]
 80005a0:	4b19      	ldr	r3, [pc, #100]	; (8000608 <SystemClock_Config+0xb8>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005a8:	607b      	str	r3, [r7, #4]
 80005aa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005ac:	2302      	movs	r3, #2
 80005ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005b0:	2301      	movs	r3, #1
 80005b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005b4:	2310      	movs	r3, #16
 80005b6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005b8:	2300      	movs	r3, #0
 80005ba:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005bc:	f107 0320 	add.w	r3, r7, #32
 80005c0:	4618      	mov	r0, r3
 80005c2:	f000 faf3 	bl	8000bac <HAL_RCC_OscConfig>
 80005c6:	4603      	mov	r3, r0
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d001      	beq.n	80005d0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80005cc:	f000 f838 	bl	8000640 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005d0:	230f      	movs	r3, #15
 80005d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005d4:	2300      	movs	r3, #0
 80005d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005d8:	2300      	movs	r3, #0
 80005da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005dc:	2300      	movs	r3, #0
 80005de:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005e0:	2300      	movs	r3, #0
 80005e2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005e4:	f107 030c 	add.w	r3, r7, #12
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 fd4e 	bl	800108c <HAL_RCC_ClockConfig>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80005f6:	f000 f823 	bl	8000640 <Error_Handler>
  }
}
 80005fa:	bf00      	nop
 80005fc:	3750      	adds	r7, #80	; 0x50
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	40023800 	.word	0x40023800
 8000608:	40007000 	.word	0x40007000

0800060c <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000612:	2300      	movs	r3, #0
 8000614:	607b      	str	r3, [r7, #4]
 8000616:	4b09      	ldr	r3, [pc, #36]	; (800063c <MX_GPIO_Init+0x30>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	4a08      	ldr	r2, [pc, #32]	; (800063c <MX_GPIO_Init+0x30>)
 800061c:	f043 0301 	orr.w	r3, r3, #1
 8000620:	6313      	str	r3, [r2, #48]	; 0x30
 8000622:	4b06      	ldr	r3, [pc, #24]	; (800063c <MX_GPIO_Init+0x30>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	f003 0301 	and.w	r3, r3, #1
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]

}
 800062e:	bf00      	nop
 8000630:	370c      	adds	r7, #12
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	40023800 	.word	0x40023800

08000640 <Error_Handler>:

void Error_Handler(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0

}
 8000644:	bf00      	nop
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
	...

08000650 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000650:	b480      	push	{r7}
 8000652:	b083      	sub	sp, #12
 8000654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000656:	2300      	movs	r3, #0
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	4b10      	ldr	r3, [pc, #64]	; (800069c <HAL_MspInit+0x4c>)
 800065c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800065e:	4a0f      	ldr	r2, [pc, #60]	; (800069c <HAL_MspInit+0x4c>)
 8000660:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000664:	6453      	str	r3, [r2, #68]	; 0x44
 8000666:	4b0d      	ldr	r3, [pc, #52]	; (800069c <HAL_MspInit+0x4c>)
 8000668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800066a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800066e:	607b      	str	r3, [r7, #4]
 8000670:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000672:	2300      	movs	r3, #0
 8000674:	603b      	str	r3, [r7, #0]
 8000676:	4b09      	ldr	r3, [pc, #36]	; (800069c <HAL_MspInit+0x4c>)
 8000678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800067a:	4a08      	ldr	r2, [pc, #32]	; (800069c <HAL_MspInit+0x4c>)
 800067c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000680:	6413      	str	r3, [r2, #64]	; 0x40
 8000682:	4b06      	ldr	r3, [pc, #24]	; (800069c <HAL_MspInit+0x4c>)
 8000684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800068a:	603b      	str	r3, [r7, #0]
 800068c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800068e:	bf00      	nop
 8000690:	370c      	adds	r7, #12
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	40023800 	.word	0x40023800

080006a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b08c      	sub	sp, #48	; 0x30
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80006a8:	2300      	movs	r3, #0
 80006aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80006ac:	2300      	movs	r3, #0
 80006ae:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80006b0:	2200      	movs	r2, #0
 80006b2:	6879      	ldr	r1, [r7, #4]
 80006b4:	2036      	movs	r0, #54	; 0x36
 80006b6:	f000 fa4f 	bl	8000b58 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80006ba:	2036      	movs	r0, #54	; 0x36
 80006bc:	f000 fa68 	bl	8000b90 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80006c0:	2300      	movs	r3, #0
 80006c2:	60fb      	str	r3, [r7, #12]
 80006c4:	4b1e      	ldr	r3, [pc, #120]	; (8000740 <HAL_InitTick+0xa0>)
 80006c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c8:	4a1d      	ldr	r2, [pc, #116]	; (8000740 <HAL_InitTick+0xa0>)
 80006ca:	f043 0310 	orr.w	r3, r3, #16
 80006ce:	6413      	str	r3, [r2, #64]	; 0x40
 80006d0:	4b1b      	ldr	r3, [pc, #108]	; (8000740 <HAL_InitTick+0xa0>)
 80006d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d4:	f003 0310 	and.w	r3, r3, #16
 80006d8:	60fb      	str	r3, [r7, #12]
 80006da:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80006dc:	f107 0210 	add.w	r2, r7, #16
 80006e0:	f107 0314 	add.w	r3, r7, #20
 80006e4:	4611      	mov	r1, r2
 80006e6:	4618      	mov	r0, r3
 80006e8:	f000 fe88 	bl	80013fc <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80006ec:	f000 fe72 	bl	80013d4 <HAL_RCC_GetPCLK1Freq>
 80006f0:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80006f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80006f4:	4a13      	ldr	r2, [pc, #76]	; (8000744 <HAL_InitTick+0xa4>)
 80006f6:	fba2 2303 	umull	r2, r3, r2, r3
 80006fa:	0c9b      	lsrs	r3, r3, #18
 80006fc:	3b01      	subs	r3, #1
 80006fe:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000700:	4b11      	ldr	r3, [pc, #68]	; (8000748 <HAL_InitTick+0xa8>)
 8000702:	4a12      	ldr	r2, [pc, #72]	; (800074c <HAL_InitTick+0xac>)
 8000704:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8000706:	4b10      	ldr	r3, [pc, #64]	; (8000748 <HAL_InitTick+0xa8>)
 8000708:	f240 32e7 	movw	r2, #999	; 0x3e7
 800070c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800070e:	4a0e      	ldr	r2, [pc, #56]	; (8000748 <HAL_InitTick+0xa8>)
 8000710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000712:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000714:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <HAL_InitTick+0xa8>)
 8000716:	2200      	movs	r2, #0
 8000718:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800071a:	4b0b      	ldr	r3, [pc, #44]	; (8000748 <HAL_InitTick+0xa8>)
 800071c:	2200      	movs	r2, #0
 800071e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000720:	4809      	ldr	r0, [pc, #36]	; (8000748 <HAL_InitTick+0xa8>)
 8000722:	f000 fe9d 	bl	8001460 <HAL_TIM_Base_Init>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d104      	bne.n	8000736 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800072c:	4806      	ldr	r0, [pc, #24]	; (8000748 <HAL_InitTick+0xa8>)
 800072e:	f000 fecc 	bl	80014ca <HAL_TIM_Base_Start_IT>
 8000732:	4603      	mov	r3, r0
 8000734:	e000      	b.n	8000738 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000736:	2301      	movs	r3, #1
}
 8000738:	4618      	mov	r0, r3
 800073a:	3730      	adds	r7, #48	; 0x30
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	40023800 	.word	0x40023800
 8000744:	431bde83 	.word	0x431bde83
 8000748:	20000094 	.word	0x20000094
 800074c:	40001000 	.word	0x40001000

08000750 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000754:	bf00      	nop
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr

0800075e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800075e:	b480      	push	{r7}
 8000760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000762:	e7fe      	b.n	8000762 <HardFault_Handler+0x4>

08000764 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000768:	e7fe      	b.n	8000768 <MemManage_Handler+0x4>

0800076a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800076a:	b480      	push	{r7}
 800076c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800076e:	e7fe      	b.n	800076e <BusFault_Handler+0x4>

08000770 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000774:	e7fe      	b.n	8000774 <UsageFault_Handler+0x4>

08000776 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000776:	b480      	push	{r7}
 8000778:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800077a:	bf00      	nop
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr

08000784 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000788:	bf00      	nop
 800078a:	46bd      	mov	sp, r7
 800078c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000790:	4770      	bx	lr

08000792 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000792:	b480      	push	{r7}
 8000794:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000796:	bf00      	nop
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr

080007a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007a4:	bf00      	nop
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr
	...

080007b0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80007b4:	4802      	ldr	r0, [pc, #8]	; (80007c0 <TIM6_DAC_IRQHandler+0x10>)
 80007b6:	f000 feac 	bl	8001512 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80007ba:	bf00      	nop
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	20000094 	.word	0x20000094

080007c4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b086      	sub	sp, #24
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	60f8      	str	r0, [r7, #12]
 80007cc:	60b9      	str	r1, [r7, #8]
 80007ce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007d0:	2300      	movs	r3, #0
 80007d2:	617b      	str	r3, [r7, #20]
 80007d4:	e00a      	b.n	80007ec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80007d6:	f3af 8000 	nop.w
 80007da:	4601      	mov	r1, r0
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	1c5a      	adds	r2, r3, #1
 80007e0:	60ba      	str	r2, [r7, #8]
 80007e2:	b2ca      	uxtb	r2, r1
 80007e4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007e6:	697b      	ldr	r3, [r7, #20]
 80007e8:	3301      	adds	r3, #1
 80007ea:	617b      	str	r3, [r7, #20]
 80007ec:	697a      	ldr	r2, [r7, #20]
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	429a      	cmp	r2, r3
 80007f2:	dbf0      	blt.n	80007d6 <_read+0x12>
	}

return len;
 80007f4:	687b      	ldr	r3, [r7, #4]
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	3718      	adds	r7, #24
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}

080007fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80007fe:	b580      	push	{r7, lr}
 8000800:	b086      	sub	sp, #24
 8000802:	af00      	add	r7, sp, #0
 8000804:	60f8      	str	r0, [r7, #12]
 8000806:	60b9      	str	r1, [r7, #8]
 8000808:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800080a:	2300      	movs	r3, #0
 800080c:	617b      	str	r3, [r7, #20]
 800080e:	e009      	b.n	8000824 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	1c5a      	adds	r2, r3, #1
 8000814:	60ba      	str	r2, [r7, #8]
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	4618      	mov	r0, r3
 800081a:	f7ff fe8b 	bl	8000534 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800081e:	697b      	ldr	r3, [r7, #20]
 8000820:	3301      	adds	r3, #1
 8000822:	617b      	str	r3, [r7, #20]
 8000824:	697a      	ldr	r2, [r7, #20]
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	429a      	cmp	r2, r3
 800082a:	dbf1      	blt.n	8000810 <_write+0x12>
	}
	return len;
 800082c:	687b      	ldr	r3, [r7, #4]
}
 800082e:	4618      	mov	r0, r3
 8000830:	3718      	adds	r7, #24
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}

08000836 <_close>:

int _close(int file)
{
 8000836:	b480      	push	{r7}
 8000838:	b083      	sub	sp, #12
 800083a:	af00      	add	r7, sp, #0
 800083c:	6078      	str	r0, [r7, #4]
	return -1;
 800083e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000842:	4618      	mov	r0, r3
 8000844:	370c      	adds	r7, #12
 8000846:	46bd      	mov	sp, r7
 8000848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084c:	4770      	bx	lr

0800084e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800084e:	b480      	push	{r7}
 8000850:	b083      	sub	sp, #12
 8000852:	af00      	add	r7, sp, #0
 8000854:	6078      	str	r0, [r7, #4]
 8000856:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800085e:	605a      	str	r2, [r3, #4]
	return 0;
 8000860:	2300      	movs	r3, #0
}
 8000862:	4618      	mov	r0, r3
 8000864:	370c      	adds	r7, #12
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr

0800086e <_isatty>:

int _isatty(int file)
{
 800086e:	b480      	push	{r7}
 8000870:	b083      	sub	sp, #12
 8000872:	af00      	add	r7, sp, #0
 8000874:	6078      	str	r0, [r7, #4]
	return 1;
 8000876:	2301      	movs	r3, #1
}
 8000878:	4618      	mov	r0, r3
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr

08000884 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000884:	b480      	push	{r7}
 8000886:	b085      	sub	sp, #20
 8000888:	af00      	add	r7, sp, #0
 800088a:	60f8      	str	r0, [r7, #12]
 800088c:	60b9      	str	r1, [r7, #8]
 800088e:	607a      	str	r2, [r7, #4]
	return 0;
 8000890:	2300      	movs	r3, #0
}
 8000892:	4618      	mov	r0, r3
 8000894:	3714      	adds	r7, #20
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr
	...

080008a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b086      	sub	sp, #24
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008a8:	4a14      	ldr	r2, [pc, #80]	; (80008fc <_sbrk+0x5c>)
 80008aa:	4b15      	ldr	r3, [pc, #84]	; (8000900 <_sbrk+0x60>)
 80008ac:	1ad3      	subs	r3, r2, r3
 80008ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008b4:	4b13      	ldr	r3, [pc, #76]	; (8000904 <_sbrk+0x64>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d102      	bne.n	80008c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008bc:	4b11      	ldr	r3, [pc, #68]	; (8000904 <_sbrk+0x64>)
 80008be:	4a12      	ldr	r2, [pc, #72]	; (8000908 <_sbrk+0x68>)
 80008c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008c2:	4b10      	ldr	r3, [pc, #64]	; (8000904 <_sbrk+0x64>)
 80008c4:	681a      	ldr	r2, [r3, #0]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	4413      	add	r3, r2
 80008ca:	693a      	ldr	r2, [r7, #16]
 80008cc:	429a      	cmp	r2, r3
 80008ce:	d207      	bcs.n	80008e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008d0:	f001 f80e 	bl	80018f0 <__errno>
 80008d4:	4602      	mov	r2, r0
 80008d6:	230c      	movs	r3, #12
 80008d8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80008da:	f04f 33ff 	mov.w	r3, #4294967295
 80008de:	e009      	b.n	80008f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008e0:	4b08      	ldr	r3, [pc, #32]	; (8000904 <_sbrk+0x64>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008e6:	4b07      	ldr	r3, [pc, #28]	; (8000904 <_sbrk+0x64>)
 80008e8:	681a      	ldr	r2, [r3, #0]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	4413      	add	r3, r2
 80008ee:	4a05      	ldr	r2, [pc, #20]	; (8000904 <_sbrk+0x64>)
 80008f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008f2:	68fb      	ldr	r3, [r7, #12]
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	3718      	adds	r7, #24
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	20020000 	.word	0x20020000
 8000900:	00000400 	.word	0x00000400
 8000904:	20000088 	.word	0x20000088
 8000908:	200000e0 	.word	0x200000e0

0800090c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000910:	4b08      	ldr	r3, [pc, #32]	; (8000934 <SystemInit+0x28>)
 8000912:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000916:	4a07      	ldr	r2, [pc, #28]	; (8000934 <SystemInit+0x28>)
 8000918:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800091c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000920:	4b04      	ldr	r3, [pc, #16]	; (8000934 <SystemInit+0x28>)
 8000922:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000926:	609a      	str	r2, [r3, #8]
#endif
}
 8000928:	bf00      	nop
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	e000ed00 	.word	0xe000ed00

08000938 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000938:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000970 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800093c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800093e:	e003      	b.n	8000948 <LoopCopyDataInit>

08000940 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000940:	4b0c      	ldr	r3, [pc, #48]	; (8000974 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000942:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000944:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000946:	3104      	adds	r1, #4

08000948 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000948:	480b      	ldr	r0, [pc, #44]	; (8000978 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800094a:	4b0c      	ldr	r3, [pc, #48]	; (800097c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800094c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800094e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000950:	d3f6      	bcc.n	8000940 <CopyDataInit>
  ldr  r2, =_sbss
 8000952:	4a0b      	ldr	r2, [pc, #44]	; (8000980 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000954:	e002      	b.n	800095c <LoopFillZerobss>

08000956 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000956:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000958:	f842 3b04 	str.w	r3, [r2], #4

0800095c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800095c:	4b09      	ldr	r3, [pc, #36]	; (8000984 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800095e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000960:	d3f9      	bcc.n	8000956 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000962:	f7ff ffd3 	bl	800090c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000966:	f000 ffc9 	bl	80018fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800096a:	f7ff fdd5 	bl	8000518 <main>
  bx  lr    
 800096e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000970:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000974:	080022d0 	.word	0x080022d0
  ldr  r0, =_sdata
 8000978:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800097c:	2000006c 	.word	0x2000006c
  ldr  r2, =_sbss
 8000980:	2000006c 	.word	0x2000006c
  ldr  r3, = _ebss
 8000984:	200000dc 	.word	0x200000dc

08000988 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000988:	e7fe      	b.n	8000988 <ADC_IRQHandler>
	...

0800098c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000990:	4b0e      	ldr	r3, [pc, #56]	; (80009cc <HAL_Init+0x40>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a0d      	ldr	r2, [pc, #52]	; (80009cc <HAL_Init+0x40>)
 8000996:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800099a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800099c:	4b0b      	ldr	r3, [pc, #44]	; (80009cc <HAL_Init+0x40>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a0a      	ldr	r2, [pc, #40]	; (80009cc <HAL_Init+0x40>)
 80009a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80009a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009a8:	4b08      	ldr	r3, [pc, #32]	; (80009cc <HAL_Init+0x40>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a07      	ldr	r2, [pc, #28]	; (80009cc <HAL_Init+0x40>)
 80009ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009b4:	2003      	movs	r0, #3
 80009b6:	f000 f8c4 	bl	8000b42 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009ba:	2000      	movs	r0, #0
 80009bc:	f7ff fe70 	bl	80006a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009c0:	f7ff fe46 	bl	8000650 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009c4:	2300      	movs	r3, #0
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	40023c00 	.word	0x40023c00

080009d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  return uwTick;
 80009d4:	4b03      	ldr	r3, [pc, #12]	; (80009e4 <HAL_GetTick+0x14>)
 80009d6:	681b      	ldr	r3, [r3, #0]
}
 80009d8:	4618      	mov	r0, r3
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	200000d4 	.word	0x200000d4

080009e8 <__NVIC_SetPriorityGrouping>:
{
 80009e8:	b480      	push	{r7}
 80009ea:	b085      	sub	sp, #20
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	f003 0307 	and.w	r3, r3, #7
 80009f6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009f8:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <__NVIC_SetPriorityGrouping+0x44>)
 80009fa:	68db      	ldr	r3, [r3, #12]
 80009fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009fe:	68ba      	ldr	r2, [r7, #8]
 8000a00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a04:	4013      	ands	r3, r2
 8000a06:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a0c:	68bb      	ldr	r3, [r7, #8]
 8000a0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a1a:	4a04      	ldr	r2, [pc, #16]	; (8000a2c <__NVIC_SetPriorityGrouping+0x44>)
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	60d3      	str	r3, [r2, #12]
}
 8000a20:	bf00      	nop
 8000a22:	3714      	adds	r7, #20
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr
 8000a2c:	e000ed00 	.word	0xe000ed00

08000a30 <__NVIC_GetPriorityGrouping>:
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a34:	4b04      	ldr	r3, [pc, #16]	; (8000a48 <__NVIC_GetPriorityGrouping+0x18>)
 8000a36:	68db      	ldr	r3, [r3, #12]
 8000a38:	0a1b      	lsrs	r3, r3, #8
 8000a3a:	f003 0307 	and.w	r3, r3, #7
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr
 8000a48:	e000ed00 	.word	0xe000ed00

08000a4c <__NVIC_EnableIRQ>:
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	4603      	mov	r3, r0
 8000a54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	db0b      	blt.n	8000a76 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	f003 021f 	and.w	r2, r3, #31
 8000a64:	4907      	ldr	r1, [pc, #28]	; (8000a84 <__NVIC_EnableIRQ+0x38>)
 8000a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a6a:	095b      	lsrs	r3, r3, #5
 8000a6c:	2001      	movs	r0, #1
 8000a6e:	fa00 f202 	lsl.w	r2, r0, r2
 8000a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000a76:	bf00      	nop
 8000a78:	370c      	adds	r7, #12
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	e000e100 	.word	0xe000e100

08000a88 <__NVIC_SetPriority>:
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	4603      	mov	r3, r0
 8000a90:	6039      	str	r1, [r7, #0]
 8000a92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	db0a      	blt.n	8000ab2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	b2da      	uxtb	r2, r3
 8000aa0:	490c      	ldr	r1, [pc, #48]	; (8000ad4 <__NVIC_SetPriority+0x4c>)
 8000aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa6:	0112      	lsls	r2, r2, #4
 8000aa8:	b2d2      	uxtb	r2, r2
 8000aaa:	440b      	add	r3, r1
 8000aac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000ab0:	e00a      	b.n	8000ac8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	b2da      	uxtb	r2, r3
 8000ab6:	4908      	ldr	r1, [pc, #32]	; (8000ad8 <__NVIC_SetPriority+0x50>)
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	f003 030f 	and.w	r3, r3, #15
 8000abe:	3b04      	subs	r3, #4
 8000ac0:	0112      	lsls	r2, r2, #4
 8000ac2:	b2d2      	uxtb	r2, r2
 8000ac4:	440b      	add	r3, r1
 8000ac6:	761a      	strb	r2, [r3, #24]
}
 8000ac8:	bf00      	nop
 8000aca:	370c      	adds	r7, #12
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr
 8000ad4:	e000e100 	.word	0xe000e100
 8000ad8:	e000ed00 	.word	0xe000ed00

08000adc <NVIC_EncodePriority>:
{
 8000adc:	b480      	push	{r7}
 8000ade:	b089      	sub	sp, #36	; 0x24
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	60f8      	str	r0, [r7, #12]
 8000ae4:	60b9      	str	r1, [r7, #8]
 8000ae6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	f003 0307 	and.w	r3, r3, #7
 8000aee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000af0:	69fb      	ldr	r3, [r7, #28]
 8000af2:	f1c3 0307 	rsb	r3, r3, #7
 8000af6:	2b04      	cmp	r3, #4
 8000af8:	bf28      	it	cs
 8000afa:	2304      	movcs	r3, #4
 8000afc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000afe:	69fb      	ldr	r3, [r7, #28]
 8000b00:	3304      	adds	r3, #4
 8000b02:	2b06      	cmp	r3, #6
 8000b04:	d902      	bls.n	8000b0c <NVIC_EncodePriority+0x30>
 8000b06:	69fb      	ldr	r3, [r7, #28]
 8000b08:	3b03      	subs	r3, #3
 8000b0a:	e000      	b.n	8000b0e <NVIC_EncodePriority+0x32>
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b10:	f04f 32ff 	mov.w	r2, #4294967295
 8000b14:	69bb      	ldr	r3, [r7, #24]
 8000b16:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1a:	43da      	mvns	r2, r3
 8000b1c:	68bb      	ldr	r3, [r7, #8]
 8000b1e:	401a      	ands	r2, r3
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b24:	f04f 31ff 	mov.w	r1, #4294967295
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2e:	43d9      	mvns	r1, r3
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b34:	4313      	orrs	r3, r2
}
 8000b36:	4618      	mov	r0, r3
 8000b38:	3724      	adds	r7, #36	; 0x24
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr

08000b42 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b42:	b580      	push	{r7, lr}
 8000b44:	b082      	sub	sp, #8
 8000b46:	af00      	add	r7, sp, #0
 8000b48:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b4a:	6878      	ldr	r0, [r7, #4]
 8000b4c:	f7ff ff4c 	bl	80009e8 <__NVIC_SetPriorityGrouping>
}
 8000b50:	bf00      	nop
 8000b52:	3708      	adds	r7, #8
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b086      	sub	sp, #24
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	4603      	mov	r3, r0
 8000b60:	60b9      	str	r1, [r7, #8]
 8000b62:	607a      	str	r2, [r7, #4]
 8000b64:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b66:	2300      	movs	r3, #0
 8000b68:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b6a:	f7ff ff61 	bl	8000a30 <__NVIC_GetPriorityGrouping>
 8000b6e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b70:	687a      	ldr	r2, [r7, #4]
 8000b72:	68b9      	ldr	r1, [r7, #8]
 8000b74:	6978      	ldr	r0, [r7, #20]
 8000b76:	f7ff ffb1 	bl	8000adc <NVIC_EncodePriority>
 8000b7a:	4602      	mov	r2, r0
 8000b7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b80:	4611      	mov	r1, r2
 8000b82:	4618      	mov	r0, r3
 8000b84:	f7ff ff80 	bl	8000a88 <__NVIC_SetPriority>
}
 8000b88:	bf00      	nop
 8000b8a:	3718      	adds	r7, #24
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	4603      	mov	r3, r0
 8000b98:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff ff54 	bl	8000a4c <__NVIC_EnableIRQ>
}
 8000ba4:	bf00      	nop
 8000ba6:	3708      	adds	r7, #8
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}

08000bac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b086      	sub	sp, #24
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d101      	bne.n	8000bbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	e25b      	b.n	8001076 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	f003 0301 	and.w	r3, r3, #1
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d075      	beq.n	8000cb6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000bca:	4ba3      	ldr	r3, [pc, #652]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000bcc:	689b      	ldr	r3, [r3, #8]
 8000bce:	f003 030c 	and.w	r3, r3, #12
 8000bd2:	2b04      	cmp	r3, #4
 8000bd4:	d00c      	beq.n	8000bf0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000bd6:	4ba0      	ldr	r3, [pc, #640]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000bd8:	689b      	ldr	r3, [r3, #8]
 8000bda:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000bde:	2b08      	cmp	r3, #8
 8000be0:	d112      	bne.n	8000c08 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000be2:	4b9d      	ldr	r3, [pc, #628]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000be4:	685b      	ldr	r3, [r3, #4]
 8000be6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000bea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000bee:	d10b      	bne.n	8000c08 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bf0:	4b99      	ldr	r3, [pc, #612]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d05b      	beq.n	8000cb4 <HAL_RCC_OscConfig+0x108>
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d157      	bne.n	8000cb4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000c04:	2301      	movs	r3, #1
 8000c06:	e236      	b.n	8001076 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c10:	d106      	bne.n	8000c20 <HAL_RCC_OscConfig+0x74>
 8000c12:	4b91      	ldr	r3, [pc, #580]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4a90      	ldr	r2, [pc, #576]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000c18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c1c:	6013      	str	r3, [r2, #0]
 8000c1e:	e01d      	b.n	8000c5c <HAL_RCC_OscConfig+0xb0>
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	685b      	ldr	r3, [r3, #4]
 8000c24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c28:	d10c      	bne.n	8000c44 <HAL_RCC_OscConfig+0x98>
 8000c2a:	4b8b      	ldr	r3, [pc, #556]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a8a      	ldr	r2, [pc, #552]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000c30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c34:	6013      	str	r3, [r2, #0]
 8000c36:	4b88      	ldr	r3, [pc, #544]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4a87      	ldr	r2, [pc, #540]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000c3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c40:	6013      	str	r3, [r2, #0]
 8000c42:	e00b      	b.n	8000c5c <HAL_RCC_OscConfig+0xb0>
 8000c44:	4b84      	ldr	r3, [pc, #528]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a83      	ldr	r2, [pc, #524]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000c4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c4e:	6013      	str	r3, [r2, #0]
 8000c50:	4b81      	ldr	r3, [pc, #516]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a80      	ldr	r2, [pc, #512]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000c56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d013      	beq.n	8000c8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c64:	f7ff feb4 	bl	80009d0 <HAL_GetTick>
 8000c68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c6a:	e008      	b.n	8000c7e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c6c:	f7ff feb0 	bl	80009d0 <HAL_GetTick>
 8000c70:	4602      	mov	r2, r0
 8000c72:	693b      	ldr	r3, [r7, #16]
 8000c74:	1ad3      	subs	r3, r2, r3
 8000c76:	2b64      	cmp	r3, #100	; 0x64
 8000c78:	d901      	bls.n	8000c7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	e1fb      	b.n	8001076 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c7e:	4b76      	ldr	r3, [pc, #472]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d0f0      	beq.n	8000c6c <HAL_RCC_OscConfig+0xc0>
 8000c8a:	e014      	b.n	8000cb6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c8c:	f7ff fea0 	bl	80009d0 <HAL_GetTick>
 8000c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c92:	e008      	b.n	8000ca6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c94:	f7ff fe9c 	bl	80009d0 <HAL_GetTick>
 8000c98:	4602      	mov	r2, r0
 8000c9a:	693b      	ldr	r3, [r7, #16]
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	2b64      	cmp	r3, #100	; 0x64
 8000ca0:	d901      	bls.n	8000ca6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000ca2:	2303      	movs	r3, #3
 8000ca4:	e1e7      	b.n	8001076 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ca6:	4b6c      	ldr	r3, [pc, #432]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d1f0      	bne.n	8000c94 <HAL_RCC_OscConfig+0xe8>
 8000cb2:	e000      	b.n	8000cb6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f003 0302 	and.w	r3, r3, #2
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d063      	beq.n	8000d8a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000cc2:	4b65      	ldr	r3, [pc, #404]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000cc4:	689b      	ldr	r3, [r3, #8]
 8000cc6:	f003 030c 	and.w	r3, r3, #12
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d00b      	beq.n	8000ce6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000cce:	4b62      	ldr	r3, [pc, #392]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000cd0:	689b      	ldr	r3, [r3, #8]
 8000cd2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000cd6:	2b08      	cmp	r3, #8
 8000cd8:	d11c      	bne.n	8000d14 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000cda:	4b5f      	ldr	r3, [pc, #380]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d116      	bne.n	8000d14 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ce6:	4b5c      	ldr	r3, [pc, #368]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f003 0302 	and.w	r3, r3, #2
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d005      	beq.n	8000cfe <HAL_RCC_OscConfig+0x152>
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	68db      	ldr	r3, [r3, #12]
 8000cf6:	2b01      	cmp	r3, #1
 8000cf8:	d001      	beq.n	8000cfe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	e1bb      	b.n	8001076 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cfe:	4b56      	ldr	r3, [pc, #344]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	691b      	ldr	r3, [r3, #16]
 8000d0a:	00db      	lsls	r3, r3, #3
 8000d0c:	4952      	ldr	r1, [pc, #328]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000d0e:	4313      	orrs	r3, r2
 8000d10:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d12:	e03a      	b.n	8000d8a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	68db      	ldr	r3, [r3, #12]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d020      	beq.n	8000d5e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d1c:	4b4f      	ldr	r3, [pc, #316]	; (8000e5c <HAL_RCC_OscConfig+0x2b0>)
 8000d1e:	2201      	movs	r2, #1
 8000d20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d22:	f7ff fe55 	bl	80009d0 <HAL_GetTick>
 8000d26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d28:	e008      	b.n	8000d3c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d2a:	f7ff fe51 	bl	80009d0 <HAL_GetTick>
 8000d2e:	4602      	mov	r2, r0
 8000d30:	693b      	ldr	r3, [r7, #16]
 8000d32:	1ad3      	subs	r3, r2, r3
 8000d34:	2b02      	cmp	r3, #2
 8000d36:	d901      	bls.n	8000d3c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	e19c      	b.n	8001076 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d3c:	4b46      	ldr	r3, [pc, #280]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	f003 0302 	and.w	r3, r3, #2
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d0f0      	beq.n	8000d2a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d48:	4b43      	ldr	r3, [pc, #268]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	691b      	ldr	r3, [r3, #16]
 8000d54:	00db      	lsls	r3, r3, #3
 8000d56:	4940      	ldr	r1, [pc, #256]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	600b      	str	r3, [r1, #0]
 8000d5c:	e015      	b.n	8000d8a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d5e:	4b3f      	ldr	r3, [pc, #252]	; (8000e5c <HAL_RCC_OscConfig+0x2b0>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d64:	f7ff fe34 	bl	80009d0 <HAL_GetTick>
 8000d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d6a:	e008      	b.n	8000d7e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d6c:	f7ff fe30 	bl	80009d0 <HAL_GetTick>
 8000d70:	4602      	mov	r2, r0
 8000d72:	693b      	ldr	r3, [r7, #16]
 8000d74:	1ad3      	subs	r3, r2, r3
 8000d76:	2b02      	cmp	r3, #2
 8000d78:	d901      	bls.n	8000d7e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000d7a:	2303      	movs	r3, #3
 8000d7c:	e17b      	b.n	8001076 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d7e:	4b36      	ldr	r3, [pc, #216]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f003 0302 	and.w	r3, r3, #2
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d1f0      	bne.n	8000d6c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f003 0308 	and.w	r3, r3, #8
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d030      	beq.n	8000df8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	695b      	ldr	r3, [r3, #20]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d016      	beq.n	8000dcc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d9e:	4b30      	ldr	r3, [pc, #192]	; (8000e60 <HAL_RCC_OscConfig+0x2b4>)
 8000da0:	2201      	movs	r2, #1
 8000da2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000da4:	f7ff fe14 	bl	80009d0 <HAL_GetTick>
 8000da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000daa:	e008      	b.n	8000dbe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000dac:	f7ff fe10 	bl	80009d0 <HAL_GetTick>
 8000db0:	4602      	mov	r2, r0
 8000db2:	693b      	ldr	r3, [r7, #16]
 8000db4:	1ad3      	subs	r3, r2, r3
 8000db6:	2b02      	cmp	r3, #2
 8000db8:	d901      	bls.n	8000dbe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000dba:	2303      	movs	r3, #3
 8000dbc:	e15b      	b.n	8001076 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dbe:	4b26      	ldr	r3, [pc, #152]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000dc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000dc2:	f003 0302 	and.w	r3, r3, #2
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d0f0      	beq.n	8000dac <HAL_RCC_OscConfig+0x200>
 8000dca:	e015      	b.n	8000df8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000dcc:	4b24      	ldr	r3, [pc, #144]	; (8000e60 <HAL_RCC_OscConfig+0x2b4>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dd2:	f7ff fdfd 	bl	80009d0 <HAL_GetTick>
 8000dd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000dd8:	e008      	b.n	8000dec <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000dda:	f7ff fdf9 	bl	80009d0 <HAL_GetTick>
 8000dde:	4602      	mov	r2, r0
 8000de0:	693b      	ldr	r3, [r7, #16]
 8000de2:	1ad3      	subs	r3, r2, r3
 8000de4:	2b02      	cmp	r3, #2
 8000de6:	d901      	bls.n	8000dec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000de8:	2303      	movs	r3, #3
 8000dea:	e144      	b.n	8001076 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000dec:	4b1a      	ldr	r3, [pc, #104]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000dee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000df0:	f003 0302 	and.w	r3, r3, #2
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d1f0      	bne.n	8000dda <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f003 0304 	and.w	r3, r3, #4
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	f000 80a0 	beq.w	8000f46 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e06:	2300      	movs	r3, #0
 8000e08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e0a:	4b13      	ldr	r3, [pc, #76]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d10f      	bne.n	8000e36 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e16:	2300      	movs	r3, #0
 8000e18:	60bb      	str	r3, [r7, #8]
 8000e1a:	4b0f      	ldr	r3, [pc, #60]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e1e:	4a0e      	ldr	r2, [pc, #56]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000e20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e24:	6413      	str	r3, [r2, #64]	; 0x40
 8000e26:	4b0c      	ldr	r3, [pc, #48]	; (8000e58 <HAL_RCC_OscConfig+0x2ac>)
 8000e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e2e:	60bb      	str	r3, [r7, #8]
 8000e30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e32:	2301      	movs	r3, #1
 8000e34:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e36:	4b0b      	ldr	r3, [pc, #44]	; (8000e64 <HAL_RCC_OscConfig+0x2b8>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d121      	bne.n	8000e86 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e42:	4b08      	ldr	r3, [pc, #32]	; (8000e64 <HAL_RCC_OscConfig+0x2b8>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a07      	ldr	r2, [pc, #28]	; (8000e64 <HAL_RCC_OscConfig+0x2b8>)
 8000e48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e4e:	f7ff fdbf 	bl	80009d0 <HAL_GetTick>
 8000e52:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e54:	e011      	b.n	8000e7a <HAL_RCC_OscConfig+0x2ce>
 8000e56:	bf00      	nop
 8000e58:	40023800 	.word	0x40023800
 8000e5c:	42470000 	.word	0x42470000
 8000e60:	42470e80 	.word	0x42470e80
 8000e64:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e68:	f7ff fdb2 	bl	80009d0 <HAL_GetTick>
 8000e6c:	4602      	mov	r2, r0
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	1ad3      	subs	r3, r2, r3
 8000e72:	2b02      	cmp	r3, #2
 8000e74:	d901      	bls.n	8000e7a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8000e76:	2303      	movs	r3, #3
 8000e78:	e0fd      	b.n	8001076 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e7a:	4b81      	ldr	r3, [pc, #516]	; (8001080 <HAL_RCC_OscConfig+0x4d4>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d0f0      	beq.n	8000e68 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	689b      	ldr	r3, [r3, #8]
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d106      	bne.n	8000e9c <HAL_RCC_OscConfig+0x2f0>
 8000e8e:	4b7d      	ldr	r3, [pc, #500]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8000e90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e92:	4a7c      	ldr	r2, [pc, #496]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8000e94:	f043 0301 	orr.w	r3, r3, #1
 8000e98:	6713      	str	r3, [r2, #112]	; 0x70
 8000e9a:	e01c      	b.n	8000ed6 <HAL_RCC_OscConfig+0x32a>
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	689b      	ldr	r3, [r3, #8]
 8000ea0:	2b05      	cmp	r3, #5
 8000ea2:	d10c      	bne.n	8000ebe <HAL_RCC_OscConfig+0x312>
 8000ea4:	4b77      	ldr	r3, [pc, #476]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8000ea6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ea8:	4a76      	ldr	r2, [pc, #472]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8000eaa:	f043 0304 	orr.w	r3, r3, #4
 8000eae:	6713      	str	r3, [r2, #112]	; 0x70
 8000eb0:	4b74      	ldr	r3, [pc, #464]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8000eb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000eb4:	4a73      	ldr	r2, [pc, #460]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8000eb6:	f043 0301 	orr.w	r3, r3, #1
 8000eba:	6713      	str	r3, [r2, #112]	; 0x70
 8000ebc:	e00b      	b.n	8000ed6 <HAL_RCC_OscConfig+0x32a>
 8000ebe:	4b71      	ldr	r3, [pc, #452]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8000ec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ec2:	4a70      	ldr	r2, [pc, #448]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8000ec4:	f023 0301 	bic.w	r3, r3, #1
 8000ec8:	6713      	str	r3, [r2, #112]	; 0x70
 8000eca:	4b6e      	ldr	r3, [pc, #440]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8000ecc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ece:	4a6d      	ldr	r2, [pc, #436]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8000ed0:	f023 0304 	bic.w	r3, r3, #4
 8000ed4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	689b      	ldr	r3, [r3, #8]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d015      	beq.n	8000f0a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ede:	f7ff fd77 	bl	80009d0 <HAL_GetTick>
 8000ee2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ee4:	e00a      	b.n	8000efc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ee6:	f7ff fd73 	bl	80009d0 <HAL_GetTick>
 8000eea:	4602      	mov	r2, r0
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	1ad3      	subs	r3, r2, r3
 8000ef0:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d901      	bls.n	8000efc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	e0bc      	b.n	8001076 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000efc:	4b61      	ldr	r3, [pc, #388]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8000efe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f00:	f003 0302 	and.w	r3, r3, #2
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d0ee      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x33a>
 8000f08:	e014      	b.n	8000f34 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f0a:	f7ff fd61 	bl	80009d0 <HAL_GetTick>
 8000f0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f10:	e00a      	b.n	8000f28 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f12:	f7ff fd5d 	bl	80009d0 <HAL_GetTick>
 8000f16:	4602      	mov	r2, r0
 8000f18:	693b      	ldr	r3, [r7, #16]
 8000f1a:	1ad3      	subs	r3, r2, r3
 8000f1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d901      	bls.n	8000f28 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8000f24:	2303      	movs	r3, #3
 8000f26:	e0a6      	b.n	8001076 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f28:	4b56      	ldr	r3, [pc, #344]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8000f2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f2c:	f003 0302 	and.w	r3, r3, #2
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d1ee      	bne.n	8000f12 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000f34:	7dfb      	ldrb	r3, [r7, #23]
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d105      	bne.n	8000f46 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f3a:	4b52      	ldr	r3, [pc, #328]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8000f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f3e:	4a51      	ldr	r2, [pc, #324]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8000f40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f44:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	699b      	ldr	r3, [r3, #24]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	f000 8092 	beq.w	8001074 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000f50:	4b4c      	ldr	r3, [pc, #304]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8000f52:	689b      	ldr	r3, [r3, #8]
 8000f54:	f003 030c 	and.w	r3, r3, #12
 8000f58:	2b08      	cmp	r3, #8
 8000f5a:	d05c      	beq.n	8001016 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	699b      	ldr	r3, [r3, #24]
 8000f60:	2b02      	cmp	r3, #2
 8000f62:	d141      	bne.n	8000fe8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f64:	4b48      	ldr	r3, [pc, #288]	; (8001088 <HAL_RCC_OscConfig+0x4dc>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f6a:	f7ff fd31 	bl	80009d0 <HAL_GetTick>
 8000f6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f70:	e008      	b.n	8000f84 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f72:	f7ff fd2d 	bl	80009d0 <HAL_GetTick>
 8000f76:	4602      	mov	r2, r0
 8000f78:	693b      	ldr	r3, [r7, #16]
 8000f7a:	1ad3      	subs	r3, r2, r3
 8000f7c:	2b02      	cmp	r3, #2
 8000f7e:	d901      	bls.n	8000f84 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8000f80:	2303      	movs	r3, #3
 8000f82:	e078      	b.n	8001076 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f84:	4b3f      	ldr	r3, [pc, #252]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d1f0      	bne.n	8000f72 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	69da      	ldr	r2, [r3, #28]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6a1b      	ldr	r3, [r3, #32]
 8000f98:	431a      	orrs	r2, r3
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f9e:	019b      	lsls	r3, r3, #6
 8000fa0:	431a      	orrs	r2, r3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fa6:	085b      	lsrs	r3, r3, #1
 8000fa8:	3b01      	subs	r3, #1
 8000faa:	041b      	lsls	r3, r3, #16
 8000fac:	431a      	orrs	r2, r3
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fb2:	061b      	lsls	r3, r3, #24
 8000fb4:	4933      	ldr	r1, [pc, #204]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000fba:	4b33      	ldr	r3, [pc, #204]	; (8001088 <HAL_RCC_OscConfig+0x4dc>)
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fc0:	f7ff fd06 	bl	80009d0 <HAL_GetTick>
 8000fc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fc6:	e008      	b.n	8000fda <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fc8:	f7ff fd02 	bl	80009d0 <HAL_GetTick>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	693b      	ldr	r3, [r7, #16]
 8000fd0:	1ad3      	subs	r3, r2, r3
 8000fd2:	2b02      	cmp	r3, #2
 8000fd4:	d901      	bls.n	8000fda <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	e04d      	b.n	8001076 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fda:	4b2a      	ldr	r3, [pc, #168]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d0f0      	beq.n	8000fc8 <HAL_RCC_OscConfig+0x41c>
 8000fe6:	e045      	b.n	8001074 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fe8:	4b27      	ldr	r3, [pc, #156]	; (8001088 <HAL_RCC_OscConfig+0x4dc>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fee:	f7ff fcef 	bl	80009d0 <HAL_GetTick>
 8000ff2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000ff4:	e008      	b.n	8001008 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ff6:	f7ff fceb 	bl	80009d0 <HAL_GetTick>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	2b02      	cmp	r3, #2
 8001002:	d901      	bls.n	8001008 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001004:	2303      	movs	r3, #3
 8001006:	e036      	b.n	8001076 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001008:	4b1e      	ldr	r3, [pc, #120]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001010:	2b00      	cmp	r3, #0
 8001012:	d1f0      	bne.n	8000ff6 <HAL_RCC_OscConfig+0x44a>
 8001014:	e02e      	b.n	8001074 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	699b      	ldr	r3, [r3, #24]
 800101a:	2b01      	cmp	r3, #1
 800101c:	d101      	bne.n	8001022 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
 8001020:	e029      	b.n	8001076 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001022:	4b18      	ldr	r3, [pc, #96]	; (8001084 <HAL_RCC_OscConfig+0x4d8>)
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	69db      	ldr	r3, [r3, #28]
 8001032:	429a      	cmp	r2, r3
 8001034:	d11c      	bne.n	8001070 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001040:	429a      	cmp	r2, r3
 8001042:	d115      	bne.n	8001070 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001044:	68fa      	ldr	r2, [r7, #12]
 8001046:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800104a:	4013      	ands	r3, r2
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001050:	4293      	cmp	r3, r2
 8001052:	d10d      	bne.n	8001070 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800105e:	429a      	cmp	r2, r3
 8001060:	d106      	bne.n	8001070 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800106c:	429a      	cmp	r2, r3
 800106e:	d001      	beq.n	8001074 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001070:	2301      	movs	r3, #1
 8001072:	e000      	b.n	8001076 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	3718      	adds	r7, #24
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40007000 	.word	0x40007000
 8001084:	40023800 	.word	0x40023800
 8001088:	42470060 	.word	0x42470060

0800108c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d101      	bne.n	80010a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800109c:	2301      	movs	r3, #1
 800109e:	e0cc      	b.n	800123a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80010a0:	4b68      	ldr	r3, [pc, #416]	; (8001244 <HAL_RCC_ClockConfig+0x1b8>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f003 030f 	and.w	r3, r3, #15
 80010a8:	683a      	ldr	r2, [r7, #0]
 80010aa:	429a      	cmp	r2, r3
 80010ac:	d90c      	bls.n	80010c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010ae:	4b65      	ldr	r3, [pc, #404]	; (8001244 <HAL_RCC_ClockConfig+0x1b8>)
 80010b0:	683a      	ldr	r2, [r7, #0]
 80010b2:	b2d2      	uxtb	r2, r2
 80010b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010b6:	4b63      	ldr	r3, [pc, #396]	; (8001244 <HAL_RCC_ClockConfig+0x1b8>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f003 030f 	and.w	r3, r3, #15
 80010be:	683a      	ldr	r2, [r7, #0]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d001      	beq.n	80010c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80010c4:	2301      	movs	r3, #1
 80010c6:	e0b8      	b.n	800123a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f003 0302 	and.w	r3, r3, #2
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d020      	beq.n	8001116 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f003 0304 	and.w	r3, r3, #4
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d005      	beq.n	80010ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010e0:	4b59      	ldr	r3, [pc, #356]	; (8001248 <HAL_RCC_ClockConfig+0x1bc>)
 80010e2:	689b      	ldr	r3, [r3, #8]
 80010e4:	4a58      	ldr	r2, [pc, #352]	; (8001248 <HAL_RCC_ClockConfig+0x1bc>)
 80010e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80010ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f003 0308 	and.w	r3, r3, #8
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d005      	beq.n	8001104 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010f8:	4b53      	ldr	r3, [pc, #332]	; (8001248 <HAL_RCC_ClockConfig+0x1bc>)
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	4a52      	ldr	r2, [pc, #328]	; (8001248 <HAL_RCC_ClockConfig+0x1bc>)
 80010fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001102:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001104:	4b50      	ldr	r3, [pc, #320]	; (8001248 <HAL_RCC_ClockConfig+0x1bc>)
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	494d      	ldr	r1, [pc, #308]	; (8001248 <HAL_RCC_ClockConfig+0x1bc>)
 8001112:	4313      	orrs	r3, r2
 8001114:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f003 0301 	and.w	r3, r3, #1
 800111e:	2b00      	cmp	r3, #0
 8001120:	d044      	beq.n	80011ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	2b01      	cmp	r3, #1
 8001128:	d107      	bne.n	800113a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800112a:	4b47      	ldr	r3, [pc, #284]	; (8001248 <HAL_RCC_ClockConfig+0x1bc>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001132:	2b00      	cmp	r3, #0
 8001134:	d119      	bne.n	800116a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001136:	2301      	movs	r3, #1
 8001138:	e07f      	b.n	800123a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	2b02      	cmp	r3, #2
 8001140:	d003      	beq.n	800114a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001146:	2b03      	cmp	r3, #3
 8001148:	d107      	bne.n	800115a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800114a:	4b3f      	ldr	r3, [pc, #252]	; (8001248 <HAL_RCC_ClockConfig+0x1bc>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001152:	2b00      	cmp	r3, #0
 8001154:	d109      	bne.n	800116a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001156:	2301      	movs	r3, #1
 8001158:	e06f      	b.n	800123a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800115a:	4b3b      	ldr	r3, [pc, #236]	; (8001248 <HAL_RCC_ClockConfig+0x1bc>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f003 0302 	and.w	r3, r3, #2
 8001162:	2b00      	cmp	r3, #0
 8001164:	d101      	bne.n	800116a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001166:	2301      	movs	r3, #1
 8001168:	e067      	b.n	800123a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800116a:	4b37      	ldr	r3, [pc, #220]	; (8001248 <HAL_RCC_ClockConfig+0x1bc>)
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	f023 0203 	bic.w	r2, r3, #3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	4934      	ldr	r1, [pc, #208]	; (8001248 <HAL_RCC_ClockConfig+0x1bc>)
 8001178:	4313      	orrs	r3, r2
 800117a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800117c:	f7ff fc28 	bl	80009d0 <HAL_GetTick>
 8001180:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001182:	e00a      	b.n	800119a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001184:	f7ff fc24 	bl	80009d0 <HAL_GetTick>
 8001188:	4602      	mov	r2, r0
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	1ad3      	subs	r3, r2, r3
 800118e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001192:	4293      	cmp	r3, r2
 8001194:	d901      	bls.n	800119a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001196:	2303      	movs	r3, #3
 8001198:	e04f      	b.n	800123a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800119a:	4b2b      	ldr	r3, [pc, #172]	; (8001248 <HAL_RCC_ClockConfig+0x1bc>)
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	f003 020c 	and.w	r2, r3, #12
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d1eb      	bne.n	8001184 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80011ac:	4b25      	ldr	r3, [pc, #148]	; (8001244 <HAL_RCC_ClockConfig+0x1b8>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 030f 	and.w	r3, r3, #15
 80011b4:	683a      	ldr	r2, [r7, #0]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d20c      	bcs.n	80011d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011ba:	4b22      	ldr	r3, [pc, #136]	; (8001244 <HAL_RCC_ClockConfig+0x1b8>)
 80011bc:	683a      	ldr	r2, [r7, #0]
 80011be:	b2d2      	uxtb	r2, r2
 80011c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011c2:	4b20      	ldr	r3, [pc, #128]	; (8001244 <HAL_RCC_ClockConfig+0x1b8>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f003 030f 	and.w	r3, r3, #15
 80011ca:	683a      	ldr	r2, [r7, #0]
 80011cc:	429a      	cmp	r2, r3
 80011ce:	d001      	beq.n	80011d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80011d0:	2301      	movs	r3, #1
 80011d2:	e032      	b.n	800123a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f003 0304 	and.w	r3, r3, #4
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d008      	beq.n	80011f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011e0:	4b19      	ldr	r3, [pc, #100]	; (8001248 <HAL_RCC_ClockConfig+0x1bc>)
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	4916      	ldr	r1, [pc, #88]	; (8001248 <HAL_RCC_ClockConfig+0x1bc>)
 80011ee:	4313      	orrs	r3, r2
 80011f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 0308 	and.w	r3, r3, #8
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d009      	beq.n	8001212 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80011fe:	4b12      	ldr	r3, [pc, #72]	; (8001248 <HAL_RCC_ClockConfig+0x1bc>)
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	691b      	ldr	r3, [r3, #16]
 800120a:	00db      	lsls	r3, r3, #3
 800120c:	490e      	ldr	r1, [pc, #56]	; (8001248 <HAL_RCC_ClockConfig+0x1bc>)
 800120e:	4313      	orrs	r3, r2
 8001210:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001212:	f000 f821 	bl	8001258 <HAL_RCC_GetSysClockFreq>
 8001216:	4601      	mov	r1, r0
 8001218:	4b0b      	ldr	r3, [pc, #44]	; (8001248 <HAL_RCC_ClockConfig+0x1bc>)
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	091b      	lsrs	r3, r3, #4
 800121e:	f003 030f 	and.w	r3, r3, #15
 8001222:	4a0a      	ldr	r2, [pc, #40]	; (800124c <HAL_RCC_ClockConfig+0x1c0>)
 8001224:	5cd3      	ldrb	r3, [r2, r3]
 8001226:	fa21 f303 	lsr.w	r3, r1, r3
 800122a:	4a09      	ldr	r2, [pc, #36]	; (8001250 <HAL_RCC_ClockConfig+0x1c4>)
 800122c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800122e:	4b09      	ldr	r3, [pc, #36]	; (8001254 <HAL_RCC_ClockConfig+0x1c8>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff fa34 	bl	80006a0 <HAL_InitTick>

  return HAL_OK;
 8001238:	2300      	movs	r3, #0
}
 800123a:	4618      	mov	r0, r3
 800123c:	3710      	adds	r7, #16
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40023c00 	.word	0x40023c00
 8001248:	40023800 	.word	0x40023800
 800124c:	08002244 	.word	0x08002244
 8001250:	20000000 	.word	0x20000000
 8001254:	20000004 	.word	0x20000004

08001258 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001258:	b5f0      	push	{r4, r5, r6, r7, lr}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800125e:	2300      	movs	r3, #0
 8001260:	607b      	str	r3, [r7, #4]
 8001262:	2300      	movs	r3, #0
 8001264:	60fb      	str	r3, [r7, #12]
 8001266:	2300      	movs	r3, #0
 8001268:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800126a:	2300      	movs	r3, #0
 800126c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800126e:	4b50      	ldr	r3, [pc, #320]	; (80013b0 <HAL_RCC_GetSysClockFreq+0x158>)
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	f003 030c 	and.w	r3, r3, #12
 8001276:	2b04      	cmp	r3, #4
 8001278:	d007      	beq.n	800128a <HAL_RCC_GetSysClockFreq+0x32>
 800127a:	2b08      	cmp	r3, #8
 800127c:	d008      	beq.n	8001290 <HAL_RCC_GetSysClockFreq+0x38>
 800127e:	2b00      	cmp	r3, #0
 8001280:	f040 808d 	bne.w	800139e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001284:	4b4b      	ldr	r3, [pc, #300]	; (80013b4 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001286:	60bb      	str	r3, [r7, #8]
       break;
 8001288:	e08c      	b.n	80013a4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800128a:	4b4b      	ldr	r3, [pc, #300]	; (80013b8 <HAL_RCC_GetSysClockFreq+0x160>)
 800128c:	60bb      	str	r3, [r7, #8]
      break;
 800128e:	e089      	b.n	80013a4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001290:	4b47      	ldr	r3, [pc, #284]	; (80013b0 <HAL_RCC_GetSysClockFreq+0x158>)
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001298:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800129a:	4b45      	ldr	r3, [pc, #276]	; (80013b0 <HAL_RCC_GetSysClockFreq+0x158>)
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d023      	beq.n	80012ee <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80012a6:	4b42      	ldr	r3, [pc, #264]	; (80013b0 <HAL_RCC_GetSysClockFreq+0x158>)
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	099b      	lsrs	r3, r3, #6
 80012ac:	f04f 0400 	mov.w	r4, #0
 80012b0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80012b4:	f04f 0200 	mov.w	r2, #0
 80012b8:	ea03 0501 	and.w	r5, r3, r1
 80012bc:	ea04 0602 	and.w	r6, r4, r2
 80012c0:	4a3d      	ldr	r2, [pc, #244]	; (80013b8 <HAL_RCC_GetSysClockFreq+0x160>)
 80012c2:	fb02 f106 	mul.w	r1, r2, r6
 80012c6:	2200      	movs	r2, #0
 80012c8:	fb02 f205 	mul.w	r2, r2, r5
 80012cc:	440a      	add	r2, r1
 80012ce:	493a      	ldr	r1, [pc, #232]	; (80013b8 <HAL_RCC_GetSysClockFreq+0x160>)
 80012d0:	fba5 0101 	umull	r0, r1, r5, r1
 80012d4:	1853      	adds	r3, r2, r1
 80012d6:	4619      	mov	r1, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f04f 0400 	mov.w	r4, #0
 80012de:	461a      	mov	r2, r3
 80012e0:	4623      	mov	r3, r4
 80012e2:	f7fe ff71 	bl	80001c8 <__aeabi_uldivmod>
 80012e6:	4603      	mov	r3, r0
 80012e8:	460c      	mov	r4, r1
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	e049      	b.n	8001382 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80012ee:	4b30      	ldr	r3, [pc, #192]	; (80013b0 <HAL_RCC_GetSysClockFreq+0x158>)
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	099b      	lsrs	r3, r3, #6
 80012f4:	f04f 0400 	mov.w	r4, #0
 80012f8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80012fc:	f04f 0200 	mov.w	r2, #0
 8001300:	ea03 0501 	and.w	r5, r3, r1
 8001304:	ea04 0602 	and.w	r6, r4, r2
 8001308:	4629      	mov	r1, r5
 800130a:	4632      	mov	r2, r6
 800130c:	f04f 0300 	mov.w	r3, #0
 8001310:	f04f 0400 	mov.w	r4, #0
 8001314:	0154      	lsls	r4, r2, #5
 8001316:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800131a:	014b      	lsls	r3, r1, #5
 800131c:	4619      	mov	r1, r3
 800131e:	4622      	mov	r2, r4
 8001320:	1b49      	subs	r1, r1, r5
 8001322:	eb62 0206 	sbc.w	r2, r2, r6
 8001326:	f04f 0300 	mov.w	r3, #0
 800132a:	f04f 0400 	mov.w	r4, #0
 800132e:	0194      	lsls	r4, r2, #6
 8001330:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001334:	018b      	lsls	r3, r1, #6
 8001336:	1a5b      	subs	r3, r3, r1
 8001338:	eb64 0402 	sbc.w	r4, r4, r2
 800133c:	f04f 0100 	mov.w	r1, #0
 8001340:	f04f 0200 	mov.w	r2, #0
 8001344:	00e2      	lsls	r2, r4, #3
 8001346:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800134a:	00d9      	lsls	r1, r3, #3
 800134c:	460b      	mov	r3, r1
 800134e:	4614      	mov	r4, r2
 8001350:	195b      	adds	r3, r3, r5
 8001352:	eb44 0406 	adc.w	r4, r4, r6
 8001356:	f04f 0100 	mov.w	r1, #0
 800135a:	f04f 0200 	mov.w	r2, #0
 800135e:	02a2      	lsls	r2, r4, #10
 8001360:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001364:	0299      	lsls	r1, r3, #10
 8001366:	460b      	mov	r3, r1
 8001368:	4614      	mov	r4, r2
 800136a:	4618      	mov	r0, r3
 800136c:	4621      	mov	r1, r4
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	f04f 0400 	mov.w	r4, #0
 8001374:	461a      	mov	r2, r3
 8001376:	4623      	mov	r3, r4
 8001378:	f7fe ff26 	bl	80001c8 <__aeabi_uldivmod>
 800137c:	4603      	mov	r3, r0
 800137e:	460c      	mov	r4, r1
 8001380:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001382:	4b0b      	ldr	r3, [pc, #44]	; (80013b0 <HAL_RCC_GetSysClockFreq+0x158>)
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	0c1b      	lsrs	r3, r3, #16
 8001388:	f003 0303 	and.w	r3, r3, #3
 800138c:	3301      	adds	r3, #1
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001392:	68fa      	ldr	r2, [r7, #12]
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	fbb2 f3f3 	udiv	r3, r2, r3
 800139a:	60bb      	str	r3, [r7, #8]
      break;
 800139c:	e002      	b.n	80013a4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800139e:	4b05      	ldr	r3, [pc, #20]	; (80013b4 <HAL_RCC_GetSysClockFreq+0x15c>)
 80013a0:	60bb      	str	r3, [r7, #8]
      break;
 80013a2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80013a4:	68bb      	ldr	r3, [r7, #8]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3714      	adds	r7, #20
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40023800 	.word	0x40023800
 80013b4:	00f42400 	.word	0x00f42400
 80013b8:	017d7840 	.word	0x017d7840

080013bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80013c0:	4b03      	ldr	r3, [pc, #12]	; (80013d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80013c2:	681b      	ldr	r3, [r3, #0]
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	20000000 	.word	0x20000000

080013d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80013d8:	f7ff fff0 	bl	80013bc <HAL_RCC_GetHCLKFreq>
 80013dc:	4601      	mov	r1, r0
 80013de:	4b05      	ldr	r3, [pc, #20]	; (80013f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	0a9b      	lsrs	r3, r3, #10
 80013e4:	f003 0307 	and.w	r3, r3, #7
 80013e8:	4a03      	ldr	r2, [pc, #12]	; (80013f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80013ea:	5cd3      	ldrb	r3, [r2, r3]
 80013ec:	fa21 f303 	lsr.w	r3, r1, r3
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40023800 	.word	0x40023800
 80013f8:	08002254 	.word	0x08002254

080013fc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	220f      	movs	r2, #15
 800140a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800140c:	4b12      	ldr	r3, [pc, #72]	; (8001458 <HAL_RCC_GetClockConfig+0x5c>)
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	f003 0203 	and.w	r2, r3, #3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001418:	4b0f      	ldr	r3, [pc, #60]	; (8001458 <HAL_RCC_GetClockConfig+0x5c>)
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001424:	4b0c      	ldr	r3, [pc, #48]	; (8001458 <HAL_RCC_GetClockConfig+0x5c>)
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001430:	4b09      	ldr	r3, [pc, #36]	; (8001458 <HAL_RCC_GetClockConfig+0x5c>)
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	08db      	lsrs	r3, r3, #3
 8001436:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800143e:	4b07      	ldr	r3, [pc, #28]	; (800145c <HAL_RCC_GetClockConfig+0x60>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f003 020f 	and.w	r2, r3, #15
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	601a      	str	r2, [r3, #0]
}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	40023800 	.word	0x40023800
 800145c:	40023c00 	.word	0x40023c00

08001460 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d101      	bne.n	8001472 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800146e:	2301      	movs	r3, #1
 8001470:	e01d      	b.n	80014ae <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001478:	b2db      	uxtb	r3, r3
 800147a:	2b00      	cmp	r3, #0
 800147c:	d106      	bne.n	800148c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2200      	movs	r2, #0
 8001482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f000 f815 	bl	80014b6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2202      	movs	r2, #2
 8001490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	3304      	adds	r3, #4
 800149c:	4619      	mov	r1, r3
 800149e:	4610      	mov	r0, r2
 80014a0:	f000 f972 	bl	8001788 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2201      	movs	r2, #1
 80014a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80014b6:	b480      	push	{r7}
 80014b8:	b083      	sub	sp, #12
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80014be:	bf00      	nop
 80014c0:	370c      	adds	r7, #12
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr

080014ca <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80014ca:	b480      	push	{r7}
 80014cc:	b085      	sub	sp, #20
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	68da      	ldr	r2, [r3, #12]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f042 0201 	orr.w	r2, r2, #1
 80014e0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	f003 0307 	and.w	r3, r3, #7
 80014ec:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	2b06      	cmp	r3, #6
 80014f2:	d007      	beq.n	8001504 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f042 0201 	orr.w	r2, r2, #1
 8001502:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001504:	2300      	movs	r3, #0
}
 8001506:	4618      	mov	r0, r3
 8001508:	3714      	adds	r7, #20
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr

08001512 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b082      	sub	sp, #8
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	691b      	ldr	r3, [r3, #16]
 8001520:	f003 0302 	and.w	r3, r3, #2
 8001524:	2b02      	cmp	r3, #2
 8001526:	d122      	bne.n	800156e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	2b02      	cmp	r3, #2
 8001534:	d11b      	bne.n	800156e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f06f 0202 	mvn.w	r2, #2
 800153e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2201      	movs	r2, #1
 8001544:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	699b      	ldr	r3, [r3, #24]
 800154c:	f003 0303 	and.w	r3, r3, #3
 8001550:	2b00      	cmp	r3, #0
 8001552:	d003      	beq.n	800155c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f000 f8f8 	bl	800174a <HAL_TIM_IC_CaptureCallback>
 800155a:	e005      	b.n	8001568 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f000 f8ea 	bl	8001736 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f000 f8fb 	bl	800175e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2200      	movs	r2, #0
 800156c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	691b      	ldr	r3, [r3, #16]
 8001574:	f003 0304 	and.w	r3, r3, #4
 8001578:	2b04      	cmp	r3, #4
 800157a:	d122      	bne.n	80015c2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	68db      	ldr	r3, [r3, #12]
 8001582:	f003 0304 	and.w	r3, r3, #4
 8001586:	2b04      	cmp	r3, #4
 8001588:	d11b      	bne.n	80015c2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f06f 0204 	mvn.w	r2, #4
 8001592:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2202      	movs	r2, #2
 8001598:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	699b      	ldr	r3, [r3, #24]
 80015a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d003      	beq.n	80015b0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80015a8:	6878      	ldr	r0, [r7, #4]
 80015aa:	f000 f8ce 	bl	800174a <HAL_TIM_IC_CaptureCallback>
 80015ae:	e005      	b.n	80015bc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f000 f8c0 	bl	8001736 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	f000 f8d1 	bl	800175e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2200      	movs	r2, #0
 80015c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	691b      	ldr	r3, [r3, #16]
 80015c8:	f003 0308 	and.w	r3, r3, #8
 80015cc:	2b08      	cmp	r3, #8
 80015ce:	d122      	bne.n	8001616 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	68db      	ldr	r3, [r3, #12]
 80015d6:	f003 0308 	and.w	r3, r3, #8
 80015da:	2b08      	cmp	r3, #8
 80015dc:	d11b      	bne.n	8001616 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f06f 0208 	mvn.w	r2, #8
 80015e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2204      	movs	r2, #4
 80015ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	69db      	ldr	r3, [r3, #28]
 80015f4:	f003 0303 	and.w	r3, r3, #3
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d003      	beq.n	8001604 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f000 f8a4 	bl	800174a <HAL_TIM_IC_CaptureCallback>
 8001602:	e005      	b.n	8001610 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f000 f896 	bl	8001736 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f000 f8a7 	bl	800175e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2200      	movs	r2, #0
 8001614:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	691b      	ldr	r3, [r3, #16]
 800161c:	f003 0310 	and.w	r3, r3, #16
 8001620:	2b10      	cmp	r3, #16
 8001622:	d122      	bne.n	800166a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	f003 0310 	and.w	r3, r3, #16
 800162e:	2b10      	cmp	r3, #16
 8001630:	d11b      	bne.n	800166a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f06f 0210 	mvn.w	r2, #16
 800163a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2208      	movs	r2, #8
 8001640:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	69db      	ldr	r3, [r3, #28]
 8001648:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800164c:	2b00      	cmp	r3, #0
 800164e:	d003      	beq.n	8001658 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	f000 f87a 	bl	800174a <HAL_TIM_IC_CaptureCallback>
 8001656:	e005      	b.n	8001664 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f000 f86c 	bl	8001736 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f000 f87d 	bl	800175e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2200      	movs	r2, #0
 8001668:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	691b      	ldr	r3, [r3, #16]
 8001670:	f003 0301 	and.w	r3, r3, #1
 8001674:	2b01      	cmp	r3, #1
 8001676:	d10e      	bne.n	8001696 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	68db      	ldr	r3, [r3, #12]
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	2b01      	cmp	r3, #1
 8001684:	d107      	bne.n	8001696 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f06f 0201 	mvn.w	r2, #1
 800168e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f000 f846 	bl	8001722 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	691b      	ldr	r3, [r3, #16]
 800169c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016a0:	2b80      	cmp	r3, #128	; 0x80
 80016a2:	d10e      	bne.n	80016c2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016ae:	2b80      	cmp	r3, #128	; 0x80
 80016b0:	d107      	bne.n	80016c2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80016ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	f000 f90d 	bl	80018dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	691b      	ldr	r3, [r3, #16]
 80016c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016cc:	2b40      	cmp	r3, #64	; 0x40
 80016ce:	d10e      	bne.n	80016ee <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	68db      	ldr	r3, [r3, #12]
 80016d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016da:	2b40      	cmp	r3, #64	; 0x40
 80016dc:	d107      	bne.n	80016ee <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80016e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f000 f842 	bl	8001772 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	691b      	ldr	r3, [r3, #16]
 80016f4:	f003 0320 	and.w	r3, r3, #32
 80016f8:	2b20      	cmp	r3, #32
 80016fa:	d10e      	bne.n	800171a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	f003 0320 	and.w	r3, r3, #32
 8001706:	2b20      	cmp	r3, #32
 8001708:	d107      	bne.n	800171a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f06f 0220 	mvn.w	r2, #32
 8001712:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	f000 f8d7 	bl	80018c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800171a:	bf00      	nop
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001722:	b480      	push	{r7}
 8001724:	b083      	sub	sp, #12
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800172a:	bf00      	nop
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001736:	b480      	push	{r7}
 8001738:	b083      	sub	sp, #12
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800173e:	bf00      	nop
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr

0800174a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800174a:	b480      	push	{r7}
 800174c:	b083      	sub	sp, #12
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr

0800175e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800175e:	b480      	push	{r7}
 8001760:	b083      	sub	sp, #12
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001772:	b480      	push	{r7}
 8001774:	b083      	sub	sp, #12
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800177a:	bf00      	nop
 800177c:	370c      	adds	r7, #12
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
	...

08001788 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	4a40      	ldr	r2, [pc, #256]	; (800189c <TIM_Base_SetConfig+0x114>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d013      	beq.n	80017c8 <TIM_Base_SetConfig+0x40>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017a6:	d00f      	beq.n	80017c8 <TIM_Base_SetConfig+0x40>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	4a3d      	ldr	r2, [pc, #244]	; (80018a0 <TIM_Base_SetConfig+0x118>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d00b      	beq.n	80017c8 <TIM_Base_SetConfig+0x40>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	4a3c      	ldr	r2, [pc, #240]	; (80018a4 <TIM_Base_SetConfig+0x11c>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d007      	beq.n	80017c8 <TIM_Base_SetConfig+0x40>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4a3b      	ldr	r2, [pc, #236]	; (80018a8 <TIM_Base_SetConfig+0x120>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d003      	beq.n	80017c8 <TIM_Base_SetConfig+0x40>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	4a3a      	ldr	r2, [pc, #232]	; (80018ac <TIM_Base_SetConfig+0x124>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d108      	bne.n	80017da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	68fa      	ldr	r2, [r7, #12]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a2f      	ldr	r2, [pc, #188]	; (800189c <TIM_Base_SetConfig+0x114>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d02b      	beq.n	800183a <TIM_Base_SetConfig+0xb2>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017e8:	d027      	beq.n	800183a <TIM_Base_SetConfig+0xb2>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4a2c      	ldr	r2, [pc, #176]	; (80018a0 <TIM_Base_SetConfig+0x118>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d023      	beq.n	800183a <TIM_Base_SetConfig+0xb2>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4a2b      	ldr	r2, [pc, #172]	; (80018a4 <TIM_Base_SetConfig+0x11c>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d01f      	beq.n	800183a <TIM_Base_SetConfig+0xb2>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4a2a      	ldr	r2, [pc, #168]	; (80018a8 <TIM_Base_SetConfig+0x120>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d01b      	beq.n	800183a <TIM_Base_SetConfig+0xb2>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	4a29      	ldr	r2, [pc, #164]	; (80018ac <TIM_Base_SetConfig+0x124>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d017      	beq.n	800183a <TIM_Base_SetConfig+0xb2>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4a28      	ldr	r2, [pc, #160]	; (80018b0 <TIM_Base_SetConfig+0x128>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d013      	beq.n	800183a <TIM_Base_SetConfig+0xb2>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4a27      	ldr	r2, [pc, #156]	; (80018b4 <TIM_Base_SetConfig+0x12c>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d00f      	beq.n	800183a <TIM_Base_SetConfig+0xb2>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4a26      	ldr	r2, [pc, #152]	; (80018b8 <TIM_Base_SetConfig+0x130>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d00b      	beq.n	800183a <TIM_Base_SetConfig+0xb2>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4a25      	ldr	r2, [pc, #148]	; (80018bc <TIM_Base_SetConfig+0x134>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d007      	beq.n	800183a <TIM_Base_SetConfig+0xb2>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4a24      	ldr	r2, [pc, #144]	; (80018c0 <TIM_Base_SetConfig+0x138>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d003      	beq.n	800183a <TIM_Base_SetConfig+0xb2>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a23      	ldr	r2, [pc, #140]	; (80018c4 <TIM_Base_SetConfig+0x13c>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d108      	bne.n	800184c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001840:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	68db      	ldr	r3, [r3, #12]
 8001846:	68fa      	ldr	r2, [r7, #12]
 8001848:	4313      	orrs	r3, r2
 800184a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	695b      	ldr	r3, [r3, #20]
 8001856:	4313      	orrs	r3, r2
 8001858:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	68fa      	ldr	r2, [r7, #12]
 800185e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	689a      	ldr	r2, [r3, #8]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4a0a      	ldr	r2, [pc, #40]	; (800189c <TIM_Base_SetConfig+0x114>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d003      	beq.n	8001880 <TIM_Base_SetConfig+0xf8>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	4a0c      	ldr	r2, [pc, #48]	; (80018ac <TIM_Base_SetConfig+0x124>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d103      	bne.n	8001888 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	691a      	ldr	r2, [r3, #16]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2201      	movs	r2, #1
 800188c:	615a      	str	r2, [r3, #20]
}
 800188e:	bf00      	nop
 8001890:	3714      	adds	r7, #20
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	40010000 	.word	0x40010000
 80018a0:	40000400 	.word	0x40000400
 80018a4:	40000800 	.word	0x40000800
 80018a8:	40000c00 	.word	0x40000c00
 80018ac:	40010400 	.word	0x40010400
 80018b0:	40014000 	.word	0x40014000
 80018b4:	40014400 	.word	0x40014400
 80018b8:	40014800 	.word	0x40014800
 80018bc:	40001800 	.word	0x40001800
 80018c0:	40001c00 	.word	0x40001c00
 80018c4:	40002000 	.word	0x40002000

080018c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80018e4:	bf00      	nop
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <__errno>:
 80018f0:	4b01      	ldr	r3, [pc, #4]	; (80018f8 <__errno+0x8>)
 80018f2:	6818      	ldr	r0, [r3, #0]
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	20000008 	.word	0x20000008

080018fc <__libc_init_array>:
 80018fc:	b570      	push	{r4, r5, r6, lr}
 80018fe:	4e0d      	ldr	r6, [pc, #52]	; (8001934 <__libc_init_array+0x38>)
 8001900:	4c0d      	ldr	r4, [pc, #52]	; (8001938 <__libc_init_array+0x3c>)
 8001902:	1ba4      	subs	r4, r4, r6
 8001904:	10a4      	asrs	r4, r4, #2
 8001906:	2500      	movs	r5, #0
 8001908:	42a5      	cmp	r5, r4
 800190a:	d109      	bne.n	8001920 <__libc_init_array+0x24>
 800190c:	4e0b      	ldr	r6, [pc, #44]	; (800193c <__libc_init_array+0x40>)
 800190e:	4c0c      	ldr	r4, [pc, #48]	; (8001940 <__libc_init_array+0x44>)
 8001910:	f000 fc88 	bl	8002224 <_init>
 8001914:	1ba4      	subs	r4, r4, r6
 8001916:	10a4      	asrs	r4, r4, #2
 8001918:	2500      	movs	r5, #0
 800191a:	42a5      	cmp	r5, r4
 800191c:	d105      	bne.n	800192a <__libc_init_array+0x2e>
 800191e:	bd70      	pop	{r4, r5, r6, pc}
 8001920:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001924:	4798      	blx	r3
 8001926:	3501      	adds	r5, #1
 8001928:	e7ee      	b.n	8001908 <__libc_init_array+0xc>
 800192a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800192e:	4798      	blx	r3
 8001930:	3501      	adds	r5, #1
 8001932:	e7f2      	b.n	800191a <__libc_init_array+0x1e>
 8001934:	080022c8 	.word	0x080022c8
 8001938:	080022c8 	.word	0x080022c8
 800193c:	080022c8 	.word	0x080022c8
 8001940:	080022cc 	.word	0x080022cc

08001944 <memset>:
 8001944:	4402      	add	r2, r0
 8001946:	4603      	mov	r3, r0
 8001948:	4293      	cmp	r3, r2
 800194a:	d100      	bne.n	800194e <memset+0xa>
 800194c:	4770      	bx	lr
 800194e:	f803 1b01 	strb.w	r1, [r3], #1
 8001952:	e7f9      	b.n	8001948 <memset+0x4>

08001954 <_puts_r>:
 8001954:	b570      	push	{r4, r5, r6, lr}
 8001956:	460e      	mov	r6, r1
 8001958:	4605      	mov	r5, r0
 800195a:	b118      	cbz	r0, 8001964 <_puts_r+0x10>
 800195c:	6983      	ldr	r3, [r0, #24]
 800195e:	b90b      	cbnz	r3, 8001964 <_puts_r+0x10>
 8001960:	f000 fa0c 	bl	8001d7c <__sinit>
 8001964:	69ab      	ldr	r3, [r5, #24]
 8001966:	68ac      	ldr	r4, [r5, #8]
 8001968:	b913      	cbnz	r3, 8001970 <_puts_r+0x1c>
 800196a:	4628      	mov	r0, r5
 800196c:	f000 fa06 	bl	8001d7c <__sinit>
 8001970:	4b23      	ldr	r3, [pc, #140]	; (8001a00 <_puts_r+0xac>)
 8001972:	429c      	cmp	r4, r3
 8001974:	d117      	bne.n	80019a6 <_puts_r+0x52>
 8001976:	686c      	ldr	r4, [r5, #4]
 8001978:	89a3      	ldrh	r3, [r4, #12]
 800197a:	071b      	lsls	r3, r3, #28
 800197c:	d51d      	bpl.n	80019ba <_puts_r+0x66>
 800197e:	6923      	ldr	r3, [r4, #16]
 8001980:	b1db      	cbz	r3, 80019ba <_puts_r+0x66>
 8001982:	3e01      	subs	r6, #1
 8001984:	68a3      	ldr	r3, [r4, #8]
 8001986:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800198a:	3b01      	subs	r3, #1
 800198c:	60a3      	str	r3, [r4, #8]
 800198e:	b9e9      	cbnz	r1, 80019cc <_puts_r+0x78>
 8001990:	2b00      	cmp	r3, #0
 8001992:	da2e      	bge.n	80019f2 <_puts_r+0x9e>
 8001994:	4622      	mov	r2, r4
 8001996:	210a      	movs	r1, #10
 8001998:	4628      	mov	r0, r5
 800199a:	f000 f83f 	bl	8001a1c <__swbuf_r>
 800199e:	3001      	adds	r0, #1
 80019a0:	d011      	beq.n	80019c6 <_puts_r+0x72>
 80019a2:	200a      	movs	r0, #10
 80019a4:	e011      	b.n	80019ca <_puts_r+0x76>
 80019a6:	4b17      	ldr	r3, [pc, #92]	; (8001a04 <_puts_r+0xb0>)
 80019a8:	429c      	cmp	r4, r3
 80019aa:	d101      	bne.n	80019b0 <_puts_r+0x5c>
 80019ac:	68ac      	ldr	r4, [r5, #8]
 80019ae:	e7e3      	b.n	8001978 <_puts_r+0x24>
 80019b0:	4b15      	ldr	r3, [pc, #84]	; (8001a08 <_puts_r+0xb4>)
 80019b2:	429c      	cmp	r4, r3
 80019b4:	bf08      	it	eq
 80019b6:	68ec      	ldreq	r4, [r5, #12]
 80019b8:	e7de      	b.n	8001978 <_puts_r+0x24>
 80019ba:	4621      	mov	r1, r4
 80019bc:	4628      	mov	r0, r5
 80019be:	f000 f87f 	bl	8001ac0 <__swsetup_r>
 80019c2:	2800      	cmp	r0, #0
 80019c4:	d0dd      	beq.n	8001982 <_puts_r+0x2e>
 80019c6:	f04f 30ff 	mov.w	r0, #4294967295
 80019ca:	bd70      	pop	{r4, r5, r6, pc}
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	da04      	bge.n	80019da <_puts_r+0x86>
 80019d0:	69a2      	ldr	r2, [r4, #24]
 80019d2:	429a      	cmp	r2, r3
 80019d4:	dc06      	bgt.n	80019e4 <_puts_r+0x90>
 80019d6:	290a      	cmp	r1, #10
 80019d8:	d004      	beq.n	80019e4 <_puts_r+0x90>
 80019da:	6823      	ldr	r3, [r4, #0]
 80019dc:	1c5a      	adds	r2, r3, #1
 80019de:	6022      	str	r2, [r4, #0]
 80019e0:	7019      	strb	r1, [r3, #0]
 80019e2:	e7cf      	b.n	8001984 <_puts_r+0x30>
 80019e4:	4622      	mov	r2, r4
 80019e6:	4628      	mov	r0, r5
 80019e8:	f000 f818 	bl	8001a1c <__swbuf_r>
 80019ec:	3001      	adds	r0, #1
 80019ee:	d1c9      	bne.n	8001984 <_puts_r+0x30>
 80019f0:	e7e9      	b.n	80019c6 <_puts_r+0x72>
 80019f2:	6823      	ldr	r3, [r4, #0]
 80019f4:	200a      	movs	r0, #10
 80019f6:	1c5a      	adds	r2, r3, #1
 80019f8:	6022      	str	r2, [r4, #0]
 80019fa:	7018      	strb	r0, [r3, #0]
 80019fc:	e7e5      	b.n	80019ca <_puts_r+0x76>
 80019fe:	bf00      	nop
 8001a00:	08002280 	.word	0x08002280
 8001a04:	080022a0 	.word	0x080022a0
 8001a08:	08002260 	.word	0x08002260

08001a0c <puts>:
 8001a0c:	4b02      	ldr	r3, [pc, #8]	; (8001a18 <puts+0xc>)
 8001a0e:	4601      	mov	r1, r0
 8001a10:	6818      	ldr	r0, [r3, #0]
 8001a12:	f7ff bf9f 	b.w	8001954 <_puts_r>
 8001a16:	bf00      	nop
 8001a18:	20000008 	.word	0x20000008

08001a1c <__swbuf_r>:
 8001a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a1e:	460e      	mov	r6, r1
 8001a20:	4614      	mov	r4, r2
 8001a22:	4605      	mov	r5, r0
 8001a24:	b118      	cbz	r0, 8001a2e <__swbuf_r+0x12>
 8001a26:	6983      	ldr	r3, [r0, #24]
 8001a28:	b90b      	cbnz	r3, 8001a2e <__swbuf_r+0x12>
 8001a2a:	f000 f9a7 	bl	8001d7c <__sinit>
 8001a2e:	4b21      	ldr	r3, [pc, #132]	; (8001ab4 <__swbuf_r+0x98>)
 8001a30:	429c      	cmp	r4, r3
 8001a32:	d12a      	bne.n	8001a8a <__swbuf_r+0x6e>
 8001a34:	686c      	ldr	r4, [r5, #4]
 8001a36:	69a3      	ldr	r3, [r4, #24]
 8001a38:	60a3      	str	r3, [r4, #8]
 8001a3a:	89a3      	ldrh	r3, [r4, #12]
 8001a3c:	071a      	lsls	r2, r3, #28
 8001a3e:	d52e      	bpl.n	8001a9e <__swbuf_r+0x82>
 8001a40:	6923      	ldr	r3, [r4, #16]
 8001a42:	b363      	cbz	r3, 8001a9e <__swbuf_r+0x82>
 8001a44:	6923      	ldr	r3, [r4, #16]
 8001a46:	6820      	ldr	r0, [r4, #0]
 8001a48:	1ac0      	subs	r0, r0, r3
 8001a4a:	6963      	ldr	r3, [r4, #20]
 8001a4c:	b2f6      	uxtb	r6, r6
 8001a4e:	4283      	cmp	r3, r0
 8001a50:	4637      	mov	r7, r6
 8001a52:	dc04      	bgt.n	8001a5e <__swbuf_r+0x42>
 8001a54:	4621      	mov	r1, r4
 8001a56:	4628      	mov	r0, r5
 8001a58:	f000 f926 	bl	8001ca8 <_fflush_r>
 8001a5c:	bb28      	cbnz	r0, 8001aaa <__swbuf_r+0x8e>
 8001a5e:	68a3      	ldr	r3, [r4, #8]
 8001a60:	3b01      	subs	r3, #1
 8001a62:	60a3      	str	r3, [r4, #8]
 8001a64:	6823      	ldr	r3, [r4, #0]
 8001a66:	1c5a      	adds	r2, r3, #1
 8001a68:	6022      	str	r2, [r4, #0]
 8001a6a:	701e      	strb	r6, [r3, #0]
 8001a6c:	6963      	ldr	r3, [r4, #20]
 8001a6e:	3001      	adds	r0, #1
 8001a70:	4283      	cmp	r3, r0
 8001a72:	d004      	beq.n	8001a7e <__swbuf_r+0x62>
 8001a74:	89a3      	ldrh	r3, [r4, #12]
 8001a76:	07db      	lsls	r3, r3, #31
 8001a78:	d519      	bpl.n	8001aae <__swbuf_r+0x92>
 8001a7a:	2e0a      	cmp	r6, #10
 8001a7c:	d117      	bne.n	8001aae <__swbuf_r+0x92>
 8001a7e:	4621      	mov	r1, r4
 8001a80:	4628      	mov	r0, r5
 8001a82:	f000 f911 	bl	8001ca8 <_fflush_r>
 8001a86:	b190      	cbz	r0, 8001aae <__swbuf_r+0x92>
 8001a88:	e00f      	b.n	8001aaa <__swbuf_r+0x8e>
 8001a8a:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <__swbuf_r+0x9c>)
 8001a8c:	429c      	cmp	r4, r3
 8001a8e:	d101      	bne.n	8001a94 <__swbuf_r+0x78>
 8001a90:	68ac      	ldr	r4, [r5, #8]
 8001a92:	e7d0      	b.n	8001a36 <__swbuf_r+0x1a>
 8001a94:	4b09      	ldr	r3, [pc, #36]	; (8001abc <__swbuf_r+0xa0>)
 8001a96:	429c      	cmp	r4, r3
 8001a98:	bf08      	it	eq
 8001a9a:	68ec      	ldreq	r4, [r5, #12]
 8001a9c:	e7cb      	b.n	8001a36 <__swbuf_r+0x1a>
 8001a9e:	4621      	mov	r1, r4
 8001aa0:	4628      	mov	r0, r5
 8001aa2:	f000 f80d 	bl	8001ac0 <__swsetup_r>
 8001aa6:	2800      	cmp	r0, #0
 8001aa8:	d0cc      	beq.n	8001a44 <__swbuf_r+0x28>
 8001aaa:	f04f 37ff 	mov.w	r7, #4294967295
 8001aae:	4638      	mov	r0, r7
 8001ab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	08002280 	.word	0x08002280
 8001ab8:	080022a0 	.word	0x080022a0
 8001abc:	08002260 	.word	0x08002260

08001ac0 <__swsetup_r>:
 8001ac0:	4b32      	ldr	r3, [pc, #200]	; (8001b8c <__swsetup_r+0xcc>)
 8001ac2:	b570      	push	{r4, r5, r6, lr}
 8001ac4:	681d      	ldr	r5, [r3, #0]
 8001ac6:	4606      	mov	r6, r0
 8001ac8:	460c      	mov	r4, r1
 8001aca:	b125      	cbz	r5, 8001ad6 <__swsetup_r+0x16>
 8001acc:	69ab      	ldr	r3, [r5, #24]
 8001ace:	b913      	cbnz	r3, 8001ad6 <__swsetup_r+0x16>
 8001ad0:	4628      	mov	r0, r5
 8001ad2:	f000 f953 	bl	8001d7c <__sinit>
 8001ad6:	4b2e      	ldr	r3, [pc, #184]	; (8001b90 <__swsetup_r+0xd0>)
 8001ad8:	429c      	cmp	r4, r3
 8001ada:	d10f      	bne.n	8001afc <__swsetup_r+0x3c>
 8001adc:	686c      	ldr	r4, [r5, #4]
 8001ade:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001ae2:	b29a      	uxth	r2, r3
 8001ae4:	0715      	lsls	r5, r2, #28
 8001ae6:	d42c      	bmi.n	8001b42 <__swsetup_r+0x82>
 8001ae8:	06d0      	lsls	r0, r2, #27
 8001aea:	d411      	bmi.n	8001b10 <__swsetup_r+0x50>
 8001aec:	2209      	movs	r2, #9
 8001aee:	6032      	str	r2, [r6, #0]
 8001af0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001af4:	81a3      	strh	r3, [r4, #12]
 8001af6:	f04f 30ff 	mov.w	r0, #4294967295
 8001afa:	e03e      	b.n	8001b7a <__swsetup_r+0xba>
 8001afc:	4b25      	ldr	r3, [pc, #148]	; (8001b94 <__swsetup_r+0xd4>)
 8001afe:	429c      	cmp	r4, r3
 8001b00:	d101      	bne.n	8001b06 <__swsetup_r+0x46>
 8001b02:	68ac      	ldr	r4, [r5, #8]
 8001b04:	e7eb      	b.n	8001ade <__swsetup_r+0x1e>
 8001b06:	4b24      	ldr	r3, [pc, #144]	; (8001b98 <__swsetup_r+0xd8>)
 8001b08:	429c      	cmp	r4, r3
 8001b0a:	bf08      	it	eq
 8001b0c:	68ec      	ldreq	r4, [r5, #12]
 8001b0e:	e7e6      	b.n	8001ade <__swsetup_r+0x1e>
 8001b10:	0751      	lsls	r1, r2, #29
 8001b12:	d512      	bpl.n	8001b3a <__swsetup_r+0x7a>
 8001b14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001b16:	b141      	cbz	r1, 8001b2a <__swsetup_r+0x6a>
 8001b18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001b1c:	4299      	cmp	r1, r3
 8001b1e:	d002      	beq.n	8001b26 <__swsetup_r+0x66>
 8001b20:	4630      	mov	r0, r6
 8001b22:	f000 fa19 	bl	8001f58 <_free_r>
 8001b26:	2300      	movs	r3, #0
 8001b28:	6363      	str	r3, [r4, #52]	; 0x34
 8001b2a:	89a3      	ldrh	r3, [r4, #12]
 8001b2c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001b30:	81a3      	strh	r3, [r4, #12]
 8001b32:	2300      	movs	r3, #0
 8001b34:	6063      	str	r3, [r4, #4]
 8001b36:	6923      	ldr	r3, [r4, #16]
 8001b38:	6023      	str	r3, [r4, #0]
 8001b3a:	89a3      	ldrh	r3, [r4, #12]
 8001b3c:	f043 0308 	orr.w	r3, r3, #8
 8001b40:	81a3      	strh	r3, [r4, #12]
 8001b42:	6923      	ldr	r3, [r4, #16]
 8001b44:	b94b      	cbnz	r3, 8001b5a <__swsetup_r+0x9a>
 8001b46:	89a3      	ldrh	r3, [r4, #12]
 8001b48:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001b4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b50:	d003      	beq.n	8001b5a <__swsetup_r+0x9a>
 8001b52:	4621      	mov	r1, r4
 8001b54:	4630      	mov	r0, r6
 8001b56:	f000 f9bf 	bl	8001ed8 <__smakebuf_r>
 8001b5a:	89a2      	ldrh	r2, [r4, #12]
 8001b5c:	f012 0301 	ands.w	r3, r2, #1
 8001b60:	d00c      	beq.n	8001b7c <__swsetup_r+0xbc>
 8001b62:	2300      	movs	r3, #0
 8001b64:	60a3      	str	r3, [r4, #8]
 8001b66:	6963      	ldr	r3, [r4, #20]
 8001b68:	425b      	negs	r3, r3
 8001b6a:	61a3      	str	r3, [r4, #24]
 8001b6c:	6923      	ldr	r3, [r4, #16]
 8001b6e:	b953      	cbnz	r3, 8001b86 <__swsetup_r+0xc6>
 8001b70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001b74:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8001b78:	d1ba      	bne.n	8001af0 <__swsetup_r+0x30>
 8001b7a:	bd70      	pop	{r4, r5, r6, pc}
 8001b7c:	0792      	lsls	r2, r2, #30
 8001b7e:	bf58      	it	pl
 8001b80:	6963      	ldrpl	r3, [r4, #20]
 8001b82:	60a3      	str	r3, [r4, #8]
 8001b84:	e7f2      	b.n	8001b6c <__swsetup_r+0xac>
 8001b86:	2000      	movs	r0, #0
 8001b88:	e7f7      	b.n	8001b7a <__swsetup_r+0xba>
 8001b8a:	bf00      	nop
 8001b8c:	20000008 	.word	0x20000008
 8001b90:	08002280 	.word	0x08002280
 8001b94:	080022a0 	.word	0x080022a0
 8001b98:	08002260 	.word	0x08002260

08001b9c <__sflush_r>:
 8001b9c:	898a      	ldrh	r2, [r1, #12]
 8001b9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ba2:	4605      	mov	r5, r0
 8001ba4:	0710      	lsls	r0, r2, #28
 8001ba6:	460c      	mov	r4, r1
 8001ba8:	d458      	bmi.n	8001c5c <__sflush_r+0xc0>
 8001baa:	684b      	ldr	r3, [r1, #4]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	dc05      	bgt.n	8001bbc <__sflush_r+0x20>
 8001bb0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	dc02      	bgt.n	8001bbc <__sflush_r+0x20>
 8001bb6:	2000      	movs	r0, #0
 8001bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001bbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001bbe:	2e00      	cmp	r6, #0
 8001bc0:	d0f9      	beq.n	8001bb6 <__sflush_r+0x1a>
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001bc8:	682f      	ldr	r7, [r5, #0]
 8001bca:	6a21      	ldr	r1, [r4, #32]
 8001bcc:	602b      	str	r3, [r5, #0]
 8001bce:	d032      	beq.n	8001c36 <__sflush_r+0x9a>
 8001bd0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001bd2:	89a3      	ldrh	r3, [r4, #12]
 8001bd4:	075a      	lsls	r2, r3, #29
 8001bd6:	d505      	bpl.n	8001be4 <__sflush_r+0x48>
 8001bd8:	6863      	ldr	r3, [r4, #4]
 8001bda:	1ac0      	subs	r0, r0, r3
 8001bdc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001bde:	b10b      	cbz	r3, 8001be4 <__sflush_r+0x48>
 8001be0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001be2:	1ac0      	subs	r0, r0, r3
 8001be4:	2300      	movs	r3, #0
 8001be6:	4602      	mov	r2, r0
 8001be8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001bea:	6a21      	ldr	r1, [r4, #32]
 8001bec:	4628      	mov	r0, r5
 8001bee:	47b0      	blx	r6
 8001bf0:	1c43      	adds	r3, r0, #1
 8001bf2:	89a3      	ldrh	r3, [r4, #12]
 8001bf4:	d106      	bne.n	8001c04 <__sflush_r+0x68>
 8001bf6:	6829      	ldr	r1, [r5, #0]
 8001bf8:	291d      	cmp	r1, #29
 8001bfa:	d848      	bhi.n	8001c8e <__sflush_r+0xf2>
 8001bfc:	4a29      	ldr	r2, [pc, #164]	; (8001ca4 <__sflush_r+0x108>)
 8001bfe:	40ca      	lsrs	r2, r1
 8001c00:	07d6      	lsls	r6, r2, #31
 8001c02:	d544      	bpl.n	8001c8e <__sflush_r+0xf2>
 8001c04:	2200      	movs	r2, #0
 8001c06:	6062      	str	r2, [r4, #4]
 8001c08:	04d9      	lsls	r1, r3, #19
 8001c0a:	6922      	ldr	r2, [r4, #16]
 8001c0c:	6022      	str	r2, [r4, #0]
 8001c0e:	d504      	bpl.n	8001c1a <__sflush_r+0x7e>
 8001c10:	1c42      	adds	r2, r0, #1
 8001c12:	d101      	bne.n	8001c18 <__sflush_r+0x7c>
 8001c14:	682b      	ldr	r3, [r5, #0]
 8001c16:	b903      	cbnz	r3, 8001c1a <__sflush_r+0x7e>
 8001c18:	6560      	str	r0, [r4, #84]	; 0x54
 8001c1a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001c1c:	602f      	str	r7, [r5, #0]
 8001c1e:	2900      	cmp	r1, #0
 8001c20:	d0c9      	beq.n	8001bb6 <__sflush_r+0x1a>
 8001c22:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001c26:	4299      	cmp	r1, r3
 8001c28:	d002      	beq.n	8001c30 <__sflush_r+0x94>
 8001c2a:	4628      	mov	r0, r5
 8001c2c:	f000 f994 	bl	8001f58 <_free_r>
 8001c30:	2000      	movs	r0, #0
 8001c32:	6360      	str	r0, [r4, #52]	; 0x34
 8001c34:	e7c0      	b.n	8001bb8 <__sflush_r+0x1c>
 8001c36:	2301      	movs	r3, #1
 8001c38:	4628      	mov	r0, r5
 8001c3a:	47b0      	blx	r6
 8001c3c:	1c41      	adds	r1, r0, #1
 8001c3e:	d1c8      	bne.n	8001bd2 <__sflush_r+0x36>
 8001c40:	682b      	ldr	r3, [r5, #0]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d0c5      	beq.n	8001bd2 <__sflush_r+0x36>
 8001c46:	2b1d      	cmp	r3, #29
 8001c48:	d001      	beq.n	8001c4e <__sflush_r+0xb2>
 8001c4a:	2b16      	cmp	r3, #22
 8001c4c:	d101      	bne.n	8001c52 <__sflush_r+0xb6>
 8001c4e:	602f      	str	r7, [r5, #0]
 8001c50:	e7b1      	b.n	8001bb6 <__sflush_r+0x1a>
 8001c52:	89a3      	ldrh	r3, [r4, #12]
 8001c54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c58:	81a3      	strh	r3, [r4, #12]
 8001c5a:	e7ad      	b.n	8001bb8 <__sflush_r+0x1c>
 8001c5c:	690f      	ldr	r7, [r1, #16]
 8001c5e:	2f00      	cmp	r7, #0
 8001c60:	d0a9      	beq.n	8001bb6 <__sflush_r+0x1a>
 8001c62:	0793      	lsls	r3, r2, #30
 8001c64:	680e      	ldr	r6, [r1, #0]
 8001c66:	bf08      	it	eq
 8001c68:	694b      	ldreq	r3, [r1, #20]
 8001c6a:	600f      	str	r7, [r1, #0]
 8001c6c:	bf18      	it	ne
 8001c6e:	2300      	movne	r3, #0
 8001c70:	eba6 0807 	sub.w	r8, r6, r7
 8001c74:	608b      	str	r3, [r1, #8]
 8001c76:	f1b8 0f00 	cmp.w	r8, #0
 8001c7a:	dd9c      	ble.n	8001bb6 <__sflush_r+0x1a>
 8001c7c:	4643      	mov	r3, r8
 8001c7e:	463a      	mov	r2, r7
 8001c80:	6a21      	ldr	r1, [r4, #32]
 8001c82:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001c84:	4628      	mov	r0, r5
 8001c86:	47b0      	blx	r6
 8001c88:	2800      	cmp	r0, #0
 8001c8a:	dc06      	bgt.n	8001c9a <__sflush_r+0xfe>
 8001c8c:	89a3      	ldrh	r3, [r4, #12]
 8001c8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c92:	81a3      	strh	r3, [r4, #12]
 8001c94:	f04f 30ff 	mov.w	r0, #4294967295
 8001c98:	e78e      	b.n	8001bb8 <__sflush_r+0x1c>
 8001c9a:	4407      	add	r7, r0
 8001c9c:	eba8 0800 	sub.w	r8, r8, r0
 8001ca0:	e7e9      	b.n	8001c76 <__sflush_r+0xda>
 8001ca2:	bf00      	nop
 8001ca4:	20400001 	.word	0x20400001

08001ca8 <_fflush_r>:
 8001ca8:	b538      	push	{r3, r4, r5, lr}
 8001caa:	690b      	ldr	r3, [r1, #16]
 8001cac:	4605      	mov	r5, r0
 8001cae:	460c      	mov	r4, r1
 8001cb0:	b1db      	cbz	r3, 8001cea <_fflush_r+0x42>
 8001cb2:	b118      	cbz	r0, 8001cbc <_fflush_r+0x14>
 8001cb4:	6983      	ldr	r3, [r0, #24]
 8001cb6:	b90b      	cbnz	r3, 8001cbc <_fflush_r+0x14>
 8001cb8:	f000 f860 	bl	8001d7c <__sinit>
 8001cbc:	4b0c      	ldr	r3, [pc, #48]	; (8001cf0 <_fflush_r+0x48>)
 8001cbe:	429c      	cmp	r4, r3
 8001cc0:	d109      	bne.n	8001cd6 <_fflush_r+0x2e>
 8001cc2:	686c      	ldr	r4, [r5, #4]
 8001cc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001cc8:	b17b      	cbz	r3, 8001cea <_fflush_r+0x42>
 8001cca:	4621      	mov	r1, r4
 8001ccc:	4628      	mov	r0, r5
 8001cce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001cd2:	f7ff bf63 	b.w	8001b9c <__sflush_r>
 8001cd6:	4b07      	ldr	r3, [pc, #28]	; (8001cf4 <_fflush_r+0x4c>)
 8001cd8:	429c      	cmp	r4, r3
 8001cda:	d101      	bne.n	8001ce0 <_fflush_r+0x38>
 8001cdc:	68ac      	ldr	r4, [r5, #8]
 8001cde:	e7f1      	b.n	8001cc4 <_fflush_r+0x1c>
 8001ce0:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <_fflush_r+0x50>)
 8001ce2:	429c      	cmp	r4, r3
 8001ce4:	bf08      	it	eq
 8001ce6:	68ec      	ldreq	r4, [r5, #12]
 8001ce8:	e7ec      	b.n	8001cc4 <_fflush_r+0x1c>
 8001cea:	2000      	movs	r0, #0
 8001cec:	bd38      	pop	{r3, r4, r5, pc}
 8001cee:	bf00      	nop
 8001cf0:	08002280 	.word	0x08002280
 8001cf4:	080022a0 	.word	0x080022a0
 8001cf8:	08002260 	.word	0x08002260

08001cfc <std>:
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	b510      	push	{r4, lr}
 8001d00:	4604      	mov	r4, r0
 8001d02:	e9c0 3300 	strd	r3, r3, [r0]
 8001d06:	6083      	str	r3, [r0, #8]
 8001d08:	8181      	strh	r1, [r0, #12]
 8001d0a:	6643      	str	r3, [r0, #100]	; 0x64
 8001d0c:	81c2      	strh	r2, [r0, #14]
 8001d0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001d12:	6183      	str	r3, [r0, #24]
 8001d14:	4619      	mov	r1, r3
 8001d16:	2208      	movs	r2, #8
 8001d18:	305c      	adds	r0, #92	; 0x5c
 8001d1a:	f7ff fe13 	bl	8001944 <memset>
 8001d1e:	4b05      	ldr	r3, [pc, #20]	; (8001d34 <std+0x38>)
 8001d20:	6263      	str	r3, [r4, #36]	; 0x24
 8001d22:	4b05      	ldr	r3, [pc, #20]	; (8001d38 <std+0x3c>)
 8001d24:	62a3      	str	r3, [r4, #40]	; 0x28
 8001d26:	4b05      	ldr	r3, [pc, #20]	; (8001d3c <std+0x40>)
 8001d28:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001d2a:	4b05      	ldr	r3, [pc, #20]	; (8001d40 <std+0x44>)
 8001d2c:	6224      	str	r4, [r4, #32]
 8001d2e:	6323      	str	r3, [r4, #48]	; 0x30
 8001d30:	bd10      	pop	{r4, pc}
 8001d32:	bf00      	nop
 8001d34:	080020c9 	.word	0x080020c9
 8001d38:	080020eb 	.word	0x080020eb
 8001d3c:	08002123 	.word	0x08002123
 8001d40:	08002147 	.word	0x08002147

08001d44 <_cleanup_r>:
 8001d44:	4901      	ldr	r1, [pc, #4]	; (8001d4c <_cleanup_r+0x8>)
 8001d46:	f000 b885 	b.w	8001e54 <_fwalk_reent>
 8001d4a:	bf00      	nop
 8001d4c:	08001ca9 	.word	0x08001ca9

08001d50 <__sfmoreglue>:
 8001d50:	b570      	push	{r4, r5, r6, lr}
 8001d52:	1e4a      	subs	r2, r1, #1
 8001d54:	2568      	movs	r5, #104	; 0x68
 8001d56:	4355      	muls	r5, r2
 8001d58:	460e      	mov	r6, r1
 8001d5a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8001d5e:	f000 f949 	bl	8001ff4 <_malloc_r>
 8001d62:	4604      	mov	r4, r0
 8001d64:	b140      	cbz	r0, 8001d78 <__sfmoreglue+0x28>
 8001d66:	2100      	movs	r1, #0
 8001d68:	e9c0 1600 	strd	r1, r6, [r0]
 8001d6c:	300c      	adds	r0, #12
 8001d6e:	60a0      	str	r0, [r4, #8]
 8001d70:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001d74:	f7ff fde6 	bl	8001944 <memset>
 8001d78:	4620      	mov	r0, r4
 8001d7a:	bd70      	pop	{r4, r5, r6, pc}

08001d7c <__sinit>:
 8001d7c:	6983      	ldr	r3, [r0, #24]
 8001d7e:	b510      	push	{r4, lr}
 8001d80:	4604      	mov	r4, r0
 8001d82:	bb33      	cbnz	r3, 8001dd2 <__sinit+0x56>
 8001d84:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8001d88:	6503      	str	r3, [r0, #80]	; 0x50
 8001d8a:	4b12      	ldr	r3, [pc, #72]	; (8001dd4 <__sinit+0x58>)
 8001d8c:	4a12      	ldr	r2, [pc, #72]	; (8001dd8 <__sinit+0x5c>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	6282      	str	r2, [r0, #40]	; 0x28
 8001d92:	4298      	cmp	r0, r3
 8001d94:	bf04      	itt	eq
 8001d96:	2301      	moveq	r3, #1
 8001d98:	6183      	streq	r3, [r0, #24]
 8001d9a:	f000 f81f 	bl	8001ddc <__sfp>
 8001d9e:	6060      	str	r0, [r4, #4]
 8001da0:	4620      	mov	r0, r4
 8001da2:	f000 f81b 	bl	8001ddc <__sfp>
 8001da6:	60a0      	str	r0, [r4, #8]
 8001da8:	4620      	mov	r0, r4
 8001daa:	f000 f817 	bl	8001ddc <__sfp>
 8001dae:	2200      	movs	r2, #0
 8001db0:	60e0      	str	r0, [r4, #12]
 8001db2:	2104      	movs	r1, #4
 8001db4:	6860      	ldr	r0, [r4, #4]
 8001db6:	f7ff ffa1 	bl	8001cfc <std>
 8001dba:	2201      	movs	r2, #1
 8001dbc:	2109      	movs	r1, #9
 8001dbe:	68a0      	ldr	r0, [r4, #8]
 8001dc0:	f7ff ff9c 	bl	8001cfc <std>
 8001dc4:	2202      	movs	r2, #2
 8001dc6:	2112      	movs	r1, #18
 8001dc8:	68e0      	ldr	r0, [r4, #12]
 8001dca:	f7ff ff97 	bl	8001cfc <std>
 8001dce:	2301      	movs	r3, #1
 8001dd0:	61a3      	str	r3, [r4, #24]
 8001dd2:	bd10      	pop	{r4, pc}
 8001dd4:	0800225c 	.word	0x0800225c
 8001dd8:	08001d45 	.word	0x08001d45

08001ddc <__sfp>:
 8001ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dde:	4b1b      	ldr	r3, [pc, #108]	; (8001e4c <__sfp+0x70>)
 8001de0:	681e      	ldr	r6, [r3, #0]
 8001de2:	69b3      	ldr	r3, [r6, #24]
 8001de4:	4607      	mov	r7, r0
 8001de6:	b913      	cbnz	r3, 8001dee <__sfp+0x12>
 8001de8:	4630      	mov	r0, r6
 8001dea:	f7ff ffc7 	bl	8001d7c <__sinit>
 8001dee:	3648      	adds	r6, #72	; 0x48
 8001df0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001df4:	3b01      	subs	r3, #1
 8001df6:	d503      	bpl.n	8001e00 <__sfp+0x24>
 8001df8:	6833      	ldr	r3, [r6, #0]
 8001dfa:	b133      	cbz	r3, 8001e0a <__sfp+0x2e>
 8001dfc:	6836      	ldr	r6, [r6, #0]
 8001dfe:	e7f7      	b.n	8001df0 <__sfp+0x14>
 8001e00:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001e04:	b16d      	cbz	r5, 8001e22 <__sfp+0x46>
 8001e06:	3468      	adds	r4, #104	; 0x68
 8001e08:	e7f4      	b.n	8001df4 <__sfp+0x18>
 8001e0a:	2104      	movs	r1, #4
 8001e0c:	4638      	mov	r0, r7
 8001e0e:	f7ff ff9f 	bl	8001d50 <__sfmoreglue>
 8001e12:	6030      	str	r0, [r6, #0]
 8001e14:	2800      	cmp	r0, #0
 8001e16:	d1f1      	bne.n	8001dfc <__sfp+0x20>
 8001e18:	230c      	movs	r3, #12
 8001e1a:	603b      	str	r3, [r7, #0]
 8001e1c:	4604      	mov	r4, r0
 8001e1e:	4620      	mov	r0, r4
 8001e20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e22:	4b0b      	ldr	r3, [pc, #44]	; (8001e50 <__sfp+0x74>)
 8001e24:	6665      	str	r5, [r4, #100]	; 0x64
 8001e26:	e9c4 5500 	strd	r5, r5, [r4]
 8001e2a:	60a5      	str	r5, [r4, #8]
 8001e2c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8001e30:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8001e34:	2208      	movs	r2, #8
 8001e36:	4629      	mov	r1, r5
 8001e38:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001e3c:	f7ff fd82 	bl	8001944 <memset>
 8001e40:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8001e44:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8001e48:	e7e9      	b.n	8001e1e <__sfp+0x42>
 8001e4a:	bf00      	nop
 8001e4c:	0800225c 	.word	0x0800225c
 8001e50:	ffff0001 	.word	0xffff0001

08001e54 <_fwalk_reent>:
 8001e54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001e58:	4680      	mov	r8, r0
 8001e5a:	4689      	mov	r9, r1
 8001e5c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8001e60:	2600      	movs	r6, #0
 8001e62:	b914      	cbnz	r4, 8001e6a <_fwalk_reent+0x16>
 8001e64:	4630      	mov	r0, r6
 8001e66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001e6a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8001e6e:	3f01      	subs	r7, #1
 8001e70:	d501      	bpl.n	8001e76 <_fwalk_reent+0x22>
 8001e72:	6824      	ldr	r4, [r4, #0]
 8001e74:	e7f5      	b.n	8001e62 <_fwalk_reent+0xe>
 8001e76:	89ab      	ldrh	r3, [r5, #12]
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d907      	bls.n	8001e8c <_fwalk_reent+0x38>
 8001e7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001e80:	3301      	adds	r3, #1
 8001e82:	d003      	beq.n	8001e8c <_fwalk_reent+0x38>
 8001e84:	4629      	mov	r1, r5
 8001e86:	4640      	mov	r0, r8
 8001e88:	47c8      	blx	r9
 8001e8a:	4306      	orrs	r6, r0
 8001e8c:	3568      	adds	r5, #104	; 0x68
 8001e8e:	e7ee      	b.n	8001e6e <_fwalk_reent+0x1a>

08001e90 <__swhatbuf_r>:
 8001e90:	b570      	push	{r4, r5, r6, lr}
 8001e92:	460e      	mov	r6, r1
 8001e94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e98:	2900      	cmp	r1, #0
 8001e9a:	b096      	sub	sp, #88	; 0x58
 8001e9c:	4614      	mov	r4, r2
 8001e9e:	461d      	mov	r5, r3
 8001ea0:	da07      	bge.n	8001eb2 <__swhatbuf_r+0x22>
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	602b      	str	r3, [r5, #0]
 8001ea6:	89b3      	ldrh	r3, [r6, #12]
 8001ea8:	061a      	lsls	r2, r3, #24
 8001eaa:	d410      	bmi.n	8001ece <__swhatbuf_r+0x3e>
 8001eac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001eb0:	e00e      	b.n	8001ed0 <__swhatbuf_r+0x40>
 8001eb2:	466a      	mov	r2, sp
 8001eb4:	f000 f96e 	bl	8002194 <_fstat_r>
 8001eb8:	2800      	cmp	r0, #0
 8001eba:	dbf2      	blt.n	8001ea2 <__swhatbuf_r+0x12>
 8001ebc:	9a01      	ldr	r2, [sp, #4]
 8001ebe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8001ec2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8001ec6:	425a      	negs	r2, r3
 8001ec8:	415a      	adcs	r2, r3
 8001eca:	602a      	str	r2, [r5, #0]
 8001ecc:	e7ee      	b.n	8001eac <__swhatbuf_r+0x1c>
 8001ece:	2340      	movs	r3, #64	; 0x40
 8001ed0:	2000      	movs	r0, #0
 8001ed2:	6023      	str	r3, [r4, #0]
 8001ed4:	b016      	add	sp, #88	; 0x58
 8001ed6:	bd70      	pop	{r4, r5, r6, pc}

08001ed8 <__smakebuf_r>:
 8001ed8:	898b      	ldrh	r3, [r1, #12]
 8001eda:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001edc:	079d      	lsls	r5, r3, #30
 8001ede:	4606      	mov	r6, r0
 8001ee0:	460c      	mov	r4, r1
 8001ee2:	d507      	bpl.n	8001ef4 <__smakebuf_r+0x1c>
 8001ee4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8001ee8:	6023      	str	r3, [r4, #0]
 8001eea:	6123      	str	r3, [r4, #16]
 8001eec:	2301      	movs	r3, #1
 8001eee:	6163      	str	r3, [r4, #20]
 8001ef0:	b002      	add	sp, #8
 8001ef2:	bd70      	pop	{r4, r5, r6, pc}
 8001ef4:	ab01      	add	r3, sp, #4
 8001ef6:	466a      	mov	r2, sp
 8001ef8:	f7ff ffca 	bl	8001e90 <__swhatbuf_r>
 8001efc:	9900      	ldr	r1, [sp, #0]
 8001efe:	4605      	mov	r5, r0
 8001f00:	4630      	mov	r0, r6
 8001f02:	f000 f877 	bl	8001ff4 <_malloc_r>
 8001f06:	b948      	cbnz	r0, 8001f1c <__smakebuf_r+0x44>
 8001f08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001f0c:	059a      	lsls	r2, r3, #22
 8001f0e:	d4ef      	bmi.n	8001ef0 <__smakebuf_r+0x18>
 8001f10:	f023 0303 	bic.w	r3, r3, #3
 8001f14:	f043 0302 	orr.w	r3, r3, #2
 8001f18:	81a3      	strh	r3, [r4, #12]
 8001f1a:	e7e3      	b.n	8001ee4 <__smakebuf_r+0xc>
 8001f1c:	4b0d      	ldr	r3, [pc, #52]	; (8001f54 <__smakebuf_r+0x7c>)
 8001f1e:	62b3      	str	r3, [r6, #40]	; 0x28
 8001f20:	89a3      	ldrh	r3, [r4, #12]
 8001f22:	6020      	str	r0, [r4, #0]
 8001f24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f28:	81a3      	strh	r3, [r4, #12]
 8001f2a:	9b00      	ldr	r3, [sp, #0]
 8001f2c:	6163      	str	r3, [r4, #20]
 8001f2e:	9b01      	ldr	r3, [sp, #4]
 8001f30:	6120      	str	r0, [r4, #16]
 8001f32:	b15b      	cbz	r3, 8001f4c <__smakebuf_r+0x74>
 8001f34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001f38:	4630      	mov	r0, r6
 8001f3a:	f000 f93d 	bl	80021b8 <_isatty_r>
 8001f3e:	b128      	cbz	r0, 8001f4c <__smakebuf_r+0x74>
 8001f40:	89a3      	ldrh	r3, [r4, #12]
 8001f42:	f023 0303 	bic.w	r3, r3, #3
 8001f46:	f043 0301 	orr.w	r3, r3, #1
 8001f4a:	81a3      	strh	r3, [r4, #12]
 8001f4c:	89a3      	ldrh	r3, [r4, #12]
 8001f4e:	431d      	orrs	r5, r3
 8001f50:	81a5      	strh	r5, [r4, #12]
 8001f52:	e7cd      	b.n	8001ef0 <__smakebuf_r+0x18>
 8001f54:	08001d45 	.word	0x08001d45

08001f58 <_free_r>:
 8001f58:	b538      	push	{r3, r4, r5, lr}
 8001f5a:	4605      	mov	r5, r0
 8001f5c:	2900      	cmp	r1, #0
 8001f5e:	d045      	beq.n	8001fec <_free_r+0x94>
 8001f60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001f64:	1f0c      	subs	r4, r1, #4
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	bfb8      	it	lt
 8001f6a:	18e4      	addlt	r4, r4, r3
 8001f6c:	f000 f946 	bl	80021fc <__malloc_lock>
 8001f70:	4a1f      	ldr	r2, [pc, #124]	; (8001ff0 <_free_r+0x98>)
 8001f72:	6813      	ldr	r3, [r2, #0]
 8001f74:	4610      	mov	r0, r2
 8001f76:	b933      	cbnz	r3, 8001f86 <_free_r+0x2e>
 8001f78:	6063      	str	r3, [r4, #4]
 8001f7a:	6014      	str	r4, [r2, #0]
 8001f7c:	4628      	mov	r0, r5
 8001f7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001f82:	f000 b93c 	b.w	80021fe <__malloc_unlock>
 8001f86:	42a3      	cmp	r3, r4
 8001f88:	d90c      	bls.n	8001fa4 <_free_r+0x4c>
 8001f8a:	6821      	ldr	r1, [r4, #0]
 8001f8c:	1862      	adds	r2, r4, r1
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	bf04      	itt	eq
 8001f92:	681a      	ldreq	r2, [r3, #0]
 8001f94:	685b      	ldreq	r3, [r3, #4]
 8001f96:	6063      	str	r3, [r4, #4]
 8001f98:	bf04      	itt	eq
 8001f9a:	1852      	addeq	r2, r2, r1
 8001f9c:	6022      	streq	r2, [r4, #0]
 8001f9e:	6004      	str	r4, [r0, #0]
 8001fa0:	e7ec      	b.n	8001f7c <_free_r+0x24>
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	685a      	ldr	r2, [r3, #4]
 8001fa6:	b10a      	cbz	r2, 8001fac <_free_r+0x54>
 8001fa8:	42a2      	cmp	r2, r4
 8001faa:	d9fa      	bls.n	8001fa2 <_free_r+0x4a>
 8001fac:	6819      	ldr	r1, [r3, #0]
 8001fae:	1858      	adds	r0, r3, r1
 8001fb0:	42a0      	cmp	r0, r4
 8001fb2:	d10b      	bne.n	8001fcc <_free_r+0x74>
 8001fb4:	6820      	ldr	r0, [r4, #0]
 8001fb6:	4401      	add	r1, r0
 8001fb8:	1858      	adds	r0, r3, r1
 8001fba:	4282      	cmp	r2, r0
 8001fbc:	6019      	str	r1, [r3, #0]
 8001fbe:	d1dd      	bne.n	8001f7c <_free_r+0x24>
 8001fc0:	6810      	ldr	r0, [r2, #0]
 8001fc2:	6852      	ldr	r2, [r2, #4]
 8001fc4:	605a      	str	r2, [r3, #4]
 8001fc6:	4401      	add	r1, r0
 8001fc8:	6019      	str	r1, [r3, #0]
 8001fca:	e7d7      	b.n	8001f7c <_free_r+0x24>
 8001fcc:	d902      	bls.n	8001fd4 <_free_r+0x7c>
 8001fce:	230c      	movs	r3, #12
 8001fd0:	602b      	str	r3, [r5, #0]
 8001fd2:	e7d3      	b.n	8001f7c <_free_r+0x24>
 8001fd4:	6820      	ldr	r0, [r4, #0]
 8001fd6:	1821      	adds	r1, r4, r0
 8001fd8:	428a      	cmp	r2, r1
 8001fda:	bf04      	itt	eq
 8001fdc:	6811      	ldreq	r1, [r2, #0]
 8001fde:	6852      	ldreq	r2, [r2, #4]
 8001fe0:	6062      	str	r2, [r4, #4]
 8001fe2:	bf04      	itt	eq
 8001fe4:	1809      	addeq	r1, r1, r0
 8001fe6:	6021      	streq	r1, [r4, #0]
 8001fe8:	605c      	str	r4, [r3, #4]
 8001fea:	e7c7      	b.n	8001f7c <_free_r+0x24>
 8001fec:	bd38      	pop	{r3, r4, r5, pc}
 8001fee:	bf00      	nop
 8001ff0:	2000008c 	.word	0x2000008c

08001ff4 <_malloc_r>:
 8001ff4:	b570      	push	{r4, r5, r6, lr}
 8001ff6:	1ccd      	adds	r5, r1, #3
 8001ff8:	f025 0503 	bic.w	r5, r5, #3
 8001ffc:	3508      	adds	r5, #8
 8001ffe:	2d0c      	cmp	r5, #12
 8002000:	bf38      	it	cc
 8002002:	250c      	movcc	r5, #12
 8002004:	2d00      	cmp	r5, #0
 8002006:	4606      	mov	r6, r0
 8002008:	db01      	blt.n	800200e <_malloc_r+0x1a>
 800200a:	42a9      	cmp	r1, r5
 800200c:	d903      	bls.n	8002016 <_malloc_r+0x22>
 800200e:	230c      	movs	r3, #12
 8002010:	6033      	str	r3, [r6, #0]
 8002012:	2000      	movs	r0, #0
 8002014:	bd70      	pop	{r4, r5, r6, pc}
 8002016:	f000 f8f1 	bl	80021fc <__malloc_lock>
 800201a:	4a21      	ldr	r2, [pc, #132]	; (80020a0 <_malloc_r+0xac>)
 800201c:	6814      	ldr	r4, [r2, #0]
 800201e:	4621      	mov	r1, r4
 8002020:	b991      	cbnz	r1, 8002048 <_malloc_r+0x54>
 8002022:	4c20      	ldr	r4, [pc, #128]	; (80020a4 <_malloc_r+0xb0>)
 8002024:	6823      	ldr	r3, [r4, #0]
 8002026:	b91b      	cbnz	r3, 8002030 <_malloc_r+0x3c>
 8002028:	4630      	mov	r0, r6
 800202a:	f000 f83d 	bl	80020a8 <_sbrk_r>
 800202e:	6020      	str	r0, [r4, #0]
 8002030:	4629      	mov	r1, r5
 8002032:	4630      	mov	r0, r6
 8002034:	f000 f838 	bl	80020a8 <_sbrk_r>
 8002038:	1c43      	adds	r3, r0, #1
 800203a:	d124      	bne.n	8002086 <_malloc_r+0x92>
 800203c:	230c      	movs	r3, #12
 800203e:	6033      	str	r3, [r6, #0]
 8002040:	4630      	mov	r0, r6
 8002042:	f000 f8dc 	bl	80021fe <__malloc_unlock>
 8002046:	e7e4      	b.n	8002012 <_malloc_r+0x1e>
 8002048:	680b      	ldr	r3, [r1, #0]
 800204a:	1b5b      	subs	r3, r3, r5
 800204c:	d418      	bmi.n	8002080 <_malloc_r+0x8c>
 800204e:	2b0b      	cmp	r3, #11
 8002050:	d90f      	bls.n	8002072 <_malloc_r+0x7e>
 8002052:	600b      	str	r3, [r1, #0]
 8002054:	50cd      	str	r5, [r1, r3]
 8002056:	18cc      	adds	r4, r1, r3
 8002058:	4630      	mov	r0, r6
 800205a:	f000 f8d0 	bl	80021fe <__malloc_unlock>
 800205e:	f104 000b 	add.w	r0, r4, #11
 8002062:	1d23      	adds	r3, r4, #4
 8002064:	f020 0007 	bic.w	r0, r0, #7
 8002068:	1ac3      	subs	r3, r0, r3
 800206a:	d0d3      	beq.n	8002014 <_malloc_r+0x20>
 800206c:	425a      	negs	r2, r3
 800206e:	50e2      	str	r2, [r4, r3]
 8002070:	e7d0      	b.n	8002014 <_malloc_r+0x20>
 8002072:	428c      	cmp	r4, r1
 8002074:	684b      	ldr	r3, [r1, #4]
 8002076:	bf16      	itet	ne
 8002078:	6063      	strne	r3, [r4, #4]
 800207a:	6013      	streq	r3, [r2, #0]
 800207c:	460c      	movne	r4, r1
 800207e:	e7eb      	b.n	8002058 <_malloc_r+0x64>
 8002080:	460c      	mov	r4, r1
 8002082:	6849      	ldr	r1, [r1, #4]
 8002084:	e7cc      	b.n	8002020 <_malloc_r+0x2c>
 8002086:	1cc4      	adds	r4, r0, #3
 8002088:	f024 0403 	bic.w	r4, r4, #3
 800208c:	42a0      	cmp	r0, r4
 800208e:	d005      	beq.n	800209c <_malloc_r+0xa8>
 8002090:	1a21      	subs	r1, r4, r0
 8002092:	4630      	mov	r0, r6
 8002094:	f000 f808 	bl	80020a8 <_sbrk_r>
 8002098:	3001      	adds	r0, #1
 800209a:	d0cf      	beq.n	800203c <_malloc_r+0x48>
 800209c:	6025      	str	r5, [r4, #0]
 800209e:	e7db      	b.n	8002058 <_malloc_r+0x64>
 80020a0:	2000008c 	.word	0x2000008c
 80020a4:	20000090 	.word	0x20000090

080020a8 <_sbrk_r>:
 80020a8:	b538      	push	{r3, r4, r5, lr}
 80020aa:	4c06      	ldr	r4, [pc, #24]	; (80020c4 <_sbrk_r+0x1c>)
 80020ac:	2300      	movs	r3, #0
 80020ae:	4605      	mov	r5, r0
 80020b0:	4608      	mov	r0, r1
 80020b2:	6023      	str	r3, [r4, #0]
 80020b4:	f7fe fbf4 	bl	80008a0 <_sbrk>
 80020b8:	1c43      	adds	r3, r0, #1
 80020ba:	d102      	bne.n	80020c2 <_sbrk_r+0x1a>
 80020bc:	6823      	ldr	r3, [r4, #0]
 80020be:	b103      	cbz	r3, 80020c2 <_sbrk_r+0x1a>
 80020c0:	602b      	str	r3, [r5, #0]
 80020c2:	bd38      	pop	{r3, r4, r5, pc}
 80020c4:	200000d8 	.word	0x200000d8

080020c8 <__sread>:
 80020c8:	b510      	push	{r4, lr}
 80020ca:	460c      	mov	r4, r1
 80020cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80020d0:	f000 f896 	bl	8002200 <_read_r>
 80020d4:	2800      	cmp	r0, #0
 80020d6:	bfab      	itete	ge
 80020d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80020da:	89a3      	ldrhlt	r3, [r4, #12]
 80020dc:	181b      	addge	r3, r3, r0
 80020de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80020e2:	bfac      	ite	ge
 80020e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80020e6:	81a3      	strhlt	r3, [r4, #12]
 80020e8:	bd10      	pop	{r4, pc}

080020ea <__swrite>:
 80020ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020ee:	461f      	mov	r7, r3
 80020f0:	898b      	ldrh	r3, [r1, #12]
 80020f2:	05db      	lsls	r3, r3, #23
 80020f4:	4605      	mov	r5, r0
 80020f6:	460c      	mov	r4, r1
 80020f8:	4616      	mov	r6, r2
 80020fa:	d505      	bpl.n	8002108 <__swrite+0x1e>
 80020fc:	2302      	movs	r3, #2
 80020fe:	2200      	movs	r2, #0
 8002100:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002104:	f000 f868 	bl	80021d8 <_lseek_r>
 8002108:	89a3      	ldrh	r3, [r4, #12]
 800210a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800210e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002112:	81a3      	strh	r3, [r4, #12]
 8002114:	4632      	mov	r2, r6
 8002116:	463b      	mov	r3, r7
 8002118:	4628      	mov	r0, r5
 800211a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800211e:	f000 b817 	b.w	8002150 <_write_r>

08002122 <__sseek>:
 8002122:	b510      	push	{r4, lr}
 8002124:	460c      	mov	r4, r1
 8002126:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800212a:	f000 f855 	bl	80021d8 <_lseek_r>
 800212e:	1c43      	adds	r3, r0, #1
 8002130:	89a3      	ldrh	r3, [r4, #12]
 8002132:	bf15      	itete	ne
 8002134:	6560      	strne	r0, [r4, #84]	; 0x54
 8002136:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800213a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800213e:	81a3      	strheq	r3, [r4, #12]
 8002140:	bf18      	it	ne
 8002142:	81a3      	strhne	r3, [r4, #12]
 8002144:	bd10      	pop	{r4, pc}

08002146 <__sclose>:
 8002146:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800214a:	f000 b813 	b.w	8002174 <_close_r>
	...

08002150 <_write_r>:
 8002150:	b538      	push	{r3, r4, r5, lr}
 8002152:	4c07      	ldr	r4, [pc, #28]	; (8002170 <_write_r+0x20>)
 8002154:	4605      	mov	r5, r0
 8002156:	4608      	mov	r0, r1
 8002158:	4611      	mov	r1, r2
 800215a:	2200      	movs	r2, #0
 800215c:	6022      	str	r2, [r4, #0]
 800215e:	461a      	mov	r2, r3
 8002160:	f7fe fb4d 	bl	80007fe <_write>
 8002164:	1c43      	adds	r3, r0, #1
 8002166:	d102      	bne.n	800216e <_write_r+0x1e>
 8002168:	6823      	ldr	r3, [r4, #0]
 800216a:	b103      	cbz	r3, 800216e <_write_r+0x1e>
 800216c:	602b      	str	r3, [r5, #0]
 800216e:	bd38      	pop	{r3, r4, r5, pc}
 8002170:	200000d8 	.word	0x200000d8

08002174 <_close_r>:
 8002174:	b538      	push	{r3, r4, r5, lr}
 8002176:	4c06      	ldr	r4, [pc, #24]	; (8002190 <_close_r+0x1c>)
 8002178:	2300      	movs	r3, #0
 800217a:	4605      	mov	r5, r0
 800217c:	4608      	mov	r0, r1
 800217e:	6023      	str	r3, [r4, #0]
 8002180:	f7fe fb59 	bl	8000836 <_close>
 8002184:	1c43      	adds	r3, r0, #1
 8002186:	d102      	bne.n	800218e <_close_r+0x1a>
 8002188:	6823      	ldr	r3, [r4, #0]
 800218a:	b103      	cbz	r3, 800218e <_close_r+0x1a>
 800218c:	602b      	str	r3, [r5, #0]
 800218e:	bd38      	pop	{r3, r4, r5, pc}
 8002190:	200000d8 	.word	0x200000d8

08002194 <_fstat_r>:
 8002194:	b538      	push	{r3, r4, r5, lr}
 8002196:	4c07      	ldr	r4, [pc, #28]	; (80021b4 <_fstat_r+0x20>)
 8002198:	2300      	movs	r3, #0
 800219a:	4605      	mov	r5, r0
 800219c:	4608      	mov	r0, r1
 800219e:	4611      	mov	r1, r2
 80021a0:	6023      	str	r3, [r4, #0]
 80021a2:	f7fe fb54 	bl	800084e <_fstat>
 80021a6:	1c43      	adds	r3, r0, #1
 80021a8:	d102      	bne.n	80021b0 <_fstat_r+0x1c>
 80021aa:	6823      	ldr	r3, [r4, #0]
 80021ac:	b103      	cbz	r3, 80021b0 <_fstat_r+0x1c>
 80021ae:	602b      	str	r3, [r5, #0]
 80021b0:	bd38      	pop	{r3, r4, r5, pc}
 80021b2:	bf00      	nop
 80021b4:	200000d8 	.word	0x200000d8

080021b8 <_isatty_r>:
 80021b8:	b538      	push	{r3, r4, r5, lr}
 80021ba:	4c06      	ldr	r4, [pc, #24]	; (80021d4 <_isatty_r+0x1c>)
 80021bc:	2300      	movs	r3, #0
 80021be:	4605      	mov	r5, r0
 80021c0:	4608      	mov	r0, r1
 80021c2:	6023      	str	r3, [r4, #0]
 80021c4:	f7fe fb53 	bl	800086e <_isatty>
 80021c8:	1c43      	adds	r3, r0, #1
 80021ca:	d102      	bne.n	80021d2 <_isatty_r+0x1a>
 80021cc:	6823      	ldr	r3, [r4, #0]
 80021ce:	b103      	cbz	r3, 80021d2 <_isatty_r+0x1a>
 80021d0:	602b      	str	r3, [r5, #0]
 80021d2:	bd38      	pop	{r3, r4, r5, pc}
 80021d4:	200000d8 	.word	0x200000d8

080021d8 <_lseek_r>:
 80021d8:	b538      	push	{r3, r4, r5, lr}
 80021da:	4c07      	ldr	r4, [pc, #28]	; (80021f8 <_lseek_r+0x20>)
 80021dc:	4605      	mov	r5, r0
 80021de:	4608      	mov	r0, r1
 80021e0:	4611      	mov	r1, r2
 80021e2:	2200      	movs	r2, #0
 80021e4:	6022      	str	r2, [r4, #0]
 80021e6:	461a      	mov	r2, r3
 80021e8:	f7fe fb4c 	bl	8000884 <_lseek>
 80021ec:	1c43      	adds	r3, r0, #1
 80021ee:	d102      	bne.n	80021f6 <_lseek_r+0x1e>
 80021f0:	6823      	ldr	r3, [r4, #0]
 80021f2:	b103      	cbz	r3, 80021f6 <_lseek_r+0x1e>
 80021f4:	602b      	str	r3, [r5, #0]
 80021f6:	bd38      	pop	{r3, r4, r5, pc}
 80021f8:	200000d8 	.word	0x200000d8

080021fc <__malloc_lock>:
 80021fc:	4770      	bx	lr

080021fe <__malloc_unlock>:
 80021fe:	4770      	bx	lr

08002200 <_read_r>:
 8002200:	b538      	push	{r3, r4, r5, lr}
 8002202:	4c07      	ldr	r4, [pc, #28]	; (8002220 <_read_r+0x20>)
 8002204:	4605      	mov	r5, r0
 8002206:	4608      	mov	r0, r1
 8002208:	4611      	mov	r1, r2
 800220a:	2200      	movs	r2, #0
 800220c:	6022      	str	r2, [r4, #0]
 800220e:	461a      	mov	r2, r3
 8002210:	f7fe fad8 	bl	80007c4 <_read>
 8002214:	1c43      	adds	r3, r0, #1
 8002216:	d102      	bne.n	800221e <_read_r+0x1e>
 8002218:	6823      	ldr	r3, [r4, #0]
 800221a:	b103      	cbz	r3, 800221e <_read_r+0x1e>
 800221c:	602b      	str	r3, [r5, #0]
 800221e:	bd38      	pop	{r3, r4, r5, pc}
 8002220:	200000d8 	.word	0x200000d8

08002224 <_init>:
 8002224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002226:	bf00      	nop
 8002228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800222a:	bc08      	pop	{r3}
 800222c:	469e      	mov	lr, r3
 800222e:	4770      	bx	lr

08002230 <_fini>:
 8002230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002232:	bf00      	nop
 8002234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002236:	bc08      	pop	{r3}
 8002238:	469e      	mov	lr, r3
 800223a:	4770      	bx	lr
