
AlarmSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b2c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000384  08009cfc  08009cfc  0000acfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a080  0800a080  0000c070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a080  0800a080  0000b080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a088  0800a088  0000c070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a088  0800a088  0000b088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a08c  0800a08c  0000b08c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  0800a090  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ce4  20000070  0800a100  0000c070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004d54  0800a100  0000cd54  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001daef  00000000  00000000  0000c0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000402a  00000000  00000000  00029b8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a10  00000000  00000000  0002dbc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001460  00000000  00000000  0002f5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003f45  00000000  00000000  00030a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d6c4  00000000  00000000  00034975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000decd5  00000000  00000000  00052039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00130d0e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000073e8  00000000  00000000  00130d54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0013813c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009ce4 	.word	0x08009ce4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08009ce4 	.word	0x08009ce4

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af02      	add	r7, sp, #8
 8000612:	4603      	mov	r3, r0
 8000614:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==BLUE_PUSH_BTN_Pin){
 8000616:	88fb      	ldrh	r3, [r7, #6]
 8000618:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800061c:	d116      	bne.n	800064c <HAL_GPIO_EXTI_Callback+0x40>
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800061e:	2300      	movs	r3, #0
 8000620:	60fb      	str	r3, [r7, #12]
		xTaskNotifyFromISR(LCDLine2TaskHandle,0xFE,eSetValueWithOverwrite,&xHigherPriorityTaskWoken);
 8000622:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <HAL_GPIO_EXTI_Callback+0x48>)
 8000624:	6818      	ldr	r0, [r3, #0]
 8000626:	f107 030c 	add.w	r3, r7, #12
 800062a:	9300      	str	r3, [sp, #0]
 800062c:	2300      	movs	r3, #0
 800062e:	2203      	movs	r2, #3
 8000630:	21fe      	movs	r1, #254	@ 0xfe
 8000632:	f007 fd79 	bl	8008128 <xTaskGenericNotifyFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d007      	beq.n	800064c <HAL_GPIO_EXTI_Callback+0x40>
 800063c:	4b06      	ldr	r3, [pc, #24]	@ (8000658 <HAL_GPIO_EXTI_Callback+0x4c>)
 800063e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000642:	601a      	str	r2, [r3, #0]
 8000644:	f3bf 8f4f 	dsb	sy
 8000648:	f3bf 8f6f 	isb	sy
	}
}
 800064c:	bf00      	nop
 800064e:	3710      	adds	r7, #16
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}
 8000654:	20000174 	.word	0x20000174
 8000658:	e000ed04 	.word	0xe000ed04

0800065c <ASCIItoChar>:

// Function to convert ASCII value to char (integer from 0-9 inclusive)
char ASCIItoChar(uint8_t asciiVal){
 800065c:	b480      	push	{r7}
 800065e:	b083      	sub	sp, #12
 8000660:	af00      	add	r7, sp, #0
 8000662:	4603      	mov	r3, r0
 8000664:	71fb      	strb	r3, [r7, #7]
    return (char)(asciiVal+0);
 8000666:	79fb      	ldrb	r3, [r7, #7]
}
 8000668:	4618      	mov	r0, r3
 800066a:	370c      	adds	r7, #12
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr

08000674 <Write_to_Flash>:

// Function to write to flash

void Write_to_Flash(uint32_t startMemAddress,char* data){
 8000674:	b5b0      	push	{r4, r5, r7, lr}
 8000676:	b08a      	sub	sp, #40	@ 0x28
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
 800067c:	6039      	str	r1, [r7, #0]
	FLASH_EraseInitTypeDef flash_erase_struct={0};
 800067e:	f107 030c 	add.w	r3, r7, #12
 8000682:	2200      	movs	r2, #0
 8000684:	601a      	str	r2, [r3, #0]
 8000686:	605a      	str	r2, [r3, #4]
 8000688:	609a      	str	r2, [r3, #8]
 800068a:	60da      	str	r2, [r3, #12]
 800068c:	611a      	str	r2, [r3, #16]

	// 1) Unlock the flash
	HAL_FLASH_Unlock();
 800068e:	f001 fe1b 	bl	80022c8 <HAL_FLASH_Unlock>

	// 2) Set necessary fields in the flash data structure
	flash_erase_struct.NbSectors=1;
 8000692:	2301      	movs	r3, #1
 8000694:	61bb      	str	r3, [r7, #24]
	flash_erase_struct.Sector=FLASH_SECTOR_7;
 8000696:	2307      	movs	r3, #7
 8000698:	617b      	str	r3, [r7, #20]
	flash_erase_struct.VoltageRange=FLASH_VOLTAGE_RANGE_3;
 800069a:	2302      	movs	r3, #2
 800069c:	61fb      	str	r3, [r7, #28]
	flash_erase_struct.TypeErase=FLASH_TYPEERASE_SECTORS;
 800069e:	2300      	movs	r3, #0
 80006a0:	60fb      	str	r3, [r7, #12]

	// 3) Erase the flash sector that we will write to (in this case last sector)
	uint32_t  error_status;
	HAL_FLASHEx_Erase(&flash_erase_struct, &error_status);
 80006a2:	f107 0208 	add.w	r2, r7, #8
 80006a6:	f107 030c 	add.w	r3, r7, #12
 80006aa:	4611      	mov	r1, r2
 80006ac:	4618      	mov	r0, r3
 80006ae:	f001 ff7d 	bl	80025ac <HAL_FLASHEx_Erase>


	// 4) Write to the flash starting at the sector address
	//    Writing is done in contiguous memory
	uint32_t memAddress=startMemAddress;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	627b      	str	r3, [r7, #36]	@ 0x24
	for(int i=0;i<strlen(data);i++){
 80006b6:	2300      	movs	r3, #0
 80006b8:	623b      	str	r3, [r7, #32]
 80006ba:	e013      	b.n	80006e4 <Write_to_Flash+0x70>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, memAddress, data[i]);
 80006bc:	6a3b      	ldr	r3, [r7, #32]
 80006be:	683a      	ldr	r2, [r7, #0]
 80006c0:	4413      	add	r3, r2
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	2200      	movs	r2, #0
 80006c8:	461c      	mov	r4, r3
 80006ca:	4615      	mov	r5, r2
 80006cc:	4622      	mov	r2, r4
 80006ce:	462b      	mov	r3, r5
 80006d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80006d2:	2000      	movs	r0, #0
 80006d4:	f001 fda6 	bl	8002224 <HAL_FLASH_Program>
		memAddress++;
 80006d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006da:	3301      	adds	r3, #1
 80006dc:	627b      	str	r3, [r7, #36]	@ 0x24
	for(int i=0;i<strlen(data);i++){
 80006de:	6a3b      	ldr	r3, [r7, #32]
 80006e0:	3301      	adds	r3, #1
 80006e2:	623b      	str	r3, [r7, #32]
 80006e4:	6838      	ldr	r0, [r7, #0]
 80006e6:	f7ff fd9d 	bl	8000224 <strlen>
 80006ea:	4602      	mov	r2, r0
 80006ec:	6a3b      	ldr	r3, [r7, #32]
 80006ee:	429a      	cmp	r2, r3
 80006f0:	d8e4      	bhi.n	80006bc <Write_to_Flash+0x48>
	}

	// 5) Lock the flash when done writing
	HAL_FLASH_Lock();
 80006f2:	f001 fe0b 	bl	800230c <HAL_FLASH_Lock>
}
 80006f6:	bf00      	nop
 80006f8:	3728      	adds	r7, #40	@ 0x28
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000700 <Read_from_Flash>:

// Function to read from Flash memory
// Returns the string stored in the Flash address
char* Read_from_Flash(uint32_t startMemAddress){
 8000700:	b590      	push	{r4, r7, lr}
 8000702:	b085      	sub	sp, #20
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]

	// Pointer to first address in the sector in Flash
	uint8_t* flash_address = (uint8_t*)startMemAddress;
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	60fb      	str	r3, [r7, #12]
	// Static array so that it is not destroyed upon return from the function
	// If so it would have been stored on the stack,
	// but now it is stored on BSS segment
	static char pwordInFlash[6];

	int cnt=0;
 800070c:	2300      	movs	r3, #0
 800070e:	60bb      	str	r3, [r7, #8]
	while(1){
		// When we reach ASCII value larger than 57 (9 in decimal)
		// We reach an area in Flash that contains garbage values as nothing
		// was written to it.
		if(*flash_address>57){
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	2b39      	cmp	r3, #57	@ 0x39
 8000716:	d80e      	bhi.n	8000736 <Read_from_Flash+0x36>
			break;
		}

		// Convert from ASCII to decimal
		// Increase the pointer to go to next value in Flash memory
		pwordInFlash[cnt++]=ASCIItoChar(*(flash_address++));
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	1c5a      	adds	r2, r3, #1
 800071c:	60fa      	str	r2, [r7, #12]
 800071e:	781a      	ldrb	r2, [r3, #0]
 8000720:	68bc      	ldr	r4, [r7, #8]
 8000722:	1c63      	adds	r3, r4, #1
 8000724:	60bb      	str	r3, [r7, #8]
 8000726:	4610      	mov	r0, r2
 8000728:	f7ff ff98 	bl	800065c <ASCIItoChar>
 800072c:	4603      	mov	r3, r0
 800072e:	461a      	mov	r2, r3
 8000730:	4b06      	ldr	r3, [pc, #24]	@ (800074c <Read_from_Flash+0x4c>)
 8000732:	551a      	strb	r2, [r3, r4]
		if(*flash_address>57){
 8000734:	e7ec      	b.n	8000710 <Read_from_Flash+0x10>
			break;
 8000736:	bf00      	nop
	}
	// Null terminated array
	pwordInFlash[cnt]='\0';
 8000738:	4a04      	ldr	r2, [pc, #16]	@ (800074c <Read_from_Flash+0x4c>)
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	4413      	add	r3, r2
 800073e:	2200      	movs	r2, #0
 8000740:	701a      	strb	r2, [r3, #0]

	return pwordInFlash;
 8000742:	4b02      	ldr	r3, [pc, #8]	@ (800074c <Read_from_Flash+0x4c>)
}
 8000744:	4618      	mov	r0, r3
 8000746:	3714      	adds	r7, #20
 8000748:	46bd      	mov	sp, r7
 800074a:	bd90      	pop	{r4, r7, pc}
 800074c:	2000019c 	.word	0x2000019c

08000750 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000754:	f001 fc1e 	bl	8001f94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000758:	f000 f896 	bl	8000888 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800075c:	f000 f9d0 	bl	8000b00 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000760:	f000 f9a4 	bl	8000aac <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000764:	f000 f8fe 	bl	8000964 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000768:	f000 f92a 	bl	80009c0 <MX_TIM3_Init>

  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800076c:	2108      	movs	r1, #8
 800076e:	482a      	ldr	r0, [pc, #168]	@ (8000818 <main+0xc8>)
 8000770:	f003 fdec 	bl	800434c <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000774:	f005 f94a 	bl	8005a0c <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of myMutex */
  myMutexHandle = osMutexNew(&myMutex_attributes);
 8000778:	4828      	ldr	r0, [pc, #160]	@ (800081c <main+0xcc>)
 800077a:	f005 fa3e 	bl	8005bfa <osMutexNew>
 800077e:	4603      	mov	r3, r0
 8000780:	4a27      	ldr	r2, [pc, #156]	@ (8000820 <main+0xd0>)
 8000782:	6013      	str	r3, [r2, #0]

  /* creation of isArmedMutex */
  isArmedMutexHandle = osMutexNew(&isArmedMutex_attributes);
 8000784:	4827      	ldr	r0, [pc, #156]	@ (8000824 <main+0xd4>)
 8000786:	f005 fa38 	bl	8005bfa <osMutexNew>
 800078a:	4603      	mov	r3, r0
 800078c:	4a26      	ldr	r2, [pc, #152]	@ (8000828 <main+0xd8>)
 800078e:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (6, sizeof(uint16_t), &myQueue01_attributes);
 8000790:	4a26      	ldr	r2, [pc, #152]	@ (800082c <main+0xdc>)
 8000792:	2102      	movs	r1, #2
 8000794:	2006      	movs	r0, #6
 8000796:	f005 fb3e 	bl	8005e16 <osMessageQueueNew>
 800079a:	4603      	mov	r3, r0
 800079c:	4a24      	ldr	r2, [pc, #144]	@ (8000830 <main+0xe0>)
 800079e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of KeyPadIptTask */
  KeyPadIptTaskHandle = osThreadNew(StartKeyPadIptTask, NULL, &KeyPadIptTask_attributes);
 80007a0:	4a24      	ldr	r2, [pc, #144]	@ (8000834 <main+0xe4>)
 80007a2:	2100      	movs	r1, #0
 80007a4:	4824      	ldr	r0, [pc, #144]	@ (8000838 <main+0xe8>)
 80007a6:	f005 f97b 	bl	8005aa0 <osThreadNew>
 80007aa:	4603      	mov	r3, r0
 80007ac:	4a23      	ldr	r2, [pc, #140]	@ (800083c <main+0xec>)
 80007ae:	6013      	str	r3, [r2, #0]

  /* creation of LCDLine2Task */
  LCDLine2TaskHandle = osThreadNew(StartLCDLine2Task, NULL, &LCDLine2Task_attributes);
 80007b0:	4a23      	ldr	r2, [pc, #140]	@ (8000840 <main+0xf0>)
 80007b2:	2100      	movs	r1, #0
 80007b4:	4823      	ldr	r0, [pc, #140]	@ (8000844 <main+0xf4>)
 80007b6:	f005 f973 	bl	8005aa0 <osThreadNew>
 80007ba:	4603      	mov	r3, r0
 80007bc:	4a22      	ldr	r2, [pc, #136]	@ (8000848 <main+0xf8>)
 80007be:	6013      	str	r3, [r2, #0]

  /* creation of Red_LEDTask */
  Red_LEDTaskHandle = osThreadNew(StartRED_LEDTask, NULL, &Red_LEDTask_attributes);
 80007c0:	4a22      	ldr	r2, [pc, #136]	@ (800084c <main+0xfc>)
 80007c2:	2100      	movs	r1, #0
 80007c4:	4822      	ldr	r0, [pc, #136]	@ (8000850 <main+0x100>)
 80007c6:	f005 f96b 	bl	8005aa0 <osThreadNew>
 80007ca:	4603      	mov	r3, r0
 80007cc:	4a21      	ldr	r2, [pc, #132]	@ (8000854 <main+0x104>)
 80007ce:	6013      	str	r3, [r2, #0]

  /* creation of Green_LEDTask */
  Green_LEDTaskHandle = osThreadNew(StartGreen_LEDTask, NULL, &Green_LEDTask_attributes);
 80007d0:	4a21      	ldr	r2, [pc, #132]	@ (8000858 <main+0x108>)
 80007d2:	2100      	movs	r1, #0
 80007d4:	4821      	ldr	r0, [pc, #132]	@ (800085c <main+0x10c>)
 80007d6:	f005 f963 	bl	8005aa0 <osThreadNew>
 80007da:	4603      	mov	r3, r0
 80007dc:	4a20      	ldr	r2, [pc, #128]	@ (8000860 <main+0x110>)
 80007de:	6013      	str	r3, [r2, #0]

  /* creation of LCDLine1Task */
  LCDLine1TaskHandle = osThreadNew(StartLCDLine1Task, NULL, &LCDLine1Task_attributes);
 80007e0:	4a20      	ldr	r2, [pc, #128]	@ (8000864 <main+0x114>)
 80007e2:	2100      	movs	r1, #0
 80007e4:	4820      	ldr	r0, [pc, #128]	@ (8000868 <main+0x118>)
 80007e6:	f005 f95b 	bl	8005aa0 <osThreadNew>
 80007ea:	4603      	mov	r3, r0
 80007ec:	4a1f      	ldr	r2, [pc, #124]	@ (800086c <main+0x11c>)
 80007ee:	6013      	str	r3, [r2, #0]

  /* creation of resetPwordTask */
  resetPwordTaskHandle = osThreadNew(StartResetPwordTask, NULL, &resetPwordTask_attributes);
 80007f0:	4a1f      	ldr	r2, [pc, #124]	@ (8000870 <main+0x120>)
 80007f2:	2100      	movs	r1, #0
 80007f4:	481f      	ldr	r0, [pc, #124]	@ (8000874 <main+0x124>)
 80007f6:	f005 f953 	bl	8005aa0 <osThreadNew>
 80007fa:	4603      	mov	r3, r0
 80007fc:	4a1e      	ldr	r2, [pc, #120]	@ (8000878 <main+0x128>)
 80007fe:	6013      	str	r3, [r2, #0]

  /* creation of PIRsensorTask */
  PIRsensorTaskHandle = osThreadNew(StartPIRsensorTask, NULL, &PIRsensorTask_attributes);
 8000800:	4a1e      	ldr	r2, [pc, #120]	@ (800087c <main+0x12c>)
 8000802:	2100      	movs	r1, #0
 8000804:	481e      	ldr	r0, [pc, #120]	@ (8000880 <main+0x130>)
 8000806:	f005 f94b 	bl	8005aa0 <osThreadNew>
 800080a:	4603      	mov	r3, r0
 800080c:	4a1d      	ldr	r2, [pc, #116]	@ (8000884 <main+0x134>)
 800080e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000810:	f005 f920 	bl	8005a54 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000814:	bf00      	nop
 8000816:	e7fd      	b.n	8000814 <main+0xc4>
 8000818:	200000e0 	.word	0x200000e0
 800081c:	0800a014 	.word	0x0800a014
 8000820:	20000190 	.word	0x20000190
 8000824:	0800a024 	.word	0x0800a024
 8000828:	20000194 	.word	0x20000194
 800082c:	08009ffc 	.word	0x08009ffc
 8000830:	2000018c 	.word	0x2000018c
 8000834:	08009f00 	.word	0x08009f00
 8000838:	08000fb5 	.word	0x08000fb5
 800083c:	20000170 	.word	0x20000170
 8000840:	08009f24 	.word	0x08009f24
 8000844:	08001125 	.word	0x08001125
 8000848:	20000174 	.word	0x20000174
 800084c:	08009f48 	.word	0x08009f48
 8000850:	08001431 	.word	0x08001431
 8000854:	20000178 	.word	0x20000178
 8000858:	08009f6c 	.word	0x08009f6c
 800085c:	0800147d 	.word	0x0800147d
 8000860:	2000017c 	.word	0x2000017c
 8000864:	08009f90 	.word	0x08009f90
 8000868:	080014d1 	.word	0x080014d1
 800086c:	20000180 	.word	0x20000180
 8000870:	08009fb4 	.word	0x08009fb4
 8000874:	08001589 	.word	0x08001589
 8000878:	20000184 	.word	0x20000184
 800087c:	08009fd8 	.word	0x08009fd8
 8000880:	080015ed 	.word	0x080015ed
 8000884:	20000188 	.word	0x20000188

08000888 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b094      	sub	sp, #80	@ 0x50
 800088c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800088e:	f107 031c 	add.w	r3, r7, #28
 8000892:	2234      	movs	r2, #52	@ 0x34
 8000894:	2100      	movs	r1, #0
 8000896:	4618      	mov	r0, r3
 8000898:	f008 fd40 	bl	800931c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800089c:	f107 0308 	add.w	r3, r7, #8
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ac:	2300      	movs	r3, #0
 80008ae:	607b      	str	r3, [r7, #4]
 80008b0:	4b2a      	ldr	r3, [pc, #168]	@ (800095c <SystemClock_Config+0xd4>)
 80008b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008b4:	4a29      	ldr	r2, [pc, #164]	@ (800095c <SystemClock_Config+0xd4>)
 80008b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80008bc:	4b27      	ldr	r3, [pc, #156]	@ (800095c <SystemClock_Config+0xd4>)
 80008be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008c4:	607b      	str	r3, [r7, #4]
 80008c6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008c8:	2300      	movs	r3, #0
 80008ca:	603b      	str	r3, [r7, #0]
 80008cc:	4b24      	ldr	r3, [pc, #144]	@ (8000960 <SystemClock_Config+0xd8>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008d4:	4a22      	ldr	r2, [pc, #136]	@ (8000960 <SystemClock_Config+0xd8>)
 80008d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008da:	6013      	str	r3, [r2, #0]
 80008dc:	4b20      	ldr	r3, [pc, #128]	@ (8000960 <SystemClock_Config+0xd8>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008e4:	603b      	str	r3, [r7, #0]
 80008e6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008e8:	2302      	movs	r3, #2
 80008ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008ec:	2301      	movs	r3, #1
 80008ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008f0:	2310      	movs	r3, #16
 80008f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008f4:	2302      	movs	r3, #2
 80008f6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008f8:	2300      	movs	r3, #0
 80008fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80008fc:	2310      	movs	r3, #16
 80008fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000900:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000904:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000906:	2304      	movs	r3, #4
 8000908:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800090a:	2302      	movs	r3, #2
 800090c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800090e:	2302      	movs	r3, #2
 8000910:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000912:	f107 031c 	add.w	r3, r7, #28
 8000916:	4618      	mov	r0, r3
 8000918:	f003 f960 	bl	8003bdc <HAL_RCC_OscConfig>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000922:	f000 fef5 	bl	8001710 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000926:	230f      	movs	r3, #15
 8000928:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800092a:	2302      	movs	r3, #2
 800092c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800092e:	2300      	movs	r3, #0
 8000930:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000932:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000936:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000938:	2300      	movs	r3, #0
 800093a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800093c:	f107 0308 	add.w	r3, r7, #8
 8000940:	2102      	movs	r1, #2
 8000942:	4618      	mov	r0, r3
 8000944:	f002 fdce 	bl	80034e4 <HAL_RCC_ClockConfig>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800094e:	f000 fedf 	bl	8001710 <Error_Handler>
  }
}
 8000952:	bf00      	nop
 8000954:	3750      	adds	r7, #80	@ 0x50
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40023800 	.word	0x40023800
 8000960:	40007000 	.word	0x40007000

08000964 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000968:	4b12      	ldr	r3, [pc, #72]	@ (80009b4 <MX_I2C1_Init+0x50>)
 800096a:	4a13      	ldr	r2, [pc, #76]	@ (80009b8 <MX_I2C1_Init+0x54>)
 800096c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800096e:	4b11      	ldr	r3, [pc, #68]	@ (80009b4 <MX_I2C1_Init+0x50>)
 8000970:	4a12      	ldr	r2, [pc, #72]	@ (80009bc <MX_I2C1_Init+0x58>)
 8000972:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000974:	4b0f      	ldr	r3, [pc, #60]	@ (80009b4 <MX_I2C1_Init+0x50>)
 8000976:	2200      	movs	r2, #0
 8000978:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800097a:	4b0e      	ldr	r3, [pc, #56]	@ (80009b4 <MX_I2C1_Init+0x50>)
 800097c:	2200      	movs	r2, #0
 800097e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000980:	4b0c      	ldr	r3, [pc, #48]	@ (80009b4 <MX_I2C1_Init+0x50>)
 8000982:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000986:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000988:	4b0a      	ldr	r3, [pc, #40]	@ (80009b4 <MX_I2C1_Init+0x50>)
 800098a:	2200      	movs	r2, #0
 800098c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800098e:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <MX_I2C1_Init+0x50>)
 8000990:	2200      	movs	r2, #0
 8000992:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000994:	4b07      	ldr	r3, [pc, #28]	@ (80009b4 <MX_I2C1_Init+0x50>)
 8000996:	2200      	movs	r2, #0
 8000998:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800099a:	4b06      	ldr	r3, [pc, #24]	@ (80009b4 <MX_I2C1_Init+0x50>)
 800099c:	2200      	movs	r2, #0
 800099e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009a0:	4804      	ldr	r0, [pc, #16]	@ (80009b4 <MX_I2C1_Init+0x50>)
 80009a2:	f002 f901 	bl	8002ba8 <HAL_I2C_Init>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80009ac:	f000 feb0 	bl	8001710 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	2000008c 	.word	0x2000008c
 80009b8:	40005400 	.word	0x40005400
 80009bc:	000186a0 	.word	0x000186a0

080009c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b08e      	sub	sp, #56	@ 0x38
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009ca:	2200      	movs	r2, #0
 80009cc:	601a      	str	r2, [r3, #0]
 80009ce:	605a      	str	r2, [r3, #4]
 80009d0:	609a      	str	r2, [r3, #8]
 80009d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009d4:	f107 0320 	add.w	r3, r7, #32
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
 80009dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009de:	1d3b      	adds	r3, r7, #4
 80009e0:	2200      	movs	r2, #0
 80009e2:	601a      	str	r2, [r3, #0]
 80009e4:	605a      	str	r2, [r3, #4]
 80009e6:	609a      	str	r2, [r3, #8]
 80009e8:	60da      	str	r2, [r3, #12]
 80009ea:	611a      	str	r2, [r3, #16]
 80009ec:	615a      	str	r2, [r3, #20]
 80009ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80009f0:	4b2c      	ldr	r3, [pc, #176]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 80009f2:	4a2d      	ldr	r2, [pc, #180]	@ (8000aa8 <MX_TIM3_Init+0xe8>)
 80009f4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80009f6:	4b2b      	ldr	r3, [pc, #172]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 80009f8:	2253      	movs	r2, #83	@ 0x53
 80009fa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009fc:	4b29      	ldr	r3, [pc, #164]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8000a02:	4b28      	ldr	r3, [pc, #160]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 8000a04:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a08:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a0a:	4b26      	ldr	r3, [pc, #152]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a10:	4b24      	ldr	r3, [pc, #144]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a16:	4823      	ldr	r0, [pc, #140]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 8000a18:	f003 fb7e 	bl	8004118 <HAL_TIM_Base_Init>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000a22:	f000 fe75 	bl	8001710 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a2c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a30:	4619      	mov	r1, r3
 8000a32:	481c      	ldr	r0, [pc, #112]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 8000a34:	f003 ff04 	bl	8004840 <HAL_TIM_ConfigClockSource>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000a3e:	f000 fe67 	bl	8001710 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a42:	4818      	ldr	r0, [pc, #96]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 8000a44:	f003 fc28 	bl	8004298 <HAL_TIM_PWM_Init>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000a4e:	f000 fe5f 	bl	8001710 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a52:	2300      	movs	r3, #0
 8000a54:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a56:	2300      	movs	r3, #0
 8000a58:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a5a:	f107 0320 	add.w	r3, r7, #32
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4810      	ldr	r0, [pc, #64]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 8000a62:	f004 faf3 	bl	800504c <HAL_TIMEx_MasterConfigSynchronization>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000a6c:	f000 fe50 	bl	8001710 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a70:	2360      	movs	r3, #96	@ 0x60
 8000a72:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a74:	2300      	movs	r3, #0
 8000a76:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a80:	1d3b      	adds	r3, r7, #4
 8000a82:	2208      	movs	r2, #8
 8000a84:	4619      	mov	r1, r3
 8000a86:	4807      	ldr	r0, [pc, #28]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 8000a88:	f003 fe18 	bl	80046bc <HAL_TIM_PWM_ConfigChannel>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000a92:	f000 fe3d 	bl	8001710 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a96:	4803      	ldr	r0, [pc, #12]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 8000a98:	f000 fed6 	bl	8001848 <HAL_TIM_MspPostInit>

}
 8000a9c:	bf00      	nop
 8000a9e:	3738      	adds	r7, #56	@ 0x38
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	200000e0 	.word	0x200000e0
 8000aa8:	40000400 	.word	0x40000400

08000aac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ab0:	4b11      	ldr	r3, [pc, #68]	@ (8000af8 <MX_USART2_UART_Init+0x4c>)
 8000ab2:	4a12      	ldr	r2, [pc, #72]	@ (8000afc <MX_USART2_UART_Init+0x50>)
 8000ab4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ab6:	4b10      	ldr	r3, [pc, #64]	@ (8000af8 <MX_USART2_UART_Init+0x4c>)
 8000ab8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000abc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000abe:	4b0e      	ldr	r3, [pc, #56]	@ (8000af8 <MX_USART2_UART_Init+0x4c>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8000af8 <MX_USART2_UART_Init+0x4c>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000aca:	4b0b      	ldr	r3, [pc, #44]	@ (8000af8 <MX_USART2_UART_Init+0x4c>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ad0:	4b09      	ldr	r3, [pc, #36]	@ (8000af8 <MX_USART2_UART_Init+0x4c>)
 8000ad2:	220c      	movs	r2, #12
 8000ad4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ad6:	4b08      	ldr	r3, [pc, #32]	@ (8000af8 <MX_USART2_UART_Init+0x4c>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000adc:	4b06      	ldr	r3, [pc, #24]	@ (8000af8 <MX_USART2_UART_Init+0x4c>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ae2:	4805      	ldr	r0, [pc, #20]	@ (8000af8 <MX_USART2_UART_Init+0x4c>)
 8000ae4:	f004 fb42 	bl	800516c <HAL_UART_Init>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000aee:	f000 fe0f 	bl	8001710 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000af2:	bf00      	nop
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	20000128 	.word	0x20000128
 8000afc:	40004400 	.word	0x40004400

08000b00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b08a      	sub	sp, #40	@ 0x28
 8000b04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b06:	f107 0314 	add.w	r3, r7, #20
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
 8000b0e:	605a      	str	r2, [r3, #4]
 8000b10:	609a      	str	r2, [r3, #8]
 8000b12:	60da      	str	r2, [r3, #12]
 8000b14:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b16:	2300      	movs	r3, #0
 8000b18:	613b      	str	r3, [r7, #16]
 8000b1a:	4b55      	ldr	r3, [pc, #340]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1e:	4a54      	ldr	r2, [pc, #336]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b20:	f043 0304 	orr.w	r3, r3, #4
 8000b24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b26:	4b52      	ldr	r3, [pc, #328]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2a:	f003 0304 	and.w	r3, r3, #4
 8000b2e:	613b      	str	r3, [r7, #16]
 8000b30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b32:	2300      	movs	r3, #0
 8000b34:	60fb      	str	r3, [r7, #12]
 8000b36:	4b4e      	ldr	r3, [pc, #312]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3a:	4a4d      	ldr	r2, [pc, #308]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b42:	4b4b      	ldr	r3, [pc, #300]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b4a:	60fb      	str	r3, [r7, #12]
 8000b4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	60bb      	str	r3, [r7, #8]
 8000b52:	4b47      	ldr	r3, [pc, #284]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b56:	4a46      	ldr	r2, [pc, #280]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b58:	f043 0301 	orr.w	r3, r3, #1
 8000b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b5e:	4b44      	ldr	r3, [pc, #272]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b62:	f003 0301 	and.w	r3, r3, #1
 8000b66:	60bb      	str	r3, [r7, #8]
 8000b68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	607b      	str	r3, [r7, #4]
 8000b6e:	4b40      	ldr	r3, [pc, #256]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b72:	4a3f      	ldr	r2, [pc, #252]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b74:	f043 0302 	orr.w	r3, r3, #2
 8000b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b7a:	4b3d      	ldr	r3, [pc, #244]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7e:	f003 0302 	and.w	r3, r3, #2
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_LED_Pin|GREEN_LED_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000b86:	2200      	movs	r2, #0
 8000b88:	2131      	movs	r1, #49	@ 0x31
 8000b8a:	483a      	ldr	r0, [pc, #232]	@ (8000c74 <MX_GPIO_Init+0x174>)
 8000b8c:	f001 ffda 	bl	8002b44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, C1_OPT_Pin|C2_OPT_Pin|C3_OPT_Pin, GPIO_PIN_RESET);
 8000b90:	2200      	movs	r2, #0
 8000b92:	f44f 6186 	mov.w	r1, #1072	@ 0x430
 8000b96:	4838      	ldr	r0, [pc, #224]	@ (8000c78 <MX_GPIO_Init+0x178>)
 8000b98:	f001 ffd4 	bl	8002b44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_PUSH_BTN_Pin */
  GPIO_InitStruct.Pin = BLUE_PUSH_BTN_Pin;
 8000b9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ba0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ba2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ba6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUE_PUSH_BTN_GPIO_Port, &GPIO_InitStruct);
 8000bac:	f107 0314 	add.w	r3, r7, #20
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4832      	ldr	r0, [pc, #200]	@ (8000c7c <MX_GPIO_Init+0x17c>)
 8000bb4:	f001 fe1a 	bl	80027ec <HAL_GPIO_Init>

  /*Configure GPIO pins : RED_LED_Pin GREEN_LED_Pin LD2_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin|GREEN_LED_Pin|LD2_Pin;
 8000bb8:	2331      	movs	r3, #49	@ 0x31
 8000bba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc8:	f107 0314 	add.w	r3, r7, #20
 8000bcc:	4619      	mov	r1, r3
 8000bce:	4829      	ldr	r0, [pc, #164]	@ (8000c74 <MX_GPIO_Init+0x174>)
 8000bd0:	f001 fe0c 	bl	80027ec <HAL_GPIO_Init>

  /*Configure GPIO pins : C1_OPT_Pin C2_OPT_Pin C3_OPT_Pin */
  GPIO_InitStruct.Pin = C1_OPT_Pin|C2_OPT_Pin|C3_OPT_Pin;
 8000bd4:	f44f 6386 	mov.w	r3, #1072	@ 0x430
 8000bd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be2:	2300      	movs	r3, #0
 8000be4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be6:	f107 0314 	add.w	r3, r7, #20
 8000bea:	4619      	mov	r1, r3
 8000bec:	4822      	ldr	r0, [pc, #136]	@ (8000c78 <MX_GPIO_Init+0x178>)
 8000bee:	f001 fdfd 	bl	80027ec <HAL_GPIO_Init>

  /*Configure GPIO pin : R2_IPT_Pin */
  GPIO_InitStruct.Pin = R2_IPT_Pin;
 8000bf2:	2380      	movs	r3, #128	@ 0x80
 8000bf4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(R2_IPT_GPIO_Port, &GPIO_InitStruct);
 8000bfe:	f107 0314 	add.w	r3, r7, #20
 8000c02:	4619      	mov	r1, r3
 8000c04:	481d      	ldr	r0, [pc, #116]	@ (8000c7c <MX_GPIO_Init+0x17c>)
 8000c06:	f001 fdf1 	bl	80027ec <HAL_GPIO_Init>

  /*Configure GPIO pins : R4_IPT_Pin R3_IPT_Pin */
  GPIO_InitStruct.Pin = R4_IPT_Pin|R3_IPT_Pin;
 8000c0a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c10:	2300      	movs	r3, #0
 8000c12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c14:	2301      	movs	r3, #1
 8000c16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c18:	f107 0314 	add.w	r3, r7, #20
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	4815      	ldr	r0, [pc, #84]	@ (8000c74 <MX_GPIO_Init+0x174>)
 8000c20:	f001 fde4 	bl	80027ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PIR_Sensor_Pin */
  GPIO_InitStruct.Pin = PIR_Sensor_Pin;
 8000c24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PIR_Sensor_GPIO_Port, &GPIO_InitStruct);
 8000c32:	f107 0314 	add.w	r3, r7, #20
 8000c36:	4619      	mov	r1, r3
 8000c38:	480e      	ldr	r0, [pc, #56]	@ (8000c74 <MX_GPIO_Init+0x174>)
 8000c3a:	f001 fdd7 	bl	80027ec <HAL_GPIO_Init>

  /*Configure GPIO pin : R1_IPT_Pin */
  GPIO_InitStruct.Pin = R1_IPT_Pin;
 8000c3e:	2340      	movs	r3, #64	@ 0x40
 8000c40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c42:	2300      	movs	r3, #0
 8000c44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c46:	2301      	movs	r3, #1
 8000c48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(R1_IPT_GPIO_Port, &GPIO_InitStruct);
 8000c4a:	f107 0314 	add.w	r3, r7, #20
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4809      	ldr	r0, [pc, #36]	@ (8000c78 <MX_GPIO_Init+0x178>)
 8000c52:	f001 fdcb 	bl	80027ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000c56:	2200      	movs	r2, #0
 8000c58:	2105      	movs	r1, #5
 8000c5a:	2028      	movs	r0, #40	@ 0x28
 8000c5c:	f001 fab8 	bl	80021d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c60:	2028      	movs	r0, #40	@ 0x28
 8000c62:	f001 fad1 	bl	8002208 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c66:	bf00      	nop
 8000c68:	3728      	adds	r7, #40	@ 0x28
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	40023800 	.word	0x40023800
 8000c74:	40020000 	.word	0x40020000
 8000c78:	40020400 	.word	0x40020400
 8000c7c:	40020800 	.word	0x40020800

08000c80 <keyPressHandler>:
/* USER CODE BEGIN 4 */
uint8_t pword[6];
uint8_t is_armed=0;
// Function that handles keypad presses
// Returns array of keys pressed forming password
char* keyPressHandler(uint32_t ulNotificationValue,int cnt){
 8000c80:	b480      	push	{r7}
 8000c82:	b085      	sub	sp, #20
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
 8000c88:	6039      	str	r1, [r7, #0]

	char temp[5];
//	sprintf(temp,"%d\r\n",cnt);
//	HAL_UART_Transmit(&huart2, temp, strlen(temp), osWaitForever);

	if(ulNotificationValue==ENTER_KEY || ulNotificationValue==0xFE || ulNotificationValue==0x11){
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2bff      	cmp	r3, #255	@ 0xff
 8000c8e:	d005      	beq.n	8000c9c <keyPressHandler+0x1c>
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2bfe      	cmp	r3, #254	@ 0xfe
 8000c94:	d002      	beq.n	8000c9c <keyPressHandler+0x1c>
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2b11      	cmp	r3, #17
 8000c9a:	d106      	bne.n	8000caa <keyPressHandler+0x2a>

		pword[cnt]='\0';
 8000c9c:	4a33      	ldr	r2, [pc, #204]	@ (8000d6c <keyPressHandler+0xec>)
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	701a      	strb	r2, [r3, #0]
		return pword;
 8000ca6:	4b31      	ldr	r3, [pc, #196]	@ (8000d6c <keyPressHandler+0xec>)
 8000ca8:	e059      	b.n	8000d5e <keyPressHandler+0xde>
	}
	else{
		if(ulNotificationValue==0x00){
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d105      	bne.n	8000cbc <keyPressHandler+0x3c>
//			HAL_UART_Transmit(&huart2, "0\r\n", strlen("0\r\n"), osWaitForever);
			pword[cnt]='0';
 8000cb0:	4a2e      	ldr	r2, [pc, #184]	@ (8000d6c <keyPressHandler+0xec>)
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	2230      	movs	r2, #48	@ 0x30
 8000cb8:	701a      	strb	r2, [r3, #0]
 8000cba:	e04f      	b.n	8000d5c <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x01){
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	d105      	bne.n	8000cce <keyPressHandler+0x4e>
//			HAL_UART_Transmit(&huart2, "1\r\n", strlen("0\r\n"), osWaitForever);
			pword[cnt]='1';
 8000cc2:	4a2a      	ldr	r2, [pc, #168]	@ (8000d6c <keyPressHandler+0xec>)
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	4413      	add	r3, r2
 8000cc8:	2231      	movs	r2, #49	@ 0x31
 8000cca:	701a      	strb	r2, [r3, #0]
 8000ccc:	e046      	b.n	8000d5c <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x02){
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2b02      	cmp	r3, #2
 8000cd2:	d105      	bne.n	8000ce0 <keyPressHandler+0x60>
//			HAL_UART_Transmit(&huart2, "2\r\n", strlen("0\r\n"), osWaitForever);
			pword[cnt]='2';
 8000cd4:	4a25      	ldr	r2, [pc, #148]	@ (8000d6c <keyPressHandler+0xec>)
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	4413      	add	r3, r2
 8000cda:	2232      	movs	r2, #50	@ 0x32
 8000cdc:	701a      	strb	r2, [r3, #0]
 8000cde:	e03d      	b.n	8000d5c <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x03){
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2b03      	cmp	r3, #3
 8000ce4:	d105      	bne.n	8000cf2 <keyPressHandler+0x72>
//			HAL_UART_Transmit(&huart2, "3\r\n", strlen("0\r\n"), osWaitForever);
			pword[cnt]='3';
 8000ce6:	4a21      	ldr	r2, [pc, #132]	@ (8000d6c <keyPressHandler+0xec>)
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	4413      	add	r3, r2
 8000cec:	2233      	movs	r2, #51	@ 0x33
 8000cee:	701a      	strb	r2, [r3, #0]
 8000cf0:	e034      	b.n	8000d5c <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x04){
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2b04      	cmp	r3, #4
 8000cf6:	d105      	bne.n	8000d04 <keyPressHandler+0x84>
//			HAL_UART_Transmit(&huart2, "4\r\n", strlen("0\r\n"), osWaitForever);
			pword[cnt]='4';
 8000cf8:	4a1c      	ldr	r2, [pc, #112]	@ (8000d6c <keyPressHandler+0xec>)
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	4413      	add	r3, r2
 8000cfe:	2234      	movs	r2, #52	@ 0x34
 8000d00:	701a      	strb	r2, [r3, #0]
 8000d02:	e02b      	b.n	8000d5c <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x05){
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	2b05      	cmp	r3, #5
 8000d08:	d105      	bne.n	8000d16 <keyPressHandler+0x96>
//			HAL_UART_Transmit(&huart2, "5\r\n", strlen("0\r\n"), osWaitForever);
			pword[cnt]='5';
 8000d0a:	4a18      	ldr	r2, [pc, #96]	@ (8000d6c <keyPressHandler+0xec>)
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	4413      	add	r3, r2
 8000d10:	2235      	movs	r2, #53	@ 0x35
 8000d12:	701a      	strb	r2, [r3, #0]
 8000d14:	e022      	b.n	8000d5c <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x06){
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	2b06      	cmp	r3, #6
 8000d1a:	d105      	bne.n	8000d28 <keyPressHandler+0xa8>
//			HAL_UART_Transmit(&huart2, "6\r\n", strlen("0\r\n"), osWaitForever);
			pword[cnt]='6';
 8000d1c:	4a13      	ldr	r2, [pc, #76]	@ (8000d6c <keyPressHandler+0xec>)
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	4413      	add	r3, r2
 8000d22:	2236      	movs	r2, #54	@ 0x36
 8000d24:	701a      	strb	r2, [r3, #0]
 8000d26:	e019      	b.n	8000d5c <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x07){
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2b07      	cmp	r3, #7
 8000d2c:	d105      	bne.n	8000d3a <keyPressHandler+0xba>
//			HAL_UART_Transmit(&huart2, "7\r\n", strlen("0\r\n"), osWaitForever);
			pword[cnt]='7';
 8000d2e:	4a0f      	ldr	r2, [pc, #60]	@ (8000d6c <keyPressHandler+0xec>)
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	4413      	add	r3, r2
 8000d34:	2237      	movs	r2, #55	@ 0x37
 8000d36:	701a      	strb	r2, [r3, #0]
 8000d38:	e010      	b.n	8000d5c <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x08){
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2b08      	cmp	r3, #8
 8000d3e:	d105      	bne.n	8000d4c <keyPressHandler+0xcc>
//			HAL_UART_Transmit(&huart2, "8\r\n", strlen("0\r\n"), osWaitForever);
			pword[cnt]='8';
 8000d40:	4a0a      	ldr	r2, [pc, #40]	@ (8000d6c <keyPressHandler+0xec>)
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	4413      	add	r3, r2
 8000d46:	2238      	movs	r2, #56	@ 0x38
 8000d48:	701a      	strb	r2, [r3, #0]
 8000d4a:	e007      	b.n	8000d5c <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x09){
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	2b09      	cmp	r3, #9
 8000d50:	d104      	bne.n	8000d5c <keyPressHandler+0xdc>
//			HAL_UART_Transmit(&huart2, "9\r\n", strlen("0\r\n"), osWaitForever);
			pword[cnt]='9';
 8000d52:	4a06      	ldr	r2, [pc, #24]	@ (8000d6c <keyPressHandler+0xec>)
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	4413      	add	r3, r2
 8000d58:	2239      	movs	r2, #57	@ 0x39
 8000d5a:	701a      	strb	r2, [r3, #0]
		}


		return pword;
 8000d5c:	4b03      	ldr	r3, [pc, #12]	@ (8000d6c <keyPressHandler+0xec>)
	}
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3714      	adds	r7, #20
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	200001a4 	.word	0x200001a4

08000d70 <readKeypadChar>:

// read keypad function that returns pressed key value (in hex)
uint8_t readKeypadChar(){
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
	uint8_t val;

	//Infinite loop so that it continuously prompts user to enter
	//value and only breaks when keypad is pressed
	while(1){
		HAL_GPIO_WritePin(C1_OPT_GPIO_Port, C1_OPT_Pin, 0);
 8000d76:	2200      	movs	r2, #0
 8000d78:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d7c:	488a      	ldr	r0, [pc, #552]	@ (8000fa8 <readKeypadChar+0x238>)
 8000d7e:	f001 fee1 	bl	8002b44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_OPT_GPIO_Port, C2_OPT_Pin, 1);
 8000d82:	2201      	movs	r2, #1
 8000d84:	2110      	movs	r1, #16
 8000d86:	4888      	ldr	r0, [pc, #544]	@ (8000fa8 <readKeypadChar+0x238>)
 8000d88:	f001 fedc 	bl	8002b44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_OPT_GPIO_Port, C3_OPT_Pin, 1);
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	2120      	movs	r1, #32
 8000d90:	4885      	ldr	r0, [pc, #532]	@ (8000fa8 <readKeypadChar+0x238>)
 8000d92:	f001 fed7 	bl	8002b44 <HAL_GPIO_WritePin>

		if(!HAL_GPIO_ReadPin(R1_IPT_GPIO_Port, R1_IPT_Pin)){
 8000d96:	2140      	movs	r1, #64	@ 0x40
 8000d98:	4883      	ldr	r0, [pc, #524]	@ (8000fa8 <readKeypadChar+0x238>)
 8000d9a:	f001 febb 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d10a      	bne.n	8000dba <readKeypadChar+0x4a>
			while(!HAL_GPIO_ReadPin(R1_IPT_GPIO_Port, R1_IPT_Pin));
 8000da4:	bf00      	nop
 8000da6:	2140      	movs	r1, #64	@ 0x40
 8000da8:	487f      	ldr	r0, [pc, #508]	@ (8000fa8 <readKeypadChar+0x238>)
 8000daa:	f001 feb3 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d0f8      	beq.n	8000da6 <readKeypadChar+0x36>
			val=0x01;
 8000db4:	2301      	movs	r3, #1
 8000db6:	71fb      	strb	r3, [r7, #7]
			break;
 8000db8:	e0f1      	b.n	8000f9e <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R2_IPT_GPIO_Port, R2_IPT_Pin)){
 8000dba:	2180      	movs	r1, #128	@ 0x80
 8000dbc:	487b      	ldr	r0, [pc, #492]	@ (8000fac <readKeypadChar+0x23c>)
 8000dbe:	f001 fea9 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d10a      	bne.n	8000dde <readKeypadChar+0x6e>
			while(!HAL_GPIO_ReadPin(R2_IPT_GPIO_Port, R2_IPT_Pin));
 8000dc8:	bf00      	nop
 8000dca:	2180      	movs	r1, #128	@ 0x80
 8000dcc:	4877      	ldr	r0, [pc, #476]	@ (8000fac <readKeypadChar+0x23c>)
 8000dce:	f001 fea1 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d0f8      	beq.n	8000dca <readKeypadChar+0x5a>
			val=0x04;
 8000dd8:	2304      	movs	r3, #4
 8000dda:	71fb      	strb	r3, [r7, #7]
			break;
 8000ddc:	e0df      	b.n	8000f9e <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R3_IPT_GPIO_Port, R3_IPT_Pin)){
 8000dde:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000de2:	4873      	ldr	r0, [pc, #460]	@ (8000fb0 <readKeypadChar+0x240>)
 8000de4:	f001 fe96 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d10b      	bne.n	8000e06 <readKeypadChar+0x96>
			while(!HAL_GPIO_ReadPin(R3_IPT_GPIO_Port, R3_IPT_Pin));
 8000dee:	bf00      	nop
 8000df0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000df4:	486e      	ldr	r0, [pc, #440]	@ (8000fb0 <readKeypadChar+0x240>)
 8000df6:	f001 fe8d 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d0f7      	beq.n	8000df0 <readKeypadChar+0x80>
			val=0x07;
 8000e00:	2307      	movs	r3, #7
 8000e02:	71fb      	strb	r3, [r7, #7]
			break;
 8000e04:	e0cb      	b.n	8000f9e <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R4_IPT_GPIO_Port, R4_IPT_Pin)){
 8000e06:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e0a:	4869      	ldr	r0, [pc, #420]	@ (8000fb0 <readKeypadChar+0x240>)
 8000e0c:	f001 fe82 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d10b      	bne.n	8000e2e <readKeypadChar+0xbe>
			while(!HAL_GPIO_ReadPin(R4_IPT_GPIO_Port, R4_IPT_Pin));
 8000e16:	bf00      	nop
 8000e18:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e1c:	4864      	ldr	r0, [pc, #400]	@ (8000fb0 <readKeypadChar+0x240>)
 8000e1e:	f001 fe79 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d0f7      	beq.n	8000e18 <readKeypadChar+0xa8>
			val=ENTER_KEY;
 8000e28:	23ff      	movs	r3, #255	@ 0xff
 8000e2a:	71fb      	strb	r3, [r7, #7]
			break;
 8000e2c:	e0b7      	b.n	8000f9e <readKeypadChar+0x22e>
		}

		HAL_GPIO_WritePin(C1_OPT_GPIO_Port, C1_OPT_Pin, 1);
 8000e2e:	2201      	movs	r2, #1
 8000e30:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e34:	485c      	ldr	r0, [pc, #368]	@ (8000fa8 <readKeypadChar+0x238>)
 8000e36:	f001 fe85 	bl	8002b44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_OPT_GPIO_Port, C2_OPT_Pin, 0);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	2110      	movs	r1, #16
 8000e3e:	485a      	ldr	r0, [pc, #360]	@ (8000fa8 <readKeypadChar+0x238>)
 8000e40:	f001 fe80 	bl	8002b44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_OPT_GPIO_Port, C3_OPT_Pin, 1);
 8000e44:	2201      	movs	r2, #1
 8000e46:	2120      	movs	r1, #32
 8000e48:	4857      	ldr	r0, [pc, #348]	@ (8000fa8 <readKeypadChar+0x238>)
 8000e4a:	f001 fe7b 	bl	8002b44 <HAL_GPIO_WritePin>

		if(!HAL_GPIO_ReadPin(R1_IPT_GPIO_Port, R1_IPT_Pin)){
 8000e4e:	2140      	movs	r1, #64	@ 0x40
 8000e50:	4855      	ldr	r0, [pc, #340]	@ (8000fa8 <readKeypadChar+0x238>)
 8000e52:	f001 fe5f 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d10a      	bne.n	8000e72 <readKeypadChar+0x102>
			while(!HAL_GPIO_ReadPin(R1_IPT_GPIO_Port, R1_IPT_Pin));
 8000e5c:	bf00      	nop
 8000e5e:	2140      	movs	r1, #64	@ 0x40
 8000e60:	4851      	ldr	r0, [pc, #324]	@ (8000fa8 <readKeypadChar+0x238>)
 8000e62:	f001 fe57 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d0f8      	beq.n	8000e5e <readKeypadChar+0xee>
			val=0x02;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	71fb      	strb	r3, [r7, #7]
			break;
 8000e70:	e095      	b.n	8000f9e <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R2_IPT_GPIO_Port, R2_IPT_Pin)){
 8000e72:	2180      	movs	r1, #128	@ 0x80
 8000e74:	484d      	ldr	r0, [pc, #308]	@ (8000fac <readKeypadChar+0x23c>)
 8000e76:	f001 fe4d 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d10a      	bne.n	8000e96 <readKeypadChar+0x126>
			while(!HAL_GPIO_ReadPin(R2_IPT_GPIO_Port, R2_IPT_Pin));
 8000e80:	bf00      	nop
 8000e82:	2180      	movs	r1, #128	@ 0x80
 8000e84:	4849      	ldr	r0, [pc, #292]	@ (8000fac <readKeypadChar+0x23c>)
 8000e86:	f001 fe45 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d0f8      	beq.n	8000e82 <readKeypadChar+0x112>
			val=0x05;
 8000e90:	2305      	movs	r3, #5
 8000e92:	71fb      	strb	r3, [r7, #7]
			break;
 8000e94:	e083      	b.n	8000f9e <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R3_IPT_GPIO_Port, R3_IPT_Pin)){
 8000e96:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e9a:	4845      	ldr	r0, [pc, #276]	@ (8000fb0 <readKeypadChar+0x240>)
 8000e9c:	f001 fe3a 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d10b      	bne.n	8000ebe <readKeypadChar+0x14e>
			while(!HAL_GPIO_ReadPin(R3_IPT_GPIO_Port, R3_IPT_Pin));
 8000ea6:	bf00      	nop
 8000ea8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000eac:	4840      	ldr	r0, [pc, #256]	@ (8000fb0 <readKeypadChar+0x240>)
 8000eae:	f001 fe31 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d0f7      	beq.n	8000ea8 <readKeypadChar+0x138>
			val=0x08;
 8000eb8:	2308      	movs	r3, #8
 8000eba:	71fb      	strb	r3, [r7, #7]
			break;
 8000ebc:	e06f      	b.n	8000f9e <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R4_IPT_GPIO_Port, R4_IPT_Pin)){
 8000ebe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ec2:	483b      	ldr	r0, [pc, #236]	@ (8000fb0 <readKeypadChar+0x240>)
 8000ec4:	f001 fe26 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d10b      	bne.n	8000ee6 <readKeypadChar+0x176>
			while(!HAL_GPIO_ReadPin(R4_IPT_GPIO_Port, R4_IPT_Pin));
 8000ece:	bf00      	nop
 8000ed0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ed4:	4836      	ldr	r0, [pc, #216]	@ (8000fb0 <readKeypadChar+0x240>)
 8000ed6:	f001 fe1d 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d0f7      	beq.n	8000ed0 <readKeypadChar+0x160>
			val=0x00;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	71fb      	strb	r3, [r7, #7]
			break;
 8000ee4:	e05b      	b.n	8000f9e <readKeypadChar+0x22e>
		}

		HAL_GPIO_WritePin(C1_OPT_GPIO_Port, C1_OPT_Pin, 1);
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000eec:	482e      	ldr	r0, [pc, #184]	@ (8000fa8 <readKeypadChar+0x238>)
 8000eee:	f001 fe29 	bl	8002b44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_OPT_GPIO_Port, C2_OPT_Pin, 1);
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	2110      	movs	r1, #16
 8000ef6:	482c      	ldr	r0, [pc, #176]	@ (8000fa8 <readKeypadChar+0x238>)
 8000ef8:	f001 fe24 	bl	8002b44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_OPT_GPIO_Port, C3_OPT_Pin, 0);
 8000efc:	2200      	movs	r2, #0
 8000efe:	2120      	movs	r1, #32
 8000f00:	4829      	ldr	r0, [pc, #164]	@ (8000fa8 <readKeypadChar+0x238>)
 8000f02:	f001 fe1f 	bl	8002b44 <HAL_GPIO_WritePin>

		if(!HAL_GPIO_ReadPin(R1_IPT_GPIO_Port, R1_IPT_Pin)){
 8000f06:	2140      	movs	r1, #64	@ 0x40
 8000f08:	4827      	ldr	r0, [pc, #156]	@ (8000fa8 <readKeypadChar+0x238>)
 8000f0a:	f001 fe03 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d10a      	bne.n	8000f2a <readKeypadChar+0x1ba>
			while(!HAL_GPIO_ReadPin(R1_IPT_GPIO_Port, R1_IPT_Pin));
 8000f14:	bf00      	nop
 8000f16:	2140      	movs	r1, #64	@ 0x40
 8000f18:	4823      	ldr	r0, [pc, #140]	@ (8000fa8 <readKeypadChar+0x238>)
 8000f1a:	f001 fdfb 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d0f8      	beq.n	8000f16 <readKeypadChar+0x1a6>
			val=0x03;
 8000f24:	2303      	movs	r3, #3
 8000f26:	71fb      	strb	r3, [r7, #7]
			break;
 8000f28:	e039      	b.n	8000f9e <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R2_IPT_GPIO_Port, R2_IPT_Pin)){
 8000f2a:	2180      	movs	r1, #128	@ 0x80
 8000f2c:	481f      	ldr	r0, [pc, #124]	@ (8000fac <readKeypadChar+0x23c>)
 8000f2e:	f001 fdf1 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d10a      	bne.n	8000f4e <readKeypadChar+0x1de>
			while(!HAL_GPIO_ReadPin(R2_IPT_GPIO_Port, R2_IPT_Pin));
 8000f38:	bf00      	nop
 8000f3a:	2180      	movs	r1, #128	@ 0x80
 8000f3c:	481b      	ldr	r0, [pc, #108]	@ (8000fac <readKeypadChar+0x23c>)
 8000f3e:	f001 fde9 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d0f8      	beq.n	8000f3a <readKeypadChar+0x1ca>
			val=0x06;
 8000f48:	2306      	movs	r3, #6
 8000f4a:	71fb      	strb	r3, [r7, #7]
			break;
 8000f4c:	e027      	b.n	8000f9e <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R3_IPT_GPIO_Port, R3_IPT_Pin)){
 8000f4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f52:	4817      	ldr	r0, [pc, #92]	@ (8000fb0 <readKeypadChar+0x240>)
 8000f54:	f001 fdde 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d10b      	bne.n	8000f76 <readKeypadChar+0x206>
			while(!HAL_GPIO_ReadPin(R3_IPT_GPIO_Port, R3_IPT_Pin));
 8000f5e:	bf00      	nop
 8000f60:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f64:	4812      	ldr	r0, [pc, #72]	@ (8000fb0 <readKeypadChar+0x240>)
 8000f66:	f001 fdd5 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d0f7      	beq.n	8000f60 <readKeypadChar+0x1f0>
			val=0x09;
 8000f70:	2309      	movs	r3, #9
 8000f72:	71fb      	strb	r3, [r7, #7]
			break;
 8000f74:	e013      	b.n	8000f9e <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R4_IPT_GPIO_Port, R4_IPT_Pin)){
 8000f76:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f7a:	480d      	ldr	r0, [pc, #52]	@ (8000fb0 <readKeypadChar+0x240>)
 8000f7c:	f001 fdca 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	f47f aef7 	bne.w	8000d76 <readKeypadChar+0x6>
			while(!HAL_GPIO_ReadPin(R4_IPT_GPIO_Port, R4_IPT_Pin));
 8000f88:	bf00      	nop
 8000f8a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f8e:	4808      	ldr	r0, [pc, #32]	@ (8000fb0 <readKeypadChar+0x240>)
 8000f90:	f001 fdc0 	bl	8002b14 <HAL_GPIO_ReadPin>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d0f7      	beq.n	8000f8a <readKeypadChar+0x21a>
			val=0x11;
 8000f9a:	2311      	movs	r3, #17
 8000f9c:	71fb      	strb	r3, [r7, #7]
			break;
		}
	}
	return val;
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40020400 	.word	0x40020400
 8000fac:	40020800 	.word	0x40020800
 8000fb0:	40020000 	.word	0x40020000

08000fb4 <StartKeyPadIptTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartKeyPadIptTask */
void StartKeyPadIptTask(void *argument)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	HD44780_Init(2);
 8000fbc:	2002      	movs	r0, #2
 8000fbe:	f000 fde1 	bl	8001b84 <HD44780_Init>
	HD44780_Clear();
 8000fc2:	f000 fe63 	bl	8001c8c <HD44780_Clear>
	HD44780_Backlight();
 8000fc6:	f000 feff 	bl	8001dc8 <HD44780_Backlight>

	//System starts in DISARMED mode
	uint8_t val;
//	int sendflag=1;
	xTaskNotify(Green_LEDTaskHandle,DISARMED,eSetValueWithOverwrite);
 8000fca:	4b14      	ldr	r3, [pc, #80]	@ (800101c <StartKeyPadIptTask+0x68>)
 8000fcc:	6818      	ldr	r0, [r3, #0]
 8000fce:	2300      	movs	r3, #0
 8000fd0:	2203      	movs	r2, #3
 8000fd2:	2101      	movs	r1, #1
 8000fd4:	f006 ffe6 	bl	8007fa4 <xTaskGenericNotify>
/* Infinite loop */
	for(;;)
	{
	  //blocking function until keypad press
	  val=readKeypadChar();
 8000fd8:	f7ff feca 	bl	8000d70 <readKeypadChar>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	75fb      	strb	r3, [r7, #23]

	  uint8_t arr[10];
	  sprintf(arr,"%d\r\n",val);
 8000fe0:	7dfa      	ldrb	r2, [r7, #23]
 8000fe2:	f107 030c 	add.w	r3, r7, #12
 8000fe6:	490e      	ldr	r1, [pc, #56]	@ (8001020 <StartKeyPadIptTask+0x6c>)
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f008 f975 	bl	80092d8 <siprintf>
	  HAL_UART_Transmit(&huart2, arr, strlen(arr), osWaitForever);
 8000fee:	f107 030c 	add.w	r3, r7, #12
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff f916 	bl	8000224 <strlen>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	b29a      	uxth	r2, r3
 8000ffc:	f107 010c 	add.w	r1, r7, #12
 8001000:	f04f 33ff 	mov.w	r3, #4294967295
 8001004:	4807      	ldr	r0, [pc, #28]	@ (8001024 <StartKeyPadIptTask+0x70>)
 8001006:	f004 f901 	bl	800520c <HAL_UART_Transmit>
	  xTaskNotify(LCDLine2TaskHandle,val,eSetValueWithOverwrite);
 800100a:	4b07      	ldr	r3, [pc, #28]	@ (8001028 <StartKeyPadIptTask+0x74>)
 800100c:	6818      	ldr	r0, [r3, #0]
 800100e:	7df9      	ldrb	r1, [r7, #23]
 8001010:	2300      	movs	r3, #0
 8001012:	2203      	movs	r2, #3
 8001014:	f006 ffc6 	bl	8007fa4 <xTaskGenericNotify>
	{
 8001018:	bf00      	nop
 800101a:	e7dd      	b.n	8000fd8 <StartKeyPadIptTask+0x24>
 800101c:	2000017c 	.word	0x2000017c
 8001020:	08009d8c 	.word	0x08009d8c
 8001024:	20000128 	.word	0x20000128
 8001028:	20000174 	.word	0x20000174

0800102c <Write_To_LCD>:
}

/* USER CODE BEGIN Header_StartLCDLine2Task */

// Function writes * symbols on screen every keypad press
void Write_To_LCD(int cnt){
 800102c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001030:	b085      	sub	sp, #20
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
 8001036:	466b      	mov	r3, sp
 8001038:	461e      	mov	r6, r3
	//Write respective amount of * characters on screen
	char screenContent[cnt];
 800103a:	6879      	ldr	r1, [r7, #4]
 800103c:	1e4b      	subs	r3, r1, #1
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	460a      	mov	r2, r1
 8001042:	2300      	movs	r3, #0
 8001044:	4690      	mov	r8, r2
 8001046:	4699      	mov	r9, r3
 8001048:	f04f 0200 	mov.w	r2, #0
 800104c:	f04f 0300 	mov.w	r3, #0
 8001050:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001054:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001058:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800105c:	460a      	mov	r2, r1
 800105e:	2300      	movs	r3, #0
 8001060:	4614      	mov	r4, r2
 8001062:	461d      	mov	r5, r3
 8001064:	f04f 0200 	mov.w	r2, #0
 8001068:	f04f 0300 	mov.w	r3, #0
 800106c:	00eb      	lsls	r3, r5, #3
 800106e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001072:	00e2      	lsls	r2, r4, #3
 8001074:	460b      	mov	r3, r1
 8001076:	3307      	adds	r3, #7
 8001078:	08db      	lsrs	r3, r3, #3
 800107a:	00db      	lsls	r3, r3, #3
 800107c:	ebad 0d03 	sub.w	sp, sp, r3
 8001080:	466b      	mov	r3, sp
 8001082:	3300      	adds	r3, #0
 8001084:	60bb      	str	r3, [r7, #8]
	memset(screenContent,'*',cnt);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	461a      	mov	r2, r3
 800108a:	212a      	movs	r1, #42	@ 0x2a
 800108c:	68b8      	ldr	r0, [r7, #8]
 800108e:	f008 f945 	bl	800931c <memset>
	screenContent[cnt]='\0';
 8001092:	68ba      	ldr	r2, [r7, #8]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4413      	add	r3, r2
 8001098:	2200      	movs	r2, #0
 800109a:	701a      	strb	r2, [r3, #0]

	// use mutex to synchronize use of shared ressource (LCD screen)
	osMutexAcquire(myMutexHandle, osWaitForever);
 800109c:	4b0c      	ldr	r3, [pc, #48]	@ (80010d0 <Write_To_LCD+0xa4>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f04f 31ff 	mov.w	r1, #4294967295
 80010a4:	4618      	mov	r0, r3
 80010a6:	f004 fe2e 	bl	8005d06 <osMutexAcquire>
	HD44780_SetCursor(0,1);
 80010aa:	2101      	movs	r1, #1
 80010ac:	2000      	movs	r0, #0
 80010ae:	f000 fe03 	bl	8001cb8 <HD44780_SetCursor>
	HD44780_PrintStr(screenContent);
 80010b2:	68b8      	ldr	r0, [r7, #8]
 80010b4:	f000 fe72 	bl	8001d9c <HD44780_PrintStr>
	osMutexRelease(myMutexHandle);
 80010b8:	4b05      	ldr	r3, [pc, #20]	@ (80010d0 <Write_To_LCD+0xa4>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4618      	mov	r0, r3
 80010be:	f004 fe6d 	bl	8005d9c <osMutexRelease>
 80010c2:	46b5      	mov	sp, r6
}
 80010c4:	bf00      	nop
 80010c6:	3714      	adds	r7, #20
 80010c8:	46bd      	mov	sp, r7
 80010ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80010ce:	bf00      	nop
 80010d0:	20000190 	.word	0x20000190

080010d4 <Clear_LCD_Line2Screen>:

// Clear Line 2 of LCD Screen
void Clear_LCD_Line2Screen(){
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0

	// use mutex to synchronize use of shared ressource (LCD screen)
	osMutexAcquire(myMutexHandle, osWaitForever);
 80010da:	4b10      	ldr	r3, [pc, #64]	@ (800111c <Clear_LCD_Line2Screen+0x48>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f04f 31ff 	mov.w	r1, #4294967295
 80010e2:	4618      	mov	r0, r3
 80010e4:	f004 fe0f 	bl	8005d06 <osMutexAcquire>
	//Erase line 2 of LCD Screen with spaces.
	HD44780_SetCursor(0,1);
 80010e8:	2101      	movs	r1, #1
 80010ea:	2000      	movs	r0, #0
 80010ec:	f000 fde4 	bl	8001cb8 <HD44780_SetCursor>
	for(int i=0;i<16;i++){
 80010f0:	2300      	movs	r3, #0
 80010f2:	607b      	str	r3, [r7, #4]
 80010f4:	e005      	b.n	8001102 <Clear_LCD_Line2Screen+0x2e>
		HD44780_PrintStr(" ");
 80010f6:	480a      	ldr	r0, [pc, #40]	@ (8001120 <Clear_LCD_Line2Screen+0x4c>)
 80010f8:	f000 fe50 	bl	8001d9c <HD44780_PrintStr>
	for(int i=0;i<16;i++){
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	3301      	adds	r3, #1
 8001100:	607b      	str	r3, [r7, #4]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2b0f      	cmp	r3, #15
 8001106:	ddf6      	ble.n	80010f6 <Clear_LCD_Line2Screen+0x22>
	}
	osMutexRelease(myMutexHandle);
 8001108:	4b04      	ldr	r3, [pc, #16]	@ (800111c <Clear_LCD_Line2Screen+0x48>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4618      	mov	r0, r3
 800110e:	f004 fe45 	bl	8005d9c <osMutexRelease>
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000190 	.word	0x20000190
 8001120:	08009d94 	.word	0x08009d94

08001124 <StartLCDLine2Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLCDLine2Task */
void StartLCDLine2Task(void *argument)
{
 8001124:	b590      	push	{r4, r7, lr}
 8001126:	b0a3      	sub	sp, #140	@ 0x8c
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLCDLine2Task */
	uint32_t ulNotificationValue;
	int cnt=0;
 800112c:	2300      	movs	r3, #0
 800112e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	int resetPasswordReadyFlag=1,newPasswordFlag=0;
 8001132:	2301      	movs	r3, #1
 8001134:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001138:	2300      	movs	r3, #0
 800113a:	67fb      	str	r3, [r7, #124]	@ 0x7c
	char pword[MAX_PASSWORD_LENGTH];

	uint8_t temp_is_armed;
	HAL_UART_Transmit(&huart2, "\r\n", 2, osWaitForever);
 800113c:	f04f 33ff 	mov.w	r3, #4294967295
 8001140:	2202      	movs	r2, #2
 8001142:	49ad      	ldr	r1, [pc, #692]	@ (80013f8 <StartLCDLine2Task+0x2d4>)
 8001144:	48ad      	ldr	r0, [pc, #692]	@ (80013fc <StartLCDLine2Task+0x2d8>)
 8001146:	f004 f861 	bl	800520c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, Read_from_Flash(START_ADDRESS), strlen(Read_from_Flash(START_ADDRESS)), osWaitForever);
 800114a:	48ad      	ldr	r0, [pc, #692]	@ (8001400 <StartLCDLine2Task+0x2dc>)
 800114c:	f7ff fad8 	bl	8000700 <Read_from_Flash>
 8001150:	4604      	mov	r4, r0
 8001152:	48ab      	ldr	r0, [pc, #684]	@ (8001400 <StartLCDLine2Task+0x2dc>)
 8001154:	f7ff fad4 	bl	8000700 <Read_from_Flash>
 8001158:	4603      	mov	r3, r0
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff f862 	bl	8000224 <strlen>
 8001160:	4603      	mov	r3, r0
 8001162:	b29a      	uxth	r2, r3
 8001164:	f04f 33ff 	mov.w	r3, #4294967295
 8001168:	4621      	mov	r1, r4
 800116a:	48a4      	ldr	r0, [pc, #656]	@ (80013fc <StartLCDLine2Task+0x2d8>)
 800116c:	f004 f84e 	bl	800520c <HAL_UART_Transmit>
	/* Infinite loop */
//	 if(is_armed){
//		 xTaskNotify(PIRsensorTaskHandle,ARMED,eSetValueWithOverwrite);
//	 }

	if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 8001170:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8001174:	f04f 33ff 	mov.w	r3, #4294967295
 8001178:	f04f 31ff 	mov.w	r1, #4294967295
 800117c:	2000      	movs	r0, #0
 800117e:	f006 feb1 	bl	8007ee4 <xTaskNotifyWait>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d0f3      	beq.n	8001170 <StartLCDLine2Task+0x4c>

		//Copy value of keyPressHandler into pword array
		strcpy(pword,keyPressHandler(ulNotificationValue,cnt));
 8001188:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800118a:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff fd76 	bl	8000c80 <keyPressHandler>
 8001194:	4602      	mov	r2, r0
 8001196:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800119a:	4611      	mov	r1, r2
 800119c:	4618      	mov	r0, r3
 800119e:	f008 f94f 	bl	8009440 <strcpy>

		osMutexAcquire(isArmedMutexHandle, osWaitForever);
 80011a2:	4b98      	ldr	r3, [pc, #608]	@ (8001404 <StartLCDLine2Task+0x2e0>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f04f 31ff 	mov.w	r1, #4294967295
 80011aa:	4618      	mov	r0, r3
 80011ac:	f004 fdab 	bl	8005d06 <osMutexAcquire>
		temp_is_armed=is_armed;
 80011b0:	4b95      	ldr	r3, [pc, #596]	@ (8001408 <StartLCDLine2Task+0x2e4>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
		osMutexRelease(isArmedMutexHandle);
 80011b8:	4b92      	ldr	r3, [pc, #584]	@ (8001404 <StartLCDLine2Task+0x2e0>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4618      	mov	r0, r3
 80011be:	f004 fded 	bl	8005d9c <osMutexRelease>
		// User presses # key in the DISARMED state.
		// Alternates between OLD_PASSWORD and DISARMED states.
		if(ulNotificationValue==NEW_PASSWORD && !temp_is_armed){
 80011c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80011c4:	2b11      	cmp	r3, #17
 80011c6:	d132      	bne.n	800122e <StartLCDLine2Task+0x10a>
 80011c8:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d12e      	bne.n	800122e <StartLCDLine2Task+0x10a>
			cnt=0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			Clear_LCD_Line2Screen();
 80011d6:	f7ff ff7d 	bl	80010d4 <Clear_LCD_Line2Screen>
			if(resetPasswordReadyFlag){
 80011da:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d011      	beq.n	8001206 <StartLCDLine2Task+0xe2>
				HAL_UART_Transmit(&huart2, "NEWPASSWORD!!!!\r\n", strlen("NEWPASSWORD!!!!\r\n"), osWaitForever);
 80011e2:	f04f 33ff 	mov.w	r3, #4294967295
 80011e6:	2211      	movs	r2, #17
 80011e8:	4988      	ldr	r1, [pc, #544]	@ (800140c <StartLCDLine2Task+0x2e8>)
 80011ea:	4884      	ldr	r0, [pc, #528]	@ (80013fc <StartLCDLine2Task+0x2d8>)
 80011ec:	f004 f80e 	bl	800520c <HAL_UART_Transmit>
				resetPasswordReadyFlag=0;
 80011f0:	2300      	movs	r3, #0
 80011f2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
				xTaskNotify(resetPwordTaskHandle,OLD_PASSWORD,eSetValueWithOverwrite);
 80011f6:	4b86      	ldr	r3, [pc, #536]	@ (8001410 <StartLCDLine2Task+0x2ec>)
 80011f8:	6818      	ldr	r0, [r3, #0]
 80011fa:	2300      	movs	r3, #0
 80011fc:	2203      	movs	r2, #3
 80011fe:	2110      	movs	r1, #16
 8001200:	f006 fed0 	bl	8007fa4 <xTaskGenericNotify>
			if(resetPasswordReadyFlag){
 8001204:	e0f7      	b.n	80013f6 <StartLCDLine2Task+0x2d2>
			}
			else{
				HAL_UART_Transmit(&huart2, "SECOND ELSE \r\n", strlen("SECOND ELSE \r\n"), osWaitForever);
 8001206:	f04f 33ff 	mov.w	r3, #4294967295
 800120a:	220e      	movs	r2, #14
 800120c:	4981      	ldr	r1, [pc, #516]	@ (8001414 <StartLCDLine2Task+0x2f0>)
 800120e:	487b      	ldr	r0, [pc, #492]	@ (80013fc <StartLCDLine2Task+0x2d8>)
 8001210:	f003 fffc 	bl	800520c <HAL_UART_Transmit>
				newPasswordFlag=0;
 8001214:	2300      	movs	r3, #0
 8001216:	67fb      	str	r3, [r7, #124]	@ 0x7c
				resetPasswordReadyFlag=1;
 8001218:	2301      	movs	r3, #1
 800121a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
				xTaskNotify(Green_LEDTaskHandle,DISARMED,eSetValueWithOverwrite);
 800121e:	4b7e      	ldr	r3, [pc, #504]	@ (8001418 <StartLCDLine2Task+0x2f4>)
 8001220:	6818      	ldr	r0, [r3, #0]
 8001222:	2300      	movs	r3, #0
 8001224:	2203      	movs	r2, #3
 8001226:	2101      	movs	r1, #1
 8001228:	f006 febc 	bl	8007fa4 <xTaskGenericNotify>
			if(resetPasswordReadyFlag){
 800122c:	e0e3      	b.n	80013f6 <StartLCDLine2Task+0x2d2>
			}
		}

		// If exceeded MAX_PASSWORD_LENGTH (6) or user presses enter key.
		else if(cnt==(MAX_PASSWORD_LENGTH-1) || ulNotificationValue==ENTER_KEY){
 800122e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001232:	2b05      	cmp	r3, #5
 8001234:	d003      	beq.n	800123e <StartLCDLine2Task+0x11a>
 8001236:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001238:	2bff      	cmp	r3, #255	@ 0xff
 800123a:	f040 80c7 	bne.w	80013cc <StartLCDLine2Task+0x2a8>
				// User presses enter and/or password length is between 4 and 6
				if((ulNotificationValue==ENTER_KEY && cnt>=MIN_PASSWORD_LENGTH) || cnt==(MAX_PASSWORD_LENGTH-1)){
 800123e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001240:	2bff      	cmp	r3, #255	@ 0xff
 8001242:	d103      	bne.n	800124c <StartLCDLine2Task+0x128>
 8001244:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001248:	2b03      	cmp	r3, #3
 800124a:	dc04      	bgt.n	8001256 <StartLCDLine2Task+0x132>
 800124c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001250:	2b05      	cmp	r3, #5
 8001252:	f040 80cf 	bne.w	80013f4 <StartLCDLine2Task+0x2d0>
					cnt=0;
 8001256:	2300      	movs	r3, #0
 8001258:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
					Clear_LCD_Line2Screen();
 800125c:	f7ff ff3a 	bl	80010d4 <Clear_LCD_Line2Screen>

					// After user sets new password, we go back to DISARMED state
					if(newPasswordFlag){
 8001260:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001262:	2b00      	cmp	r3, #0
 8001264:	d019      	beq.n	800129a <StartLCDLine2Task+0x176>
						HAL_UART_Transmit(&huart2, "idk this is newpasswordflag\n\r", strlen("idk this is newpasswordflag\n\r"), osWaitForever);
 8001266:	f04f 33ff 	mov.w	r3, #4294967295
 800126a:	221d      	movs	r2, #29
 800126c:	496b      	ldr	r1, [pc, #428]	@ (800141c <StartLCDLine2Task+0x2f8>)
 800126e:	4863      	ldr	r0, [pc, #396]	@ (80013fc <StartLCDLine2Task+0x2d8>)
 8001270:	f003 ffcc 	bl	800520c <HAL_UART_Transmit>

						Write_to_Flash(START_ADDRESS, pword);
 8001274:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001278:	4619      	mov	r1, r3
 800127a:	4861      	ldr	r0, [pc, #388]	@ (8001400 <StartLCDLine2Task+0x2dc>)
 800127c:	f7ff f9fa 	bl	8000674 <Write_to_Flash>
						xTaskNotify(Green_LEDTaskHandle,DISARMED,eSetValueWithOverwrite);
 8001280:	4b65      	ldr	r3, [pc, #404]	@ (8001418 <StartLCDLine2Task+0x2f4>)
 8001282:	6818      	ldr	r0, [r3, #0]
 8001284:	2300      	movs	r3, #0
 8001286:	2203      	movs	r2, #3
 8001288:	2101      	movs	r1, #1
 800128a:	f006 fe8b 	bl	8007fa4 <xTaskGenericNotify>
						newPasswordFlag=0;
 800128e:	2300      	movs	r3, #0
 8001290:	67fb      	str	r3, [r7, #124]	@ 0x7c
						resetPasswordReadyFlag=1;
 8001292:	2301      	movs	r3, #1
 8001294:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
				if((ulNotificationValue==ENTER_KEY && cnt>=MIN_PASSWORD_LENGTH) || cnt==(MAX_PASSWORD_LENGTH-1)){
 8001298:	e0ac      	b.n	80013f4 <StartLCDLine2Task+0x2d0>
					}
					// If user is setting alarm
					else{
						// If user arms the alarm with the correct password (strcmp verifies correctness)
						if(!temp_is_armed && resetPasswordReadyFlag && !strcmp(pword,Read_from_Flash(START_ADDRESS))){
 800129a:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d13d      	bne.n	800131e <StartLCDLine2Task+0x1fa>
 80012a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d039      	beq.n	800131e <StartLCDLine2Task+0x1fa>
 80012aa:	4855      	ldr	r0, [pc, #340]	@ (8001400 <StartLCDLine2Task+0x2dc>)
 80012ac:	f7ff fa28 	bl	8000700 <Read_from_Flash>
 80012b0:	4602      	mov	r2, r0
 80012b2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80012b6:	4611      	mov	r1, r2
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7fe ffa9 	bl	8000210 <strcmp>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d12c      	bne.n	800131e <StartLCDLine2Task+0x1fa>
							uint8_t temp[100];
							sprintf(temp,"resetPasswordFlag = %d 1st if\n\r",resetPasswordReadyFlag);
 80012c4:	f107 0308 	add.w	r3, r7, #8
 80012c8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80012cc:	4954      	ldr	r1, [pc, #336]	@ (8001420 <StartLCDLine2Task+0x2fc>)
 80012ce:	4618      	mov	r0, r3
 80012d0:	f008 f802 	bl	80092d8 <siprintf>
							HAL_UART_Transmit(&huart2, temp, strlen(temp), osWaitForever);
 80012d4:	f107 0308 	add.w	r3, r7, #8
 80012d8:	4618      	mov	r0, r3
 80012da:	f7fe ffa3 	bl	8000224 <strlen>
 80012de:	4603      	mov	r3, r0
 80012e0:	b29a      	uxth	r2, r3
 80012e2:	f107 0108 	add.w	r1, r7, #8
 80012e6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ea:	4844      	ldr	r0, [pc, #272]	@ (80013fc <StartLCDLine2Task+0x2d8>)
 80012ec:	f003 ff8e 	bl	800520c <HAL_UART_Transmit>

							osMutexAcquire(isArmedMutexHandle, osWaitForever);
 80012f0:	4b44      	ldr	r3, [pc, #272]	@ (8001404 <StartLCDLine2Task+0x2e0>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f04f 31ff 	mov.w	r1, #4294967295
 80012f8:	4618      	mov	r0, r3
 80012fa:	f004 fd04 	bl	8005d06 <osMutexAcquire>
							is_armed=1;
 80012fe:	4b42      	ldr	r3, [pc, #264]	@ (8001408 <StartLCDLine2Task+0x2e4>)
 8001300:	2201      	movs	r2, #1
 8001302:	701a      	strb	r2, [r3, #0]
							osMutexRelease(isArmedMutexHandle);
 8001304:	4b3f      	ldr	r3, [pc, #252]	@ (8001404 <StartLCDLine2Task+0x2e0>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4618      	mov	r0, r3
 800130a:	f004 fd47 	bl	8005d9c <osMutexRelease>
							xTaskNotify(Red_LEDTaskHandle,ARMED,eSetValueWithOverwrite);
 800130e:	4b45      	ldr	r3, [pc, #276]	@ (8001424 <StartLCDLine2Task+0x300>)
 8001310:	6818      	ldr	r0, [r3, #0]
 8001312:	2300      	movs	r3, #0
 8001314:	2203      	movs	r2, #3
 8001316:	2100      	movs	r1, #0
 8001318:	f006 fe44 	bl	8007fa4 <xTaskGenericNotify>
						if(!temp_is_armed && resetPasswordReadyFlag && !strcmp(pword,Read_from_Flash(START_ADDRESS))){
 800131c:	e055      	b.n	80013ca <StartLCDLine2Task+0x2a6>

						}
						else if(temp_is_armed && resetPasswordReadyFlag && !strcmp(pword,Read_from_Flash(START_ADDRESS))){
 800131e:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8001322:	2b00      	cmp	r3, #0
 8001324:	d02e      	beq.n	8001384 <StartLCDLine2Task+0x260>
 8001326:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800132a:	2b00      	cmp	r3, #0
 800132c:	d02a      	beq.n	8001384 <StartLCDLine2Task+0x260>
 800132e:	4834      	ldr	r0, [pc, #208]	@ (8001400 <StartLCDLine2Task+0x2dc>)
 8001330:	f7ff f9e6 	bl	8000700 <Read_from_Flash>
 8001334:	4602      	mov	r2, r0
 8001336:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800133a:	4611      	mov	r1, r2
 800133c:	4618      	mov	r0, r3
 800133e:	f7fe ff67 	bl	8000210 <strcmp>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d11d      	bne.n	8001384 <StartLCDLine2Task+0x260>
							HAL_UART_Transmit(&huart2, "NOWAYBRUGHHH\n\r", strlen("NOWAYBRUGHHH\n\r"), osWaitForever);
 8001348:	f04f 33ff 	mov.w	r3, #4294967295
 800134c:	220e      	movs	r2, #14
 800134e:	4936      	ldr	r1, [pc, #216]	@ (8001428 <StartLCDLine2Task+0x304>)
 8001350:	482a      	ldr	r0, [pc, #168]	@ (80013fc <StartLCDLine2Task+0x2d8>)
 8001352:	f003 ff5b 	bl	800520c <HAL_UART_Transmit>

							osMutexAcquire(isArmedMutexHandle, osWaitForever);
 8001356:	4b2b      	ldr	r3, [pc, #172]	@ (8001404 <StartLCDLine2Task+0x2e0>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f04f 31ff 	mov.w	r1, #4294967295
 800135e:	4618      	mov	r0, r3
 8001360:	f004 fcd1 	bl	8005d06 <osMutexAcquire>
							is_armed=0;
 8001364:	4b28      	ldr	r3, [pc, #160]	@ (8001408 <StartLCDLine2Task+0x2e4>)
 8001366:	2200      	movs	r2, #0
 8001368:	701a      	strb	r2, [r3, #0]
							osMutexRelease(isArmedMutexHandle);
 800136a:	4b26      	ldr	r3, [pc, #152]	@ (8001404 <StartLCDLine2Task+0x2e0>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4618      	mov	r0, r3
 8001370:	f004 fd14 	bl	8005d9c <osMutexRelease>
							xTaskNotify(Green_LEDTaskHandle,DISARMED,eSetValueWithOverwrite);
 8001374:	4b28      	ldr	r3, [pc, #160]	@ (8001418 <StartLCDLine2Task+0x2f4>)
 8001376:	6818      	ldr	r0, [r3, #0]
 8001378:	2300      	movs	r3, #0
 800137a:	2203      	movs	r2, #3
 800137c:	2101      	movs	r1, #1
 800137e:	f006 fe11 	bl	8007fa4 <xTaskGenericNotify>
 8001382:	e022      	b.n	80013ca <StartLCDLine2Task+0x2a6>
						}
						// If user wants to change password.
						// Correct system password must be entered (strcmp verifies correctness)
						else if(!resetPasswordReadyFlag && !strcmp(pword,Read_from_Flash(START_ADDRESS))){
 8001384:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001388:	2b00      	cmp	r3, #0
 800138a:	d133      	bne.n	80013f4 <StartLCDLine2Task+0x2d0>
 800138c:	481c      	ldr	r0, [pc, #112]	@ (8001400 <StartLCDLine2Task+0x2dc>)
 800138e:	f7ff f9b7 	bl	8000700 <Read_from_Flash>
 8001392:	4602      	mov	r2, r0
 8001394:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001398:	4611      	mov	r1, r2
 800139a:	4618      	mov	r0, r3
 800139c:	f7fe ff38 	bl	8000210 <strcmp>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d126      	bne.n	80013f4 <StartLCDLine2Task+0x2d0>
							uint8_t temp[100];
							sprintf(temp,"resetPasswordFlag = %d 3rd elseif\n\r",resetPasswordReadyFlag);
 80013a6:	f107 0308 	add.w	r3, r7, #8
 80013aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80013ae:	491f      	ldr	r1, [pc, #124]	@ (800142c <StartLCDLine2Task+0x308>)
 80013b0:	4618      	mov	r0, r3
 80013b2:	f007 ff91 	bl	80092d8 <siprintf>

							xTaskNotify(resetPwordTaskHandle,NEW_PASSWORD,eSetValueWithOverwrite);
 80013b6:	4b16      	ldr	r3, [pc, #88]	@ (8001410 <StartLCDLine2Task+0x2ec>)
 80013b8:	6818      	ldr	r0, [r3, #0]
 80013ba:	2300      	movs	r3, #0
 80013bc:	2203      	movs	r2, #3
 80013be:	2111      	movs	r1, #17
 80013c0:	f006 fdf0 	bl	8007fa4 <xTaskGenericNotify>
							newPasswordFlag=1;
 80013c4:	2301      	movs	r3, #1
 80013c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
				if((ulNotificationValue==ENTER_KEY && cnt>=MIN_PASSWORD_LENGTH) || cnt==(MAX_PASSWORD_LENGTH-1)){
 80013c8:	e014      	b.n	80013f4 <StartLCDLine2Task+0x2d0>
 80013ca:	e013      	b.n	80013f4 <StartLCDLine2Task+0x2d0>
						}
					}
				}
			}
			// Generic user input
			else if(!(temp_is_armed && ulNotificationValue==NEW_PASSWORD)){
 80013cc:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d003      	beq.n	80013dc <StartLCDLine2Task+0x2b8>
 80013d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80013d6:	2b11      	cmp	r3, #17
 80013d8:	f43f aeca 	beq.w	8001170 <StartLCDLine2Task+0x4c>
////					is_armed=0;
////					osMutexRelease(isArmedMutexHandle);
//
//					HAL_UART_Transmit(&huart2, "WE will be disarming dawg!\n\r", strlen("WE will be disarming dawg!\n\r"), osWaitForever);
//				}
				Write_To_LCD(cnt+1);
 80013dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80013e0:	3301      	adds	r3, #1
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff fe22 	bl	800102c <Write_To_LCD>
				cnt++;
 80013e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80013ec:	3301      	adds	r3, #1
 80013ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80013f2:	e6bd      	b.n	8001170 <StartLCDLine2Task+0x4c>
				if((ulNotificationValue==ENTER_KEY && cnt>=MIN_PASSWORD_LENGTH) || cnt==(MAX_PASSWORD_LENGTH-1)){
 80013f4:	bf00      	nop
	if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 80013f6:	e6bb      	b.n	8001170 <StartLCDLine2Task+0x4c>
 80013f8:	08009d98 	.word	0x08009d98
 80013fc:	20000128 	.word	0x20000128
 8001400:	08060000 	.word	0x08060000
 8001404:	20000194 	.word	0x20000194
 8001408:	20000198 	.word	0x20000198
 800140c:	08009d9c 	.word	0x08009d9c
 8001410:	20000184 	.word	0x20000184
 8001414:	08009db0 	.word	0x08009db0
 8001418:	2000017c 	.word	0x2000017c
 800141c:	08009dc0 	.word	0x08009dc0
 8001420:	08009de0 	.word	0x08009de0
 8001424:	20000178 	.word	0x20000178
 8001428:	08009e00 	.word	0x08009e00
 800142c:	08009e10 	.word	0x08009e10

08001430 <StartRED_LEDTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRED_LEDTask */
void StartRED_LEDTask(void *argument)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
	uint32_t ulNotificationValue;
  /* Infinite loop */
  for(;;)
  {
	  // Clear set bits on exit, and notifies the LCD to arm the system
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 8001438:	f107 020c 	add.w	r2, r7, #12
 800143c:	f04f 33ff 	mov.w	r3, #4294967295
 8001440:	f04f 31ff 	mov.w	r1, #4294967295
 8001444:	2000      	movs	r0, #0
 8001446:	f006 fd4d 	bl	8007ee4 <xTaskNotifyWait>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d0f3      	beq.n	8001438 <StartRED_LEDTask+0x8>
		  xTaskNotify(LCDLine1TaskHandle,ARMED,eSetValueWithOverwrite);
 8001450:	4b08      	ldr	r3, [pc, #32]	@ (8001474 <StartRED_LEDTask+0x44>)
 8001452:	6818      	ldr	r0, [r3, #0]
 8001454:	2300      	movs	r3, #0
 8001456:	2203      	movs	r2, #3
 8001458:	2100      	movs	r1, #0
 800145a:	f006 fda3 	bl	8007fa4 <xTaskGenericNotify>
		  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, 1);
 800145e:	2201      	movs	r2, #1
 8001460:	2101      	movs	r1, #1
 8001462:	4805      	ldr	r0, [pc, #20]	@ (8001478 <StartRED_LEDTask+0x48>)
 8001464:	f001 fb6e 	bl	8002b44 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, 0);
 8001468:	2200      	movs	r2, #0
 800146a:	2110      	movs	r1, #16
 800146c:	4802      	ldr	r0, [pc, #8]	@ (8001478 <StartRED_LEDTask+0x48>)
 800146e:	f001 fb69 	bl	8002b44 <HAL_GPIO_WritePin>
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 8001472:	e7e1      	b.n	8001438 <StartRED_LEDTask+0x8>
 8001474:	20000180 	.word	0x20000180
 8001478:	40020000 	.word	0x40020000

0800147c <StartGreen_LEDTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGreen_LEDTask */
void StartGreen_LEDTask(void *argument)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
	uint32_t ulNotificationValue;
  /* Infinite loop */
  for(;;)
  {
	  // Clear set bits on exit, and notifies the LCD to disarm the system
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 8001484:	f107 020c 	add.w	r2, r7, #12
 8001488:	f04f 33ff 	mov.w	r3, #4294967295
 800148c:	f04f 31ff 	mov.w	r1, #4294967295
 8001490:	2000      	movs	r0, #0
 8001492:	f006 fd27 	bl	8007ee4 <xTaskNotifyWait>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d0f3      	beq.n	8001484 <StartGreen_LEDTask+0x8>
		// If it is a simple disarm, notify the LCD with disarm message,
		// Otherwise simply turn on Green LED
		if(ulNotificationValue==DISARMED){
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d106      	bne.n	80014b0 <StartGreen_LEDTask+0x34>
			xTaskNotify(LCDLine1TaskHandle,DISARMED,eSetValueWithOverwrite);
 80014a2:	4b09      	ldr	r3, [pc, #36]	@ (80014c8 <StartGreen_LEDTask+0x4c>)
 80014a4:	6818      	ldr	r0, [r3, #0]
 80014a6:	2300      	movs	r3, #0
 80014a8:	2203      	movs	r2, #3
 80014aa:	2101      	movs	r1, #1
 80014ac:	f006 fd7a 	bl	8007fa4 <xTaskGenericNotify>
		}
		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, 0);
 80014b0:	2200      	movs	r2, #0
 80014b2:	2101      	movs	r1, #1
 80014b4:	4805      	ldr	r0, [pc, #20]	@ (80014cc <StartGreen_LEDTask+0x50>)
 80014b6:	f001 fb45 	bl	8002b44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, 1);
 80014ba:	2201      	movs	r2, #1
 80014bc:	2110      	movs	r1, #16
 80014be:	4803      	ldr	r0, [pc, #12]	@ (80014cc <StartGreen_LEDTask+0x50>)
 80014c0:	f001 fb40 	bl	8002b44 <HAL_GPIO_WritePin>
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 80014c4:	e7de      	b.n	8001484 <StartGreen_LEDTask+0x8>
 80014c6:	bf00      	nop
 80014c8:	20000180 	.word	0x20000180
 80014cc:	40020000 	.word	0x40020000

080014d0 <StartLCDLine1Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLCDLine1Task */
void StartLCDLine1Task(void *argument)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
	uint32_t ulNotificationValue;

  /* Infinite loop */
  for(;;)
  {
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 80014d8:	f107 020c 	add.w	r2, r7, #12
 80014dc:	f04f 33ff 	mov.w	r3, #4294967295
 80014e0:	f04f 31ff 	mov.w	r1, #4294967295
 80014e4:	2000      	movs	r0, #0
 80014e6:	f006 fcfd 	bl	8007ee4 <xTaskNotifyWait>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d0f3      	beq.n	80014d8 <StartLCDLine1Task+0x8>

		  // use mutex to synchronize use of shared ressource (LCD screen)
		  osMutexAcquire(myMutexHandle, osWaitForever);
 80014f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001570 <StartLCDLine1Task+0xa0>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f04f 31ff 	mov.w	r1, #4294967295
 80014f8:	4618      	mov	r0, r3
 80014fa:	f004 fc04 	bl	8005d06 <osMutexAcquire>

		  //SYSTEM ARMED
		  if(ulNotificationValue==ARMED){
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d107      	bne.n	8001514 <StartLCDLine1Task+0x44>

			  HD44780_SetCursor(0,0);
 8001504:	2100      	movs	r1, #0
 8001506:	2000      	movs	r0, #0
 8001508:	f000 fbd6 	bl	8001cb8 <HD44780_SetCursor>
			  HD44780_PrintStr("SYSTEM ARMED   ");
 800150c:	4819      	ldr	r0, [pc, #100]	@ (8001574 <StartLCDLine1Task+0xa4>)
 800150e:	f000 fc45 	bl	8001d9c <HD44780_PrintStr>
 8001512:	e027      	b.n	8001564 <StartLCDLine1Task+0x94>
		  }
		  //SYSTEM DISARMED
		  else if(ulNotificationValue==DISARMED){
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	2b01      	cmp	r3, #1
 8001518:	d107      	bne.n	800152a <StartLCDLine1Task+0x5a>

			  HD44780_SetCursor(0,0);
 800151a:	2100      	movs	r1, #0
 800151c:	2000      	movs	r0, #0
 800151e:	f000 fbcb 	bl	8001cb8 <HD44780_SetCursor>
			  HD44780_PrintStr("SYSTEM DISARMED");
 8001522:	4815      	ldr	r0, [pc, #84]	@ (8001578 <StartLCDLine1Task+0xa8>)
 8001524:	f000 fc3a 	bl	8001d9c <HD44780_PrintStr>
 8001528:	e01c      	b.n	8001564 <StartLCDLine1Task+0x94>
		  }
		  //OLD PASSWORD
		  else if(ulNotificationValue==OLD_PASSWORD){
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2b10      	cmp	r3, #16
 800152e:	d107      	bne.n	8001540 <StartLCDLine1Task+0x70>
			  HD44780_SetCursor(0,0);
 8001530:	2100      	movs	r1, #0
 8001532:	2000      	movs	r0, #0
 8001534:	f000 fbc0 	bl	8001cb8 <HD44780_SetCursor>
			  HD44780_PrintStr("OLD PASSWORD:    ");
 8001538:	4810      	ldr	r0, [pc, #64]	@ (800157c <StartLCDLine1Task+0xac>)
 800153a:	f000 fc2f 	bl	8001d9c <HD44780_PrintStr>
 800153e:	e011      	b.n	8001564 <StartLCDLine1Task+0x94>
		  }
		  //NEW PASSWORD
		  else if(ulNotificationValue==NEW_PASSWORD){
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	2b11      	cmp	r3, #17
 8001544:	d107      	bne.n	8001556 <StartLCDLine1Task+0x86>
			  HD44780_SetCursor(0,0);
 8001546:	2100      	movs	r1, #0
 8001548:	2000      	movs	r0, #0
 800154a:	f000 fbb5 	bl	8001cb8 <HD44780_SetCursor>
			  HD44780_PrintStr("NEW PASSWORD:  ");
 800154e:	480c      	ldr	r0, [pc, #48]	@ (8001580 <StartLCDLine1Task+0xb0>)
 8001550:	f000 fc24 	bl	8001d9c <HD44780_PrintStr>
 8001554:	e006      	b.n	8001564 <StartLCDLine1Task+0x94>
		  }
		  else{
			  //CLEAR SCREEN, ERROR...
			  HD44780_SetCursor(0,0);
 8001556:	2100      	movs	r1, #0
 8001558:	2000      	movs	r0, #0
 800155a:	f000 fbad 	bl	8001cb8 <HD44780_SetCursor>
			  HD44780_PrintStr("SYSTEM ERROR... ");
 800155e:	4809      	ldr	r0, [pc, #36]	@ (8001584 <StartLCDLine1Task+0xb4>)
 8001560:	f000 fc1c 	bl	8001d9c <HD44780_PrintStr>
		  }
		  osMutexRelease(myMutexHandle);
 8001564:	4b02      	ldr	r3, [pc, #8]	@ (8001570 <StartLCDLine1Task+0xa0>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4618      	mov	r0, r3
 800156a:	f004 fc17 	bl	8005d9c <osMutexRelease>
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 800156e:	e7b3      	b.n	80014d8 <StartLCDLine1Task+0x8>
 8001570:	20000190 	.word	0x20000190
 8001574:	08009e34 	.word	0x08009e34
 8001578:	08009e44 	.word	0x08009e44
 800157c:	08009e54 	.word	0x08009e54
 8001580:	08009e68 	.word	0x08009e68
 8001584:	08009e78 	.word	0x08009e78

08001588 <StartResetPwordTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartResetPwordTask */
void StartResetPwordTask(void *argument)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartResetPwordTask */
	uint32_t ulNotificationValue;
  /* Infinite loop */
  for(;;)
  {
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 8001590:	f107 020c 	add.w	r2, r7, #12
 8001594:	f04f 33ff 	mov.w	r3, #4294967295
 8001598:	f04f 31ff 	mov.w	r1, #4294967295
 800159c:	2000      	movs	r0, #0
 800159e:	f006 fca1 	bl	8007ee4 <xTaskNotifyWait>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d0f3      	beq.n	8001590 <StartResetPwordTask+0x8>
		// Always notify green LED (with different notification value),
		// as we are in DISARMED state by default
		xTaskNotify(Green_LEDTaskHandle,OLD_PASSWORD,eSetValueWithOverwrite);
 80015a8:	4b0e      	ldr	r3, [pc, #56]	@ (80015e4 <StartResetPwordTask+0x5c>)
 80015aa:	6818      	ldr	r0, [r3, #0]
 80015ac:	2300      	movs	r3, #0
 80015ae:	2203      	movs	r2, #3
 80015b0:	2110      	movs	r1, #16
 80015b2:	f006 fcf7 	bl	8007fa4 <xTaskGenericNotify>

		// If Old password is being entered
		if(ulNotificationValue==OLD_PASSWORD){
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	2b10      	cmp	r3, #16
 80015ba:	d107      	bne.n	80015cc <StartResetPwordTask+0x44>
			xTaskNotify(LCDLine1TaskHandle,OLD_PASSWORD,eSetValueWithOverwrite);
 80015bc:	4b0a      	ldr	r3, [pc, #40]	@ (80015e8 <StartResetPwordTask+0x60>)
 80015be:	6818      	ldr	r0, [r3, #0]
 80015c0:	2300      	movs	r3, #0
 80015c2:	2203      	movs	r2, #3
 80015c4:	2110      	movs	r1, #16
 80015c6:	f006 fced 	bl	8007fa4 <xTaskGenericNotify>
 80015ca:	e7e1      	b.n	8001590 <StartResetPwordTask+0x8>
		}
		// If New password is being entered
		else if(ulNotificationValue==NEW_PASSWORD){
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2b11      	cmp	r3, #17
 80015d0:	d1de      	bne.n	8001590 <StartResetPwordTask+0x8>
			xTaskNotify(LCDLine1TaskHandle,NEW_PASSWORD,eSetValueWithOverwrite);
 80015d2:	4b05      	ldr	r3, [pc, #20]	@ (80015e8 <StartResetPwordTask+0x60>)
 80015d4:	6818      	ldr	r0, [r3, #0]
 80015d6:	2300      	movs	r3, #0
 80015d8:	2203      	movs	r2, #3
 80015da:	2111      	movs	r1, #17
 80015dc:	f006 fce2 	bl	8007fa4 <xTaskGenericNotify>
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 80015e0:	e7d6      	b.n	8001590 <StartResetPwordTask+0x8>
 80015e2:	bf00      	nop
 80015e4:	2000017c 	.word	0x2000017c
 80015e8:	20000180 	.word	0x20000180

080015ec <StartPIRsensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPIRsensorTask */
void StartPIRsensorTask(void *argument)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b09e      	sub	sp, #120	@ 0x78
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPIRsensorTask */
  /* Infinite loop */
	uint32_t pulNotificationValue;
	uint8_t*temp_is_armed;
	uint8_t seconds_cnt=0;
 80015f4:	2300      	movs	r3, #0
 80015f6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

  for(;;)
  {

		osMutexAcquire(isArmedMutexHandle, osWaitForever);
 80015fa:	4b34      	ldr	r3, [pc, #208]	@ (80016cc <StartPIRsensorTask+0xe0>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f04f 31ff 	mov.w	r1, #4294967295
 8001602:	4618      	mov	r0, r3
 8001604:	f004 fb7f 	bl	8005d06 <osMutexAcquire>
		temp_is_armed=is_armed;
 8001608:	4b31      	ldr	r3, [pc, #196]	@ (80016d0 <StartPIRsensorTask+0xe4>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	673b      	str	r3, [r7, #112]	@ 0x70
		osMutexRelease(isArmedMutexHandle);
 800160e:	4b2f      	ldr	r3, [pc, #188]	@ (80016cc <StartPIRsensorTask+0xe0>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4618      	mov	r0, r3
 8001614:	f004 fbc2 	bl	8005d9c <osMutexRelease>
//
//		//semaphore with while loop while(is_armed)
//
//		}
//	  }
		if(temp_is_armed && HAL_GPIO_ReadPin(PIR_Sensor_GPIO_Port, PIR_Sensor_Pin)==GPIO_PIN_SET){
 8001618:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800161a:	2b00      	cmp	r3, #0
 800161c:	d0ed      	beq.n	80015fa <StartPIRsensorTask+0xe>
 800161e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001622:	482c      	ldr	r0, [pc, #176]	@ (80016d4 <StartPIRsensorTask+0xe8>)
 8001624:	f001 fa76 	bl	8002b14 <HAL_GPIO_ReadPin>
 8001628:	4603      	mov	r3, r0
 800162a:	2b01      	cmp	r3, #1
 800162c:	d1e5      	bne.n	80015fa <StartPIRsensorTask+0xe>
			seconds_cnt=0;
 800162e:	2300      	movs	r3, #0
 8001630:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	//			if(HAL_GPIO_ReadPin(PIR_Sensor_GPIO_Port, PIR_Sensor_Pin)==GPIO_PIN_SET){
			while(seconds_cnt<10){
 8001634:	e01e      	b.n	8001674 <StartPIRsensorTask+0x88>
				osDelay(1000);
 8001636:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800163a:	f004 fac3 	bl	8005bc4 <osDelay>
				seconds_cnt++;
 800163e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001642:	3301      	adds	r3, #1
 8001644:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
				uint8_t lol[100];
				sprintf(lol,"This many seconds: %d\r\n",seconds_cnt);
 8001648:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 800164c:	f107 030c 	add.w	r3, r7, #12
 8001650:	4921      	ldr	r1, [pc, #132]	@ (80016d8 <StartPIRsensorTask+0xec>)
 8001652:	4618      	mov	r0, r3
 8001654:	f007 fe40 	bl	80092d8 <siprintf>
				HAL_UART_Transmit(&huart2, lol, strlen(lol), osWaitForever);
 8001658:	f107 030c 	add.w	r3, r7, #12
 800165c:	4618      	mov	r0, r3
 800165e:	f7fe fde1 	bl	8000224 <strlen>
 8001662:	4603      	mov	r3, r0
 8001664:	b29a      	uxth	r2, r3
 8001666:	f107 010c 	add.w	r1, r7, #12
 800166a:	f04f 33ff 	mov.w	r3, #4294967295
 800166e:	481b      	ldr	r0, [pc, #108]	@ (80016dc <StartPIRsensorTask+0xf0>)
 8001670:	f003 fdcc 	bl	800520c <HAL_UART_Transmit>
			while(seconds_cnt<10){
 8001674:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001678:	2b09      	cmp	r3, #9
 800167a:	d9dc      	bls.n	8001636 <StartPIRsensorTask+0x4a>
			}
			HAL_UART_Transmit(&huart2, "we can do pir!!!!!\r\n", strlen("we can do pir!!!!!\r\n"), osWaitForever);
 800167c:	f04f 33ff 	mov.w	r3, #4294967295
 8001680:	2214      	movs	r2, #20
 8001682:	4917      	ldr	r1, [pc, #92]	@ (80016e0 <StartPIRsensorTask+0xf4>)
 8001684:	4815      	ldr	r0, [pc, #84]	@ (80016dc <StartPIRsensorTask+0xf0>)
 8001686:	f003 fdc1 	bl	800520c <HAL_UART_Transmit>
			if(temp_is_armed && HAL_GPIO_ReadPin(PIR_Sensor_GPIO_Port, PIR_Sensor_Pin)==GPIO_PIN_SET){
 800168a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800168c:	2b00      	cmp	r3, #0
 800168e:	d0b4      	beq.n	80015fa <StartPIRsensorTask+0xe>
 8001690:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001694:	480f      	ldr	r0, [pc, #60]	@ (80016d4 <StartPIRsensorTask+0xe8>)
 8001696:	f001 fa3d 	bl	8002b14 <HAL_GPIO_ReadPin>
 800169a:	4603      	mov	r3, r0
 800169c:	2b01      	cmp	r3, #1
 800169e:	d1ac      	bne.n	80015fa <StartPIRsensorTask+0xe>
				HAL_UART_Transmit(&huart2, "ABOUT TO START THE BUZZER\r\n", strlen("ABOUT TO START THE BUZZER\r\n"), osWaitForever);
 80016a0:	f04f 33ff 	mov.w	r3, #4294967295
 80016a4:	221b      	movs	r2, #27
 80016a6:	490f      	ldr	r1, [pc, #60]	@ (80016e4 <StartPIRsensorTask+0xf8>)
 80016a8:	480c      	ldr	r0, [pc, #48]	@ (80016dc <StartPIRsensorTask+0xf0>)
 80016aa:	f003 fdaf 	bl	800520c <HAL_UART_Transmit>

				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,500);
 80016ae:	4b0e      	ldr	r3, [pc, #56]	@ (80016e8 <StartPIRsensorTask+0xfc>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80016b6:	63da      	str	r2, [r3, #60]	@ 0x3c
				osDelay(2000);
 80016b8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80016bc:	f004 fa82 	bl	8005bc4 <osDelay>
				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
 80016c0:	4b09      	ldr	r3, [pc, #36]	@ (80016e8 <StartPIRsensorTask+0xfc>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	2200      	movs	r2, #0
 80016c6:	63da      	str	r2, [r3, #60]	@ 0x3c
		osMutexAcquire(isArmedMutexHandle, osWaitForever);
 80016c8:	e797      	b.n	80015fa <StartPIRsensorTask+0xe>
 80016ca:	bf00      	nop
 80016cc:	20000194 	.word	0x20000194
 80016d0:	20000198 	.word	0x20000198
 80016d4:	40020000 	.word	0x40020000
 80016d8:	08009e8c 	.word	0x08009e8c
 80016dc:	20000128 	.word	0x20000128
 80016e0:	08009ea4 	.word	0x08009ea4
 80016e4:	08009ebc 	.word	0x08009ebc
 80016e8:	200000e0 	.word	0x200000e0

080016ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a04      	ldr	r2, [pc, #16]	@ (800170c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d101      	bne.n	8001702 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80016fe:	f000 fc6b 	bl	8001fd8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001702:	bf00      	nop
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40001000 	.word	0x40001000

08001710 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001714:	b672      	cpsid	i
}
 8001716:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001718:	bf00      	nop
 800171a:	e7fd      	b.n	8001718 <Error_Handler+0x8>

0800171c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	607b      	str	r3, [r7, #4]
 8001726:	4b12      	ldr	r3, [pc, #72]	@ (8001770 <HAL_MspInit+0x54>)
 8001728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172a:	4a11      	ldr	r2, [pc, #68]	@ (8001770 <HAL_MspInit+0x54>)
 800172c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001730:	6453      	str	r3, [r2, #68]	@ 0x44
 8001732:	4b0f      	ldr	r3, [pc, #60]	@ (8001770 <HAL_MspInit+0x54>)
 8001734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001736:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800173a:	607b      	str	r3, [r7, #4]
 800173c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	603b      	str	r3, [r7, #0]
 8001742:	4b0b      	ldr	r3, [pc, #44]	@ (8001770 <HAL_MspInit+0x54>)
 8001744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001746:	4a0a      	ldr	r2, [pc, #40]	@ (8001770 <HAL_MspInit+0x54>)
 8001748:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800174c:	6413      	str	r3, [r2, #64]	@ 0x40
 800174e:	4b08      	ldr	r3, [pc, #32]	@ (8001770 <HAL_MspInit+0x54>)
 8001750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001752:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001756:	603b      	str	r3, [r7, #0]
 8001758:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800175a:	2200      	movs	r2, #0
 800175c:	210f      	movs	r1, #15
 800175e:	f06f 0001 	mvn.w	r0, #1
 8001762:	f000 fd35 	bl	80021d0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001766:	bf00      	nop
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	40023800 	.word	0x40023800

08001774 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b08a      	sub	sp, #40	@ 0x28
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
 8001786:	609a      	str	r2, [r3, #8]
 8001788:	60da      	str	r2, [r3, #12]
 800178a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a19      	ldr	r2, [pc, #100]	@ (80017f8 <HAL_I2C_MspInit+0x84>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d12c      	bne.n	80017f0 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	613b      	str	r3, [r7, #16]
 800179a:	4b18      	ldr	r3, [pc, #96]	@ (80017fc <HAL_I2C_MspInit+0x88>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179e:	4a17      	ldr	r2, [pc, #92]	@ (80017fc <HAL_I2C_MspInit+0x88>)
 80017a0:	f043 0302 	orr.w	r3, r3, #2
 80017a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a6:	4b15      	ldr	r3, [pc, #84]	@ (80017fc <HAL_I2C_MspInit+0x88>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	613b      	str	r3, [r7, #16]
 80017b0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017b2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80017b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017b8:	2312      	movs	r3, #18
 80017ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c0:	2303      	movs	r3, #3
 80017c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017c4:	2304      	movs	r3, #4
 80017c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c8:	f107 0314 	add.w	r3, r7, #20
 80017cc:	4619      	mov	r1, r3
 80017ce:	480c      	ldr	r0, [pc, #48]	@ (8001800 <HAL_I2C_MspInit+0x8c>)
 80017d0:	f001 f80c 	bl	80027ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017d4:	2300      	movs	r3, #0
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	4b08      	ldr	r3, [pc, #32]	@ (80017fc <HAL_I2C_MspInit+0x88>)
 80017da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017dc:	4a07      	ldr	r2, [pc, #28]	@ (80017fc <HAL_I2C_MspInit+0x88>)
 80017de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80017e4:	4b05      	ldr	r3, [pc, #20]	@ (80017fc <HAL_I2C_MspInit+0x88>)
 80017e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80017f0:	bf00      	nop
 80017f2:	3728      	adds	r7, #40	@ 0x28
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	40005400 	.word	0x40005400
 80017fc:	40023800 	.word	0x40023800
 8001800:	40020400 	.word	0x40020400

08001804 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001804:	b480      	push	{r7}
 8001806:	b085      	sub	sp, #20
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a0b      	ldr	r2, [pc, #44]	@ (8001840 <HAL_TIM_Base_MspInit+0x3c>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d10d      	bne.n	8001832 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	60fb      	str	r3, [r7, #12]
 800181a:	4b0a      	ldr	r3, [pc, #40]	@ (8001844 <HAL_TIM_Base_MspInit+0x40>)
 800181c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800181e:	4a09      	ldr	r2, [pc, #36]	@ (8001844 <HAL_TIM_Base_MspInit+0x40>)
 8001820:	f043 0302 	orr.w	r3, r3, #2
 8001824:	6413      	str	r3, [r2, #64]	@ 0x40
 8001826:	4b07      	ldr	r3, [pc, #28]	@ (8001844 <HAL_TIM_Base_MspInit+0x40>)
 8001828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800182a:	f003 0302 	and.w	r3, r3, #2
 800182e:	60fb      	str	r3, [r7, #12]
 8001830:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001832:	bf00      	nop
 8001834:	3714      	adds	r7, #20
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	40000400 	.word	0x40000400
 8001844:	40023800 	.word	0x40023800

08001848 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b088      	sub	sp, #32
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001850:	f107 030c 	add.w	r3, r7, #12
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	605a      	str	r2, [r3, #4]
 800185a:	609a      	str	r2, [r3, #8]
 800185c:	60da      	str	r2, [r3, #12]
 800185e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a12      	ldr	r2, [pc, #72]	@ (80018b0 <HAL_TIM_MspPostInit+0x68>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d11d      	bne.n	80018a6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800186a:	2300      	movs	r3, #0
 800186c:	60bb      	str	r3, [r7, #8]
 800186e:	4b11      	ldr	r3, [pc, #68]	@ (80018b4 <HAL_TIM_MspPostInit+0x6c>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	4a10      	ldr	r2, [pc, #64]	@ (80018b4 <HAL_TIM_MspPostInit+0x6c>)
 8001874:	f043 0302 	orr.w	r3, r3, #2
 8001878:	6313      	str	r3, [r2, #48]	@ 0x30
 800187a:	4b0e      	ldr	r3, [pc, #56]	@ (80018b4 <HAL_TIM_MspPostInit+0x6c>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	60bb      	str	r3, [r7, #8]
 8001884:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = BUZZER_TIM3_CH3_Pin;
 8001886:	2301      	movs	r3, #1
 8001888:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188a:	2302      	movs	r3, #2
 800188c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188e:	2300      	movs	r3, #0
 8001890:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001892:	2300      	movs	r3, #0
 8001894:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001896:	2302      	movs	r3, #2
 8001898:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUZZER_TIM3_CH3_GPIO_Port, &GPIO_InitStruct);
 800189a:	f107 030c 	add.w	r3, r7, #12
 800189e:	4619      	mov	r1, r3
 80018a0:	4805      	ldr	r0, [pc, #20]	@ (80018b8 <HAL_TIM_MspPostInit+0x70>)
 80018a2:	f000 ffa3 	bl	80027ec <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80018a6:	bf00      	nop
 80018a8:	3720      	adds	r7, #32
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40000400 	.word	0x40000400
 80018b4:	40023800 	.word	0x40023800
 80018b8:	40020400 	.word	0x40020400

080018bc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b08a      	sub	sp, #40	@ 0x28
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c4:	f107 0314 	add.w	r3, r7, #20
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	605a      	str	r2, [r3, #4]
 80018ce:	609a      	str	r2, [r3, #8]
 80018d0:	60da      	str	r2, [r3, #12]
 80018d2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a19      	ldr	r2, [pc, #100]	@ (8001940 <HAL_UART_MspInit+0x84>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d12b      	bne.n	8001936 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018de:	2300      	movs	r3, #0
 80018e0:	613b      	str	r3, [r7, #16]
 80018e2:	4b18      	ldr	r3, [pc, #96]	@ (8001944 <HAL_UART_MspInit+0x88>)
 80018e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e6:	4a17      	ldr	r2, [pc, #92]	@ (8001944 <HAL_UART_MspInit+0x88>)
 80018e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ee:	4b15      	ldr	r3, [pc, #84]	@ (8001944 <HAL_UART_MspInit+0x88>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018f6:	613b      	str	r3, [r7, #16]
 80018f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	60fb      	str	r3, [r7, #12]
 80018fe:	4b11      	ldr	r3, [pc, #68]	@ (8001944 <HAL_UART_MspInit+0x88>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001902:	4a10      	ldr	r2, [pc, #64]	@ (8001944 <HAL_UART_MspInit+0x88>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	6313      	str	r3, [r2, #48]	@ 0x30
 800190a:	4b0e      	ldr	r3, [pc, #56]	@ (8001944 <HAL_UART_MspInit+0x88>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	60fb      	str	r3, [r7, #12]
 8001914:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001916:	230c      	movs	r3, #12
 8001918:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191a:	2302      	movs	r3, #2
 800191c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191e:	2300      	movs	r3, #0
 8001920:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001922:	2303      	movs	r3, #3
 8001924:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001926:	2307      	movs	r3, #7
 8001928:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800192a:	f107 0314 	add.w	r3, r7, #20
 800192e:	4619      	mov	r1, r3
 8001930:	4805      	ldr	r0, [pc, #20]	@ (8001948 <HAL_UART_MspInit+0x8c>)
 8001932:	f000 ff5b 	bl	80027ec <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001936:	bf00      	nop
 8001938:	3728      	adds	r7, #40	@ 0x28
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40004400 	.word	0x40004400
 8001944:	40023800 	.word	0x40023800
 8001948:	40020000 	.word	0x40020000

0800194c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b08e      	sub	sp, #56	@ 0x38
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001954:	2300      	movs	r3, #0
 8001956:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001958:	2300      	movs	r3, #0
 800195a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800195c:	2300      	movs	r3, #0
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	4b33      	ldr	r3, [pc, #204]	@ (8001a30 <HAL_InitTick+0xe4>)
 8001962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001964:	4a32      	ldr	r2, [pc, #200]	@ (8001a30 <HAL_InitTick+0xe4>)
 8001966:	f043 0310 	orr.w	r3, r3, #16
 800196a:	6413      	str	r3, [r2, #64]	@ 0x40
 800196c:	4b30      	ldr	r3, [pc, #192]	@ (8001a30 <HAL_InitTick+0xe4>)
 800196e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001970:	f003 0310 	and.w	r3, r3, #16
 8001974:	60fb      	str	r3, [r7, #12]
 8001976:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001978:	f107 0210 	add.w	r2, r7, #16
 800197c:	f107 0314 	add.w	r3, r7, #20
 8001980:	4611      	mov	r1, r2
 8001982:	4618      	mov	r0, r3
 8001984:	f001 fec8 	bl	8003718 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001988:	6a3b      	ldr	r3, [r7, #32]
 800198a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800198c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800198e:	2b00      	cmp	r3, #0
 8001990:	d103      	bne.n	800199a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001992:	f001 fe99 	bl	80036c8 <HAL_RCC_GetPCLK1Freq>
 8001996:	6378      	str	r0, [r7, #52]	@ 0x34
 8001998:	e004      	b.n	80019a4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800199a:	f001 fe95 	bl	80036c8 <HAL_RCC_GetPCLK1Freq>
 800199e:	4603      	mov	r3, r0
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80019a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019a6:	4a23      	ldr	r2, [pc, #140]	@ (8001a34 <HAL_InitTick+0xe8>)
 80019a8:	fba2 2303 	umull	r2, r3, r2, r3
 80019ac:	0c9b      	lsrs	r3, r3, #18
 80019ae:	3b01      	subs	r3, #1
 80019b0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80019b2:	4b21      	ldr	r3, [pc, #132]	@ (8001a38 <HAL_InitTick+0xec>)
 80019b4:	4a21      	ldr	r2, [pc, #132]	@ (8001a3c <HAL_InitTick+0xf0>)
 80019b6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80019b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001a38 <HAL_InitTick+0xec>)
 80019ba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019be:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80019c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001a38 <HAL_InitTick+0xec>)
 80019c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019c4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80019c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001a38 <HAL_InitTick+0xec>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001a38 <HAL_InitTick+0xec>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d2:	4b19      	ldr	r3, [pc, #100]	@ (8001a38 <HAL_InitTick+0xec>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80019d8:	4817      	ldr	r0, [pc, #92]	@ (8001a38 <HAL_InitTick+0xec>)
 80019da:	f002 fb9d 	bl	8004118 <HAL_TIM_Base_Init>
 80019de:	4603      	mov	r3, r0
 80019e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80019e4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d11b      	bne.n	8001a24 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80019ec:	4812      	ldr	r0, [pc, #72]	@ (8001a38 <HAL_InitTick+0xec>)
 80019ee:	f002 fbe3 	bl	80041b8 <HAL_TIM_Base_Start_IT>
 80019f2:	4603      	mov	r3, r0
 80019f4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80019f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d111      	bne.n	8001a24 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001a00:	2036      	movs	r0, #54	@ 0x36
 8001a02:	f000 fc01 	bl	8002208 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2b0f      	cmp	r3, #15
 8001a0a:	d808      	bhi.n	8001a1e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	6879      	ldr	r1, [r7, #4]
 8001a10:	2036      	movs	r0, #54	@ 0x36
 8001a12:	f000 fbdd 	bl	80021d0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a16:	4a0a      	ldr	r2, [pc, #40]	@ (8001a40 <HAL_InitTick+0xf4>)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6013      	str	r3, [r2, #0]
 8001a1c:	e002      	b.n	8001a24 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001a24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3738      	adds	r7, #56	@ 0x38
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40023800 	.word	0x40023800
 8001a34:	431bde83 	.word	0x431bde83
 8001a38:	200001ac 	.word	0x200001ac
 8001a3c:	40001000 	.word	0x40001000
 8001a40:	20000014 	.word	0x20000014

08001a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a48:	bf00      	nop
 8001a4a:	e7fd      	b.n	8001a48 <NMI_Handler+0x4>

08001a4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a50:	bf00      	nop
 8001a52:	e7fd      	b.n	8001a50 <HardFault_Handler+0x4>

08001a54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a58:	bf00      	nop
 8001a5a:	e7fd      	b.n	8001a58 <MemManage_Handler+0x4>

08001a5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a60:	bf00      	nop
 8001a62:	e7fd      	b.n	8001a60 <BusFault_Handler+0x4>

08001a64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a68:	bf00      	nop
 8001a6a:	e7fd      	b.n	8001a68 <UsageFault_Handler+0x4>

08001a6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a70:	bf00      	nop
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr

08001a7a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLUE_PUSH_BTN_Pin);
 8001a7e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001a82:	f001 f879 	bl	8002b78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a86:	bf00      	nop
 8001a88:	bd80      	pop	{r7, pc}
	...

08001a8c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001a90:	4802      	ldr	r0, [pc, #8]	@ (8001a9c <TIM6_DAC_IRQHandler+0x10>)
 8001a92:	f002 fd23 	bl	80044dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	200001ac 	.word	0x200001ac

08001aa0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001aa8:	4a14      	ldr	r2, [pc, #80]	@ (8001afc <_sbrk+0x5c>)
 8001aaa:	4b15      	ldr	r3, [pc, #84]	@ (8001b00 <_sbrk+0x60>)
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ab4:	4b13      	ldr	r3, [pc, #76]	@ (8001b04 <_sbrk+0x64>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d102      	bne.n	8001ac2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001abc:	4b11      	ldr	r3, [pc, #68]	@ (8001b04 <_sbrk+0x64>)
 8001abe:	4a12      	ldr	r2, [pc, #72]	@ (8001b08 <_sbrk+0x68>)
 8001ac0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ac2:	4b10      	ldr	r3, [pc, #64]	@ (8001b04 <_sbrk+0x64>)
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4413      	add	r3, r2
 8001aca:	693a      	ldr	r2, [r7, #16]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d207      	bcs.n	8001ae0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ad0:	f007 fc8a 	bl	80093e8 <__errno>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	220c      	movs	r2, #12
 8001ad8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ada:	f04f 33ff 	mov.w	r3, #4294967295
 8001ade:	e009      	b.n	8001af4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ae0:	4b08      	ldr	r3, [pc, #32]	@ (8001b04 <_sbrk+0x64>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ae6:	4b07      	ldr	r3, [pc, #28]	@ (8001b04 <_sbrk+0x64>)
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4413      	add	r3, r2
 8001aee:	4a05      	ldr	r2, [pc, #20]	@ (8001b04 <_sbrk+0x64>)
 8001af0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001af2:	68fb      	ldr	r3, [r7, #12]
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3718      	adds	r7, #24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	20020000 	.word	0x20020000
 8001b00:	00000400 	.word	0x00000400
 8001b04:	200001f4 	.word	0x200001f4
 8001b08:	20004d58 	.word	0x20004d58

08001b0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b10:	4b06      	ldr	r3, [pc, #24]	@ (8001b2c <SystemInit+0x20>)
 8001b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b16:	4a05      	ldr	r2, [pc, #20]	@ (8001b2c <SystemInit+0x20>)
 8001b18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b20:	bf00      	nop
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	e000ed00 	.word	0xe000ed00

08001b30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001b30:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b68 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b34:	f7ff ffea 	bl	8001b0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b38:	480c      	ldr	r0, [pc, #48]	@ (8001b6c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b3a:	490d      	ldr	r1, [pc, #52]	@ (8001b70 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b3c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b74 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b40:	e002      	b.n	8001b48 <LoopCopyDataInit>

08001b42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b46:	3304      	adds	r3, #4

08001b48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b4c:	d3f9      	bcc.n	8001b42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b78 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b50:	4c0a      	ldr	r4, [pc, #40]	@ (8001b7c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b54:	e001      	b.n	8001b5a <LoopFillZerobss>

08001b56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b58:	3204      	adds	r2, #4

08001b5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b5c:	d3fb      	bcc.n	8001b56 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001b5e:	f007 fc49 	bl	80093f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b62:	f7fe fdf5 	bl	8000750 <main>
  bx  lr    
 8001b66:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b70:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001b74:	0800a090 	.word	0x0800a090
  ldr r2, =_sbss
 8001b78:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001b7c:	20004d54 	.word	0x20004d54

08001b80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b80:	e7fe      	b.n	8001b80 <ADC_IRQHandler>
	...

08001b84 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8001b8e:	4a38      	ldr	r2, [pc, #224]	@ (8001c70 <HD44780_Init+0xec>)
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8001b94:	4b37      	ldr	r3, [pc, #220]	@ (8001c74 <HD44780_Init+0xf0>)
 8001b96:	2208      	movs	r2, #8
 8001b98:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8001b9a:	4b37      	ldr	r3, [pc, #220]	@ (8001c78 <HD44780_Init+0xf4>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8001ba0:	4b33      	ldr	r3, [pc, #204]	@ (8001c70 <HD44780_Init+0xec>)
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d907      	bls.n	8001bb8 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8001ba8:	4b33      	ldr	r3, [pc, #204]	@ (8001c78 <HD44780_Init+0xf4>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	f043 0308 	orr.w	r3, r3, #8
 8001bb0:	b2da      	uxtb	r2, r3
 8001bb2:	4b31      	ldr	r3, [pc, #196]	@ (8001c78 <HD44780_Init+0xf4>)
 8001bb4:	701a      	strb	r2, [r3, #0]
 8001bb6:	e006      	b.n	8001bc6 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8001bb8:	4b2f      	ldr	r3, [pc, #188]	@ (8001c78 <HD44780_Init+0xf4>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	f043 0304 	orr.w	r3, r3, #4
 8001bc0:	b2da      	uxtb	r2, r3
 8001bc2:	4b2d      	ldr	r3, [pc, #180]	@ (8001c78 <HD44780_Init+0xf4>)
 8001bc4:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8001bc6:	f000 f993 	bl	8001ef0 <DelayInit>
  HAL_Delay(50);
 8001bca:	2032      	movs	r0, #50	@ 0x32
 8001bcc:	f000 fa24 	bl	8002018 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8001bd0:	4b28      	ldr	r3, [pc, #160]	@ (8001c74 <HD44780_Init+0xf0>)
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f000 f951 	bl	8001e7c <ExpanderWrite>
  HAL_Delay(1000);
 8001bda:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001bde:	f000 fa1b 	bl	8002018 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8001be2:	2030      	movs	r0, #48	@ 0x30
 8001be4:	f000 f939 	bl	8001e5a <Write4Bits>
  DelayUS(4500);
 8001be8:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001bec:	f000 f9aa 	bl	8001f44 <DelayUS>

  Write4Bits(0x03 << 4);
 8001bf0:	2030      	movs	r0, #48	@ 0x30
 8001bf2:	f000 f932 	bl	8001e5a <Write4Bits>
  DelayUS(4500);
 8001bf6:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001bfa:	f000 f9a3 	bl	8001f44 <DelayUS>

  Write4Bits(0x03 << 4);
 8001bfe:	2030      	movs	r0, #48	@ 0x30
 8001c00:	f000 f92b 	bl	8001e5a <Write4Bits>
  DelayUS(4500);
 8001c04:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001c08:	f000 f99c 	bl	8001f44 <DelayUS>

  Write4Bits(0x02 << 4);
 8001c0c:	2020      	movs	r0, #32
 8001c0e:	f000 f924 	bl	8001e5a <Write4Bits>
  DelayUS(100);
 8001c12:	2064      	movs	r0, #100	@ 0x64
 8001c14:	f000 f996 	bl	8001f44 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8001c18:	4b17      	ldr	r3, [pc, #92]	@ (8001c78 <HD44780_Init+0xf4>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	f043 0320 	orr.w	r3, r3, #32
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	4618      	mov	r0, r3
 8001c24:	f000 f8dc 	bl	8001de0 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8001c28:	4b14      	ldr	r3, [pc, #80]	@ (8001c7c <HD44780_Init+0xf8>)
 8001c2a:	2204      	movs	r2, #4
 8001c2c:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8001c2e:	f000 f875 	bl	8001d1c <HD44780_Display>
  HD44780_Clear();
 8001c32:	f000 f82b 	bl	8001c8c <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8001c36:	4b12      	ldr	r3, [pc, #72]	@ (8001c80 <HD44780_Init+0xfc>)
 8001c38:	2202      	movs	r2, #2
 8001c3a:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8001c3c:	4b10      	ldr	r3, [pc, #64]	@ (8001c80 <HD44780_Init+0xfc>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	f043 0304 	orr.w	r3, r3, #4
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	4618      	mov	r0, r3
 8001c48:	f000 f8ca 	bl	8001de0 <SendCommand>
  DelayUS(4500);
 8001c4c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001c50:	f000 f978 	bl	8001f44 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8001c54:	490b      	ldr	r1, [pc, #44]	@ (8001c84 <HD44780_Init+0x100>)
 8001c56:	2000      	movs	r0, #0
 8001c58:	f000 f876 	bl	8001d48 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8001c5c:	490a      	ldr	r1, [pc, #40]	@ (8001c88 <HD44780_Init+0x104>)
 8001c5e:	2001      	movs	r0, #1
 8001c60:	f000 f872 	bl	8001d48 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8001c64:	f000 f81d 	bl	8001ca2 <HD44780_Home>
}
 8001c68:	bf00      	nop
 8001c6a:	3708      	adds	r7, #8
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	200001fb 	.word	0x200001fb
 8001c74:	200001fc 	.word	0x200001fc
 8001c78:	200001f8 	.word	0x200001f8
 8001c7c:	200001f9 	.word	0x200001f9
 8001c80:	200001fa 	.word	0x200001fa
 8001c84:	20000004 	.word	0x20000004
 8001c88:	2000000c 	.word	0x2000000c

08001c8c <HD44780_Clear>:

void HD44780_Clear()
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8001c90:	2001      	movs	r0, #1
 8001c92:	f000 f8a5 	bl	8001de0 <SendCommand>
  DelayUS(2000);
 8001c96:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001c9a:	f000 f953 	bl	8001f44 <DelayUS>
}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <HD44780_Home>:

void HD44780_Home()
{
 8001ca2:	b580      	push	{r7, lr}
 8001ca4:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8001ca6:	2002      	movs	r0, #2
 8001ca8:	f000 f89a 	bl	8001de0 <SendCommand>
  DelayUS(2000);
 8001cac:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001cb0:	f000 f948 	bl	8001f44 <DelayUS>
}
 8001cb4:	bf00      	nop
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8001cb8:	b590      	push	{r4, r7, lr}
 8001cba:	b087      	sub	sp, #28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	460a      	mov	r2, r1
 8001cc2:	71fb      	strb	r3, [r7, #7]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8001cc8:	4b12      	ldr	r3, [pc, #72]	@ (8001d14 <HD44780_SetCursor+0x5c>)
 8001cca:	f107 0408 	add.w	r4, r7, #8
 8001cce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001cd0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8001cd4:	4b10      	ldr	r3, [pc, #64]	@ (8001d18 <HD44780_SetCursor+0x60>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	79ba      	ldrb	r2, [r7, #6]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d303      	bcc.n	8001ce6 <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8001cde:	4b0e      	ldr	r3, [pc, #56]	@ (8001d18 <HD44780_SetCursor+0x60>)
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	3b01      	subs	r3, #1
 8001ce4:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8001ce6:	79bb      	ldrb	r3, [r7, #6]
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	3318      	adds	r3, #24
 8001cec:	443b      	add	r3, r7
 8001cee:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001cf2:	b2da      	uxtb	r2, r3
 8001cf4:	79fb      	ldrb	r3, [r7, #7]
 8001cf6:	4413      	add	r3, r2
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	b25b      	sxtb	r3, r3
 8001cfc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001d00:	b25b      	sxtb	r3, r3
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	4618      	mov	r0, r3
 8001d06:	f000 f86b 	bl	8001de0 <SendCommand>
}
 8001d0a:	bf00      	nop
 8001d0c:	371c      	adds	r7, #28
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd90      	pop	{r4, r7, pc}
 8001d12:	bf00      	nop
 8001d14:	08009ed8 	.word	0x08009ed8
 8001d18:	200001fb 	.word	0x200001fb

08001d1c <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001d20:	4b08      	ldr	r3, [pc, #32]	@ (8001d44 <HD44780_Display+0x28>)
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	f043 0304 	orr.w	r3, r3, #4
 8001d28:	b2da      	uxtb	r2, r3
 8001d2a:	4b06      	ldr	r3, [pc, #24]	@ (8001d44 <HD44780_Display+0x28>)
 8001d2c:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8001d2e:	4b05      	ldr	r3, [pc, #20]	@ (8001d44 <HD44780_Display+0x28>)
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	f043 0308 	orr.w	r3, r3, #8
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f000 f851 	bl	8001de0 <SendCommand>
}
 8001d3e:	bf00      	nop
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	200001f9 	.word	0x200001f9

08001d48 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	4603      	mov	r3, r0
 8001d50:	6039      	str	r1, [r7, #0]
 8001d52:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8001d54:	79fb      	ldrb	r3, [r7, #7]
 8001d56:	f003 0307 	and.w	r3, r3, #7
 8001d5a:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8001d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d60:	00db      	lsls	r3, r3, #3
 8001d62:	b25b      	sxtb	r3, r3
 8001d64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d68:	b25b      	sxtb	r3, r3
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f000 f837 	bl	8001de0 <SendCommand>
  for (int i=0; i<8; i++)
 8001d72:	2300      	movs	r3, #0
 8001d74:	60fb      	str	r3, [r7, #12]
 8001d76:	e009      	b.n	8001d8c <HD44780_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	683a      	ldr	r2, [r7, #0]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	4618      	mov	r0, r3
 8001d82:	f000 f83b 	bl	8001dfc <SendChar>
  for (int i=0; i<8; i++)
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	3301      	adds	r3, #1
 8001d8a:	60fb      	str	r3, [r7, #12]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2b07      	cmp	r3, #7
 8001d90:	ddf2      	ble.n	8001d78 <HD44780_CreateSpecialChar+0x30>
  }
}
 8001d92:	bf00      	nop
 8001d94:	bf00      	nop
 8001d96:	3710      	adds	r7, #16
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}

08001d9c <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 8001da4:	e006      	b.n	8001db4 <HD44780_PrintStr+0x18>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	1c5a      	adds	r2, r3, #1
 8001daa:	607a      	str	r2, [r7, #4]
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	4618      	mov	r0, r3
 8001db0:	f000 f824 	bl	8001dfc <SendChar>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d1f4      	bne.n	8001da6 <HD44780_PrintStr+0xa>
}
 8001dbc:	bf00      	nop
 8001dbe:	bf00      	nop
 8001dc0:	3708      	adds	r7, #8
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
	...

08001dc8 <HD44780_Backlight>:
  dpBacklight=LCD_NOBACKLIGHT;
  ExpanderWrite(0);
}

void HD44780_Backlight(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  dpBacklight=LCD_BACKLIGHT;
 8001dcc:	4b03      	ldr	r3, [pc, #12]	@ (8001ddc <HD44780_Backlight+0x14>)
 8001dce:	2208      	movs	r2, #8
 8001dd0:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 8001dd2:	2000      	movs	r0, #0
 8001dd4:	f000 f852 	bl	8001e7c <ExpanderWrite>
}
 8001dd8:	bf00      	nop
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	200001fc 	.word	0x200001fc

08001de0 <SendCommand>:

static void SendCommand(uint8_t cmd)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	2100      	movs	r1, #0
 8001dee:	4618      	mov	r0, r3
 8001df0:	f000 f812 	bl	8001e18 <Send>
}
 8001df4:	bf00      	nop
 8001df6:	3708      	adds	r7, #8
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <SendChar>:

static void SendChar(uint8_t ch)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8001e06:	79fb      	ldrb	r3, [r7, #7]
 8001e08:	2101      	movs	r1, #1
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f000 f804 	bl	8001e18 <Send>
}
 8001e10:	bf00      	nop
 8001e12:	3708      	adds	r7, #8
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4603      	mov	r3, r0
 8001e20:	460a      	mov	r2, r1
 8001e22:	71fb      	strb	r3, [r7, #7]
 8001e24:	4613      	mov	r3, r2
 8001e26:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8001e28:	79fb      	ldrb	r3, [r7, #7]
 8001e2a:	f023 030f 	bic.w	r3, r3, #15
 8001e2e:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8001e30:	79fb      	ldrb	r3, [r7, #7]
 8001e32:	011b      	lsls	r3, r3, #4
 8001e34:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8001e36:	7bfa      	ldrb	r2, [r7, #15]
 8001e38:	79bb      	ldrb	r3, [r7, #6]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f000 f80b 	bl	8001e5a <Write4Bits>
  Write4Bits((lownib)|mode);
 8001e44:	7bba      	ldrb	r2, [r7, #14]
 8001e46:	79bb      	ldrb	r3, [r7, #6]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f000 f804 	bl	8001e5a <Write4Bits>
}
 8001e52:	bf00      	nop
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8001e5a:	b580      	push	{r7, lr}
 8001e5c:	b082      	sub	sp, #8
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	4603      	mov	r3, r0
 8001e62:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8001e64:	79fb      	ldrb	r3, [r7, #7]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f000 f808 	bl	8001e7c <ExpanderWrite>
  PulseEnable(value);
 8001e6c:	79fb      	ldrb	r3, [r7, #7]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f000 f820 	bl	8001eb4 <PulseEnable>
}
 8001e74:	bf00      	nop
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b086      	sub	sp, #24
 8001e80:	af02      	add	r7, sp, #8
 8001e82:	4603      	mov	r3, r0
 8001e84:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8001e86:	4b09      	ldr	r3, [pc, #36]	@ (8001eac <ExpanderWrite+0x30>)
 8001e88:	781a      	ldrb	r2, [r3, #0]
 8001e8a:	79fb      	ldrb	r3, [r7, #7]
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 8001e92:	f107 020f 	add.w	r2, r7, #15
 8001e96:	230a      	movs	r3, #10
 8001e98:	9300      	str	r3, [sp, #0]
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	214e      	movs	r1, #78	@ 0x4e
 8001e9e:	4804      	ldr	r0, [pc, #16]	@ (8001eb0 <ExpanderWrite+0x34>)
 8001ea0:	f000 ffc6 	bl	8002e30 <HAL_I2C_Master_Transmit>
}
 8001ea4:	bf00      	nop
 8001ea6:	3710      	adds	r7, #16
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	200001fc 	.word	0x200001fc
 8001eb0:	2000008c 	.word	0x2000008c

08001eb4 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	4603      	mov	r3, r0
 8001ebc:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8001ebe:	79fb      	ldrb	r3, [r7, #7]
 8001ec0:	f043 0304 	orr.w	r3, r3, #4
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7ff ffd8 	bl	8001e7c <ExpanderWrite>
  DelayUS(20);
 8001ecc:	2014      	movs	r0, #20
 8001ece:	f000 f839 	bl	8001f44 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8001ed2:	79fb      	ldrb	r3, [r7, #7]
 8001ed4:	f023 0304 	bic.w	r3, r3, #4
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7ff ffce 	bl	8001e7c <ExpanderWrite>
  DelayUS(20);
 8001ee0:	2014      	movs	r0, #20
 8001ee2:	f000 f82f 	bl	8001f44 <DelayUS>
}
 8001ee6:	bf00      	nop
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
	...

08001ef0 <DelayInit>:

static void DelayInit(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8001ef4:	4b11      	ldr	r3, [pc, #68]	@ (8001f3c <DelayInit+0x4c>)
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	4a10      	ldr	r2, [pc, #64]	@ (8001f3c <DelayInit+0x4c>)
 8001efa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001efe:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001f00:	4b0e      	ldr	r3, [pc, #56]	@ (8001f3c <DelayInit+0x4c>)
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	4a0d      	ldr	r2, [pc, #52]	@ (8001f3c <DelayInit+0x4c>)
 8001f06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f0a:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f40 <DelayInit+0x50>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a0b      	ldr	r2, [pc, #44]	@ (8001f40 <DelayInit+0x50>)
 8001f12:	f023 0301 	bic.w	r3, r3, #1
 8001f16:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001f18:	4b09      	ldr	r3, [pc, #36]	@ (8001f40 <DelayInit+0x50>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a08      	ldr	r2, [pc, #32]	@ (8001f40 <DelayInit+0x50>)
 8001f1e:	f043 0301 	orr.w	r3, r3, #1
 8001f22:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001f24:	4b06      	ldr	r3, [pc, #24]	@ (8001f40 <DelayInit+0x50>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8001f2a:	bf00      	nop
  __ASM volatile ("NOP");
 8001f2c:	bf00      	nop
  __ASM volatile ("NOP");
 8001f2e:	bf00      	nop
}
 8001f30:	bf00      	nop
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	e000edf0 	.word	0xe000edf0
 8001f40:	e0001000 	.word	0xe0001000

08001f44 <DelayUS>:

static void DelayUS(uint32_t us) {
 8001f44:	b480      	push	{r7}
 8001f46:	b087      	sub	sp, #28
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8001f4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001f88 <DelayUS+0x44>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a0e      	ldr	r2, [pc, #56]	@ (8001f8c <DelayUS+0x48>)
 8001f52:	fba2 2303 	umull	r2, r3, r2, r3
 8001f56:	0c9a      	lsrs	r2, r3, #18
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	fb02 f303 	mul.w	r3, r2, r3
 8001f5e:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8001f60:	4b0b      	ldr	r3, [pc, #44]	@ (8001f90 <DelayUS+0x4c>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8001f66:	4b0a      	ldr	r3, [pc, #40]	@ (8001f90 <DelayUS+0x4c>)
 8001f68:	685a      	ldr	r2, [r3, #4]
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	697a      	ldr	r2, [r7, #20]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d8f6      	bhi.n	8001f66 <DelayUS+0x22>
}
 8001f78:	bf00      	nop
 8001f7a:	bf00      	nop
 8001f7c:	371c      	adds	r7, #28
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	20000000 	.word	0x20000000
 8001f8c:	431bde83 	.word	0x431bde83
 8001f90:	e0001000 	.word	0xe0001000

08001f94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f98:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd4 <HAL_Init+0x40>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001fd4 <HAL_Init+0x40>)
 8001f9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fa2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd4 <HAL_Init+0x40>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd4 <HAL_Init+0x40>)
 8001faa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fb0:	4b08      	ldr	r3, [pc, #32]	@ (8001fd4 <HAL_Init+0x40>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a07      	ldr	r2, [pc, #28]	@ (8001fd4 <HAL_Init+0x40>)
 8001fb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fbc:	2003      	movs	r0, #3
 8001fbe:	f000 f8fc 	bl	80021ba <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fc2:	200f      	movs	r0, #15
 8001fc4:	f7ff fcc2 	bl	800194c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fc8:	f7ff fba8 	bl	800171c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40023c00 	.word	0x40023c00

08001fd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fdc:	4b06      	ldr	r3, [pc, #24]	@ (8001ff8 <HAL_IncTick+0x20>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	4b06      	ldr	r3, [pc, #24]	@ (8001ffc <HAL_IncTick+0x24>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	4a04      	ldr	r2, [pc, #16]	@ (8001ffc <HAL_IncTick+0x24>)
 8001fea:	6013      	str	r3, [r2, #0]
}
 8001fec:	bf00      	nop
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	20000018 	.word	0x20000018
 8001ffc:	20000200 	.word	0x20000200

08002000 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  return uwTick;
 8002004:	4b03      	ldr	r3, [pc, #12]	@ (8002014 <HAL_GetTick+0x14>)
 8002006:	681b      	ldr	r3, [r3, #0]
}
 8002008:	4618      	mov	r0, r3
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	20000200 	.word	0x20000200

08002018 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002020:	f7ff ffee 	bl	8002000 <HAL_GetTick>
 8002024:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002030:	d005      	beq.n	800203e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002032:	4b0a      	ldr	r3, [pc, #40]	@ (800205c <HAL_Delay+0x44>)
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	461a      	mov	r2, r3
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	4413      	add	r3, r2
 800203c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800203e:	bf00      	nop
 8002040:	f7ff ffde 	bl	8002000 <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	68fa      	ldr	r2, [r7, #12]
 800204c:	429a      	cmp	r2, r3
 800204e:	d8f7      	bhi.n	8002040 <HAL_Delay+0x28>
  {
  }
}
 8002050:	bf00      	nop
 8002052:	bf00      	nop
 8002054:	3710      	adds	r7, #16
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	20000018 	.word	0x20000018

08002060 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002060:	b480      	push	{r7}
 8002062:	b085      	sub	sp, #20
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f003 0307 	and.w	r3, r3, #7
 800206e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002070:	4b0c      	ldr	r3, [pc, #48]	@ (80020a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002076:	68ba      	ldr	r2, [r7, #8]
 8002078:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800207c:	4013      	ands	r3, r2
 800207e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002088:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800208c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002090:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002092:	4a04      	ldr	r2, [pc, #16]	@ (80020a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	60d3      	str	r3, [r2, #12]
}
 8002098:	bf00      	nop
 800209a:	3714      	adds	r7, #20
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr
 80020a4:	e000ed00 	.word	0xe000ed00

080020a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020ac:	4b04      	ldr	r3, [pc, #16]	@ (80020c0 <__NVIC_GetPriorityGrouping+0x18>)
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	0a1b      	lsrs	r3, r3, #8
 80020b2:	f003 0307 	and.w	r3, r3, #7
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr
 80020c0:	e000ed00 	.word	0xe000ed00

080020c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	4603      	mov	r3, r0
 80020cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	db0b      	blt.n	80020ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020d6:	79fb      	ldrb	r3, [r7, #7]
 80020d8:	f003 021f 	and.w	r2, r3, #31
 80020dc:	4907      	ldr	r1, [pc, #28]	@ (80020fc <__NVIC_EnableIRQ+0x38>)
 80020de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e2:	095b      	lsrs	r3, r3, #5
 80020e4:	2001      	movs	r0, #1
 80020e6:	fa00 f202 	lsl.w	r2, r0, r2
 80020ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020ee:	bf00      	nop
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	e000e100 	.word	0xe000e100

08002100 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	4603      	mov	r3, r0
 8002108:	6039      	str	r1, [r7, #0]
 800210a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800210c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002110:	2b00      	cmp	r3, #0
 8002112:	db0a      	blt.n	800212a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	b2da      	uxtb	r2, r3
 8002118:	490c      	ldr	r1, [pc, #48]	@ (800214c <__NVIC_SetPriority+0x4c>)
 800211a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211e:	0112      	lsls	r2, r2, #4
 8002120:	b2d2      	uxtb	r2, r2
 8002122:	440b      	add	r3, r1
 8002124:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002128:	e00a      	b.n	8002140 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	b2da      	uxtb	r2, r3
 800212e:	4908      	ldr	r1, [pc, #32]	@ (8002150 <__NVIC_SetPriority+0x50>)
 8002130:	79fb      	ldrb	r3, [r7, #7]
 8002132:	f003 030f 	and.w	r3, r3, #15
 8002136:	3b04      	subs	r3, #4
 8002138:	0112      	lsls	r2, r2, #4
 800213a:	b2d2      	uxtb	r2, r2
 800213c:	440b      	add	r3, r1
 800213e:	761a      	strb	r2, [r3, #24]
}
 8002140:	bf00      	nop
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr
 800214c:	e000e100 	.word	0xe000e100
 8002150:	e000ed00 	.word	0xe000ed00

08002154 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002154:	b480      	push	{r7}
 8002156:	b089      	sub	sp, #36	@ 0x24
 8002158:	af00      	add	r7, sp, #0
 800215a:	60f8      	str	r0, [r7, #12]
 800215c:	60b9      	str	r1, [r7, #8]
 800215e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	f003 0307 	and.w	r3, r3, #7
 8002166:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	f1c3 0307 	rsb	r3, r3, #7
 800216e:	2b04      	cmp	r3, #4
 8002170:	bf28      	it	cs
 8002172:	2304      	movcs	r3, #4
 8002174:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002176:	69fb      	ldr	r3, [r7, #28]
 8002178:	3304      	adds	r3, #4
 800217a:	2b06      	cmp	r3, #6
 800217c:	d902      	bls.n	8002184 <NVIC_EncodePriority+0x30>
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	3b03      	subs	r3, #3
 8002182:	e000      	b.n	8002186 <NVIC_EncodePriority+0x32>
 8002184:	2300      	movs	r3, #0
 8002186:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002188:	f04f 32ff 	mov.w	r2, #4294967295
 800218c:	69bb      	ldr	r3, [r7, #24]
 800218e:	fa02 f303 	lsl.w	r3, r2, r3
 8002192:	43da      	mvns	r2, r3
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	401a      	ands	r2, r3
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800219c:	f04f 31ff 	mov.w	r1, #4294967295
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	fa01 f303 	lsl.w	r3, r1, r3
 80021a6:	43d9      	mvns	r1, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021ac:	4313      	orrs	r3, r2
         );
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3724      	adds	r7, #36	@ 0x24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr

080021ba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b082      	sub	sp, #8
 80021be:	af00      	add	r7, sp, #0
 80021c0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f7ff ff4c 	bl	8002060 <__NVIC_SetPriorityGrouping>
}
 80021c8:	bf00      	nop
 80021ca:	3708      	adds	r7, #8
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	4603      	mov	r3, r0
 80021d8:	60b9      	str	r1, [r7, #8]
 80021da:	607a      	str	r2, [r7, #4]
 80021dc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021de:	2300      	movs	r3, #0
 80021e0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021e2:	f7ff ff61 	bl	80020a8 <__NVIC_GetPriorityGrouping>
 80021e6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021e8:	687a      	ldr	r2, [r7, #4]
 80021ea:	68b9      	ldr	r1, [r7, #8]
 80021ec:	6978      	ldr	r0, [r7, #20]
 80021ee:	f7ff ffb1 	bl	8002154 <NVIC_EncodePriority>
 80021f2:	4602      	mov	r2, r0
 80021f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021f8:	4611      	mov	r1, r2
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7ff ff80 	bl	8002100 <__NVIC_SetPriority>
}
 8002200:	bf00      	nop
 8002202:	3718      	adds	r7, #24
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	4603      	mov	r3, r0
 8002210:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002216:	4618      	mov	r0, r3
 8002218:	f7ff ff54 	bl	80020c4 <__NVIC_EnableIRQ>
}
 800221c:	bf00      	nop
 800221e:	3708      	adds	r7, #8
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002232:	4b23      	ldr	r3, [pc, #140]	@ (80022c0 <HAL_FLASH_Program+0x9c>)
 8002234:	7e1b      	ldrb	r3, [r3, #24]
 8002236:	2b01      	cmp	r3, #1
 8002238:	d101      	bne.n	800223e <HAL_FLASH_Program+0x1a>
 800223a:	2302      	movs	r3, #2
 800223c:	e03b      	b.n	80022b6 <HAL_FLASH_Program+0x92>
 800223e:	4b20      	ldr	r3, [pc, #128]	@ (80022c0 <HAL_FLASH_Program+0x9c>)
 8002240:	2201      	movs	r2, #1
 8002242:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002244:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002248:	f000 f870 	bl	800232c <FLASH_WaitForLastOperation>
 800224c:	4603      	mov	r3, r0
 800224e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8002250:	7dfb      	ldrb	r3, [r7, #23]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d12b      	bne.n	80022ae <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d105      	bne.n	8002268 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800225c:	783b      	ldrb	r3, [r7, #0]
 800225e:	4619      	mov	r1, r3
 8002260:	68b8      	ldr	r0, [r7, #8]
 8002262:	f000 f91b 	bl	800249c <FLASH_Program_Byte>
 8002266:	e016      	b.n	8002296 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2b01      	cmp	r3, #1
 800226c:	d105      	bne.n	800227a <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800226e:	883b      	ldrh	r3, [r7, #0]
 8002270:	4619      	mov	r1, r3
 8002272:	68b8      	ldr	r0, [r7, #8]
 8002274:	f000 f8ee 	bl	8002454 <FLASH_Program_HalfWord>
 8002278:	e00d      	b.n	8002296 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2b02      	cmp	r3, #2
 800227e:	d105      	bne.n	800228c <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	4619      	mov	r1, r3
 8002284:	68b8      	ldr	r0, [r7, #8]
 8002286:	f000 f8c3 	bl	8002410 <FLASH_Program_Word>
 800228a:	e004      	b.n	8002296 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800228c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002290:	68b8      	ldr	r0, [r7, #8]
 8002292:	f000 f88b 	bl	80023ac <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002296:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800229a:	f000 f847 	bl	800232c <FLASH_WaitForLastOperation>
 800229e:	4603      	mov	r3, r0
 80022a0:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80022a2:	4b08      	ldr	r3, [pc, #32]	@ (80022c4 <HAL_FLASH_Program+0xa0>)
 80022a4:	691b      	ldr	r3, [r3, #16]
 80022a6:	4a07      	ldr	r2, [pc, #28]	@ (80022c4 <HAL_FLASH_Program+0xa0>)
 80022a8:	f023 0301 	bic.w	r3, r3, #1
 80022ac:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80022ae:	4b04      	ldr	r3, [pc, #16]	@ (80022c0 <HAL_FLASH_Program+0x9c>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	761a      	strb	r2, [r3, #24]

  return status;
 80022b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3718      	adds	r7, #24
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	20000204 	.word	0x20000204
 80022c4:	40023c00 	.word	0x40023c00

080022c8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80022ce:	2300      	movs	r3, #0
 80022d0:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80022d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002300 <HAL_FLASH_Unlock+0x38>)
 80022d4:	691b      	ldr	r3, [r3, #16]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	da0b      	bge.n	80022f2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80022da:	4b09      	ldr	r3, [pc, #36]	@ (8002300 <HAL_FLASH_Unlock+0x38>)
 80022dc:	4a09      	ldr	r2, [pc, #36]	@ (8002304 <HAL_FLASH_Unlock+0x3c>)
 80022de:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80022e0:	4b07      	ldr	r3, [pc, #28]	@ (8002300 <HAL_FLASH_Unlock+0x38>)
 80022e2:	4a09      	ldr	r2, [pc, #36]	@ (8002308 <HAL_FLASH_Unlock+0x40>)
 80022e4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80022e6:	4b06      	ldr	r3, [pc, #24]	@ (8002300 <HAL_FLASH_Unlock+0x38>)
 80022e8:	691b      	ldr	r3, [r3, #16]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	da01      	bge.n	80022f2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80022f2:	79fb      	ldrb	r3, [r7, #7]
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr
 8002300:	40023c00 	.word	0x40023c00
 8002304:	45670123 	.word	0x45670123
 8002308:	cdef89ab 	.word	0xcdef89ab

0800230c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002310:	4b05      	ldr	r3, [pc, #20]	@ (8002328 <HAL_FLASH_Lock+0x1c>)
 8002312:	691b      	ldr	r3, [r3, #16]
 8002314:	4a04      	ldr	r2, [pc, #16]	@ (8002328 <HAL_FLASH_Lock+0x1c>)
 8002316:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800231a:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr
 8002328:	40023c00 	.word	0x40023c00

0800232c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002334:	2300      	movs	r3, #0
 8002336:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002338:	4b1a      	ldr	r3, [pc, #104]	@ (80023a4 <FLASH_WaitForLastOperation+0x78>)
 800233a:	2200      	movs	r2, #0
 800233c:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800233e:	f7ff fe5f 	bl	8002000 <HAL_GetTick>
 8002342:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002344:	e010      	b.n	8002368 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800234c:	d00c      	beq.n	8002368 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d007      	beq.n	8002364 <FLASH_WaitForLastOperation+0x38>
 8002354:	f7ff fe54 	bl	8002000 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	429a      	cmp	r2, r3
 8002362:	d201      	bcs.n	8002368 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e019      	b.n	800239c <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002368:	4b0f      	ldr	r3, [pc, #60]	@ (80023a8 <FLASH_WaitForLastOperation+0x7c>)
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d1e8      	bne.n	8002346 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002374:	4b0c      	ldr	r3, [pc, #48]	@ (80023a8 <FLASH_WaitForLastOperation+0x7c>)
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	f003 0301 	and.w	r3, r3, #1
 800237c:	2b00      	cmp	r3, #0
 800237e:	d002      	beq.n	8002386 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002380:	4b09      	ldr	r3, [pc, #36]	@ (80023a8 <FLASH_WaitForLastOperation+0x7c>)
 8002382:	2201      	movs	r2, #1
 8002384:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002386:	4b08      	ldr	r3, [pc, #32]	@ (80023a8 <FLASH_WaitForLastOperation+0x7c>)
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 800238e:	2b00      	cmp	r3, #0
 8002390:	d003      	beq.n	800239a <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002392:	f000 f8a5 	bl	80024e0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e000      	b.n	800239c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800239a:	2300      	movs	r3, #0

}
 800239c:	4618      	mov	r0, r3
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	20000204 	.word	0x20000204
 80023a8:	40023c00 	.word	0x40023c00

080023ac <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b085      	sub	sp, #20
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	60f8      	str	r0, [r7, #12]
 80023b4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80023b8:	4b14      	ldr	r3, [pc, #80]	@ (800240c <FLASH_Program_DoubleWord+0x60>)
 80023ba:	691b      	ldr	r3, [r3, #16]
 80023bc:	4a13      	ldr	r2, [pc, #76]	@ (800240c <FLASH_Program_DoubleWord+0x60>)
 80023be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023c2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80023c4:	4b11      	ldr	r3, [pc, #68]	@ (800240c <FLASH_Program_DoubleWord+0x60>)
 80023c6:	691b      	ldr	r3, [r3, #16]
 80023c8:	4a10      	ldr	r2, [pc, #64]	@ (800240c <FLASH_Program_DoubleWord+0x60>)
 80023ca:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80023ce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80023d0:	4b0e      	ldr	r3, [pc, #56]	@ (800240c <FLASH_Program_DoubleWord+0x60>)
 80023d2:	691b      	ldr	r3, [r3, #16]
 80023d4:	4a0d      	ldr	r2, [pc, #52]	@ (800240c <FLASH_Program_DoubleWord+0x60>)
 80023d6:	f043 0301 	orr.w	r3, r3, #1
 80023da:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	683a      	ldr	r2, [r7, #0]
 80023e0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80023e2:	f3bf 8f6f 	isb	sy
}
 80023e6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80023e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80023ec:	f04f 0200 	mov.w	r2, #0
 80023f0:	f04f 0300 	mov.w	r3, #0
 80023f4:	000a      	movs	r2, r1
 80023f6:	2300      	movs	r3, #0
 80023f8:	68f9      	ldr	r1, [r7, #12]
 80023fa:	3104      	adds	r1, #4
 80023fc:	4613      	mov	r3, r2
 80023fe:	600b      	str	r3, [r1, #0]
}
 8002400:	bf00      	nop
 8002402:	3714      	adds	r7, #20
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr
 800240c:	40023c00 	.word	0x40023c00

08002410 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800241a:	4b0d      	ldr	r3, [pc, #52]	@ (8002450 <FLASH_Program_Word+0x40>)
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	4a0c      	ldr	r2, [pc, #48]	@ (8002450 <FLASH_Program_Word+0x40>)
 8002420:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002424:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002426:	4b0a      	ldr	r3, [pc, #40]	@ (8002450 <FLASH_Program_Word+0x40>)
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	4a09      	ldr	r2, [pc, #36]	@ (8002450 <FLASH_Program_Word+0x40>)
 800242c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002430:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002432:	4b07      	ldr	r3, [pc, #28]	@ (8002450 <FLASH_Program_Word+0x40>)
 8002434:	691b      	ldr	r3, [r3, #16]
 8002436:	4a06      	ldr	r2, [pc, #24]	@ (8002450 <FLASH_Program_Word+0x40>)
 8002438:	f043 0301 	orr.w	r3, r3, #1
 800243c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	683a      	ldr	r2, [r7, #0]
 8002442:	601a      	str	r2, [r3, #0]
}
 8002444:	bf00      	nop
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr
 8002450:	40023c00 	.word	0x40023c00

08002454 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	460b      	mov	r3, r1
 800245e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002460:	4b0d      	ldr	r3, [pc, #52]	@ (8002498 <FLASH_Program_HalfWord+0x44>)
 8002462:	691b      	ldr	r3, [r3, #16]
 8002464:	4a0c      	ldr	r2, [pc, #48]	@ (8002498 <FLASH_Program_HalfWord+0x44>)
 8002466:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800246a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800246c:	4b0a      	ldr	r3, [pc, #40]	@ (8002498 <FLASH_Program_HalfWord+0x44>)
 800246e:	691b      	ldr	r3, [r3, #16]
 8002470:	4a09      	ldr	r2, [pc, #36]	@ (8002498 <FLASH_Program_HalfWord+0x44>)
 8002472:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002476:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002478:	4b07      	ldr	r3, [pc, #28]	@ (8002498 <FLASH_Program_HalfWord+0x44>)
 800247a:	691b      	ldr	r3, [r3, #16]
 800247c:	4a06      	ldr	r2, [pc, #24]	@ (8002498 <FLASH_Program_HalfWord+0x44>)
 800247e:	f043 0301 	orr.w	r3, r3, #1
 8002482:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	887a      	ldrh	r2, [r7, #2]
 8002488:	801a      	strh	r2, [r3, #0]
}
 800248a:	bf00      	nop
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	40023c00 	.word	0x40023c00

0800249c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	460b      	mov	r3, r1
 80024a6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80024a8:	4b0c      	ldr	r3, [pc, #48]	@ (80024dc <FLASH_Program_Byte+0x40>)
 80024aa:	691b      	ldr	r3, [r3, #16]
 80024ac:	4a0b      	ldr	r2, [pc, #44]	@ (80024dc <FLASH_Program_Byte+0x40>)
 80024ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024b2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80024b4:	4b09      	ldr	r3, [pc, #36]	@ (80024dc <FLASH_Program_Byte+0x40>)
 80024b6:	4a09      	ldr	r2, [pc, #36]	@ (80024dc <FLASH_Program_Byte+0x40>)
 80024b8:	691b      	ldr	r3, [r3, #16]
 80024ba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80024bc:	4b07      	ldr	r3, [pc, #28]	@ (80024dc <FLASH_Program_Byte+0x40>)
 80024be:	691b      	ldr	r3, [r3, #16]
 80024c0:	4a06      	ldr	r2, [pc, #24]	@ (80024dc <FLASH_Program_Byte+0x40>)
 80024c2:	f043 0301 	orr.w	r3, r3, #1
 80024c6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	78fa      	ldrb	r2, [r7, #3]
 80024cc:	701a      	strb	r2, [r3, #0]
}
 80024ce:	bf00      	nop
 80024d0:	370c      	adds	r7, #12
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	40023c00 	.word	0x40023c00

080024e0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80024e4:	4b2f      	ldr	r3, [pc, #188]	@ (80025a4 <FLASH_SetErrorCode+0xc4>)
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	f003 0310 	and.w	r3, r3, #16
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d008      	beq.n	8002502 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80024f0:	4b2d      	ldr	r3, [pc, #180]	@ (80025a8 <FLASH_SetErrorCode+0xc8>)
 80024f2:	69db      	ldr	r3, [r3, #28]
 80024f4:	f043 0310 	orr.w	r3, r3, #16
 80024f8:	4a2b      	ldr	r2, [pc, #172]	@ (80025a8 <FLASH_SetErrorCode+0xc8>)
 80024fa:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80024fc:	4b29      	ldr	r3, [pc, #164]	@ (80025a4 <FLASH_SetErrorCode+0xc4>)
 80024fe:	2210      	movs	r2, #16
 8002500:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002502:	4b28      	ldr	r3, [pc, #160]	@ (80025a4 <FLASH_SetErrorCode+0xc4>)
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	f003 0320 	and.w	r3, r3, #32
 800250a:	2b00      	cmp	r3, #0
 800250c:	d008      	beq.n	8002520 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800250e:	4b26      	ldr	r3, [pc, #152]	@ (80025a8 <FLASH_SetErrorCode+0xc8>)
 8002510:	69db      	ldr	r3, [r3, #28]
 8002512:	f043 0308 	orr.w	r3, r3, #8
 8002516:	4a24      	ldr	r2, [pc, #144]	@ (80025a8 <FLASH_SetErrorCode+0xc8>)
 8002518:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800251a:	4b22      	ldr	r3, [pc, #136]	@ (80025a4 <FLASH_SetErrorCode+0xc4>)
 800251c:	2220      	movs	r2, #32
 800251e:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002520:	4b20      	ldr	r3, [pc, #128]	@ (80025a4 <FLASH_SetErrorCode+0xc4>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002528:	2b00      	cmp	r3, #0
 800252a:	d008      	beq.n	800253e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800252c:	4b1e      	ldr	r3, [pc, #120]	@ (80025a8 <FLASH_SetErrorCode+0xc8>)
 800252e:	69db      	ldr	r3, [r3, #28]
 8002530:	f043 0304 	orr.w	r3, r3, #4
 8002534:	4a1c      	ldr	r2, [pc, #112]	@ (80025a8 <FLASH_SetErrorCode+0xc8>)
 8002536:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002538:	4b1a      	ldr	r3, [pc, #104]	@ (80025a4 <FLASH_SetErrorCode+0xc4>)
 800253a:	2240      	movs	r2, #64	@ 0x40
 800253c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800253e:	4b19      	ldr	r3, [pc, #100]	@ (80025a4 <FLASH_SetErrorCode+0xc4>)
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002546:	2b00      	cmp	r3, #0
 8002548:	d008      	beq.n	800255c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800254a:	4b17      	ldr	r3, [pc, #92]	@ (80025a8 <FLASH_SetErrorCode+0xc8>)
 800254c:	69db      	ldr	r3, [r3, #28]
 800254e:	f043 0302 	orr.w	r3, r3, #2
 8002552:	4a15      	ldr	r2, [pc, #84]	@ (80025a8 <FLASH_SetErrorCode+0xc8>)
 8002554:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002556:	4b13      	ldr	r3, [pc, #76]	@ (80025a4 <FLASH_SetErrorCode+0xc4>)
 8002558:	2280      	movs	r2, #128	@ 0x80
 800255a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800255c:	4b11      	ldr	r3, [pc, #68]	@ (80025a4 <FLASH_SetErrorCode+0xc4>)
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002564:	2b00      	cmp	r3, #0
 8002566:	d009      	beq.n	800257c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002568:	4b0f      	ldr	r3, [pc, #60]	@ (80025a8 <FLASH_SetErrorCode+0xc8>)
 800256a:	69db      	ldr	r3, [r3, #28]
 800256c:	f043 0301 	orr.w	r3, r3, #1
 8002570:	4a0d      	ldr	r2, [pc, #52]	@ (80025a8 <FLASH_SetErrorCode+0xc8>)
 8002572:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8002574:	4b0b      	ldr	r3, [pc, #44]	@ (80025a4 <FLASH_SetErrorCode+0xc4>)
 8002576:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800257a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800257c:	4b09      	ldr	r3, [pc, #36]	@ (80025a4 <FLASH_SetErrorCode+0xc4>)
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	f003 0302 	and.w	r3, r3, #2
 8002584:	2b00      	cmp	r3, #0
 8002586:	d008      	beq.n	800259a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8002588:	4b07      	ldr	r3, [pc, #28]	@ (80025a8 <FLASH_SetErrorCode+0xc8>)
 800258a:	69db      	ldr	r3, [r3, #28]
 800258c:	f043 0320 	orr.w	r3, r3, #32
 8002590:	4a05      	ldr	r2, [pc, #20]	@ (80025a8 <FLASH_SetErrorCode+0xc8>)
 8002592:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002594:	4b03      	ldr	r3, [pc, #12]	@ (80025a4 <FLASH_SetErrorCode+0xc4>)
 8002596:	2202      	movs	r2, #2
 8002598:	60da      	str	r2, [r3, #12]
  }
}
 800259a:	bf00      	nop
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr
 80025a4:	40023c00 	.word	0x40023c00
 80025a8:	20000204 	.word	0x20000204

080025ac <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 80025b6:	2300      	movs	r3, #0
 80025b8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80025ba:	4b31      	ldr	r3, [pc, #196]	@ (8002680 <HAL_FLASHEx_Erase+0xd4>)
 80025bc:	7e1b      	ldrb	r3, [r3, #24]
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d101      	bne.n	80025c6 <HAL_FLASHEx_Erase+0x1a>
 80025c2:	2302      	movs	r3, #2
 80025c4:	e058      	b.n	8002678 <HAL_FLASHEx_Erase+0xcc>
 80025c6:	4b2e      	ldr	r3, [pc, #184]	@ (8002680 <HAL_FLASHEx_Erase+0xd4>)
 80025c8:	2201      	movs	r2, #1
 80025ca:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80025cc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80025d0:	f7ff feac 	bl	800232c <FLASH_WaitForLastOperation>
 80025d4:	4603      	mov	r3, r0
 80025d6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80025d8:	7bfb      	ldrb	r3, [r7, #15]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d148      	bne.n	8002670 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	f04f 32ff 	mov.w	r2, #4294967295
 80025e4:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d115      	bne.n	800261a <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	691b      	ldr	r3, [r3, #16]
 80025f2:	b2da      	uxtb	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	4619      	mov	r1, r3
 80025fa:	4610      	mov	r0, r2
 80025fc:	f000 f844 	bl	8002688 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002600:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002604:	f7ff fe92 	bl	800232c <FLASH_WaitForLastOperation>
 8002608:	4603      	mov	r3, r0
 800260a:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800260c:	4b1d      	ldr	r3, [pc, #116]	@ (8002684 <HAL_FLASHEx_Erase+0xd8>)
 800260e:	691b      	ldr	r3, [r3, #16]
 8002610:	4a1c      	ldr	r2, [pc, #112]	@ (8002684 <HAL_FLASHEx_Erase+0xd8>)
 8002612:	f023 0304 	bic.w	r3, r3, #4
 8002616:	6113      	str	r3, [r2, #16]
 8002618:	e028      	b.n	800266c <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	60bb      	str	r3, [r7, #8]
 8002620:	e01c      	b.n	800265c <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	691b      	ldr	r3, [r3, #16]
 8002626:	b2db      	uxtb	r3, r3
 8002628:	4619      	mov	r1, r3
 800262a:	68b8      	ldr	r0, [r7, #8]
 800262c:	f000 f850 	bl	80026d0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002630:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002634:	f7ff fe7a 	bl	800232c <FLASH_WaitForLastOperation>
 8002638:	4603      	mov	r3, r0
 800263a:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800263c:	4b11      	ldr	r3, [pc, #68]	@ (8002684 <HAL_FLASHEx_Erase+0xd8>)
 800263e:	691b      	ldr	r3, [r3, #16]
 8002640:	4a10      	ldr	r2, [pc, #64]	@ (8002684 <HAL_FLASHEx_Erase+0xd8>)
 8002642:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8002646:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8002648:	7bfb      	ldrb	r3, [r7, #15]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	68ba      	ldr	r2, [r7, #8]
 8002652:	601a      	str	r2, [r3, #0]
          break;
 8002654:	e00a      	b.n	800266c <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	3301      	adds	r3, #1
 800265a:	60bb      	str	r3, [r7, #8]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68da      	ldr	r2, [r3, #12]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	4413      	add	r3, r2
 8002666:	68ba      	ldr	r2, [r7, #8]
 8002668:	429a      	cmp	r2, r3
 800266a:	d3da      	bcc.n	8002622 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800266c:	f000 f878 	bl	8002760 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002670:	4b03      	ldr	r3, [pc, #12]	@ (8002680 <HAL_FLASHEx_Erase+0xd4>)
 8002672:	2200      	movs	r2, #0
 8002674:	761a      	strb	r2, [r3, #24]

  return status;
 8002676:	7bfb      	ldrb	r3, [r7, #15]
}
 8002678:	4618      	mov	r0, r3
 800267a:	3710      	adds	r7, #16
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	20000204 	.word	0x20000204
 8002684:	40023c00 	.word	0x40023c00

08002688 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	4603      	mov	r3, r0
 8002690:	6039      	str	r1, [r7, #0]
 8002692:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002694:	4b0d      	ldr	r3, [pc, #52]	@ (80026cc <FLASH_MassErase+0x44>)
 8002696:	691b      	ldr	r3, [r3, #16]
 8002698:	4a0c      	ldr	r2, [pc, #48]	@ (80026cc <FLASH_MassErase+0x44>)
 800269a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800269e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80026a0:	4b0a      	ldr	r3, [pc, #40]	@ (80026cc <FLASH_MassErase+0x44>)
 80026a2:	691b      	ldr	r3, [r3, #16]
 80026a4:	4a09      	ldr	r2, [pc, #36]	@ (80026cc <FLASH_MassErase+0x44>)
 80026a6:	f043 0304 	orr.w	r3, r3, #4
 80026aa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80026ac:	4b07      	ldr	r3, [pc, #28]	@ (80026cc <FLASH_MassErase+0x44>)
 80026ae:	691a      	ldr	r2, [r3, #16]
 80026b0:	79fb      	ldrb	r3, [r7, #7]
 80026b2:	021b      	lsls	r3, r3, #8
 80026b4:	4313      	orrs	r3, r2
 80026b6:	4a05      	ldr	r2, [pc, #20]	@ (80026cc <FLASH_MassErase+0x44>)
 80026b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026bc:	6113      	str	r3, [r2, #16]
}
 80026be:	bf00      	nop
 80026c0:	370c      	adds	r7, #12
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	40023c00 	.word	0x40023c00

080026d0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	460b      	mov	r3, r1
 80026da:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80026dc:	2300      	movs	r3, #0
 80026de:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80026e0:	78fb      	ldrb	r3, [r7, #3]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d102      	bne.n	80026ec <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80026e6:	2300      	movs	r3, #0
 80026e8:	60fb      	str	r3, [r7, #12]
 80026ea:	e010      	b.n	800270e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80026ec:	78fb      	ldrb	r3, [r7, #3]
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d103      	bne.n	80026fa <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80026f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026f6:	60fb      	str	r3, [r7, #12]
 80026f8:	e009      	b.n	800270e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80026fa:	78fb      	ldrb	r3, [r7, #3]
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d103      	bne.n	8002708 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002700:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002704:	60fb      	str	r3, [r7, #12]
 8002706:	e002      	b.n	800270e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8002708:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800270c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800270e:	4b13      	ldr	r3, [pc, #76]	@ (800275c <FLASH_Erase_Sector+0x8c>)
 8002710:	691b      	ldr	r3, [r3, #16]
 8002712:	4a12      	ldr	r2, [pc, #72]	@ (800275c <FLASH_Erase_Sector+0x8c>)
 8002714:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002718:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800271a:	4b10      	ldr	r3, [pc, #64]	@ (800275c <FLASH_Erase_Sector+0x8c>)
 800271c:	691a      	ldr	r2, [r3, #16]
 800271e:	490f      	ldr	r1, [pc, #60]	@ (800275c <FLASH_Erase_Sector+0x8c>)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4313      	orrs	r3, r2
 8002724:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8002726:	4b0d      	ldr	r3, [pc, #52]	@ (800275c <FLASH_Erase_Sector+0x8c>)
 8002728:	691b      	ldr	r3, [r3, #16]
 800272a:	4a0c      	ldr	r2, [pc, #48]	@ (800275c <FLASH_Erase_Sector+0x8c>)
 800272c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002730:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002732:	4b0a      	ldr	r3, [pc, #40]	@ (800275c <FLASH_Erase_Sector+0x8c>)
 8002734:	691a      	ldr	r2, [r3, #16]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	00db      	lsls	r3, r3, #3
 800273a:	4313      	orrs	r3, r2
 800273c:	4a07      	ldr	r2, [pc, #28]	@ (800275c <FLASH_Erase_Sector+0x8c>)
 800273e:	f043 0302 	orr.w	r3, r3, #2
 8002742:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002744:	4b05      	ldr	r3, [pc, #20]	@ (800275c <FLASH_Erase_Sector+0x8c>)
 8002746:	691b      	ldr	r3, [r3, #16]
 8002748:	4a04      	ldr	r2, [pc, #16]	@ (800275c <FLASH_Erase_Sector+0x8c>)
 800274a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800274e:	6113      	str	r3, [r2, #16]
}
 8002750:	bf00      	nop
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr
 800275c:	40023c00 	.word	0x40023c00

08002760 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8002764:	4b20      	ldr	r3, [pc, #128]	@ (80027e8 <FLASH_FlushCaches+0x88>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800276c:	2b00      	cmp	r3, #0
 800276e:	d017      	beq.n	80027a0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002770:	4b1d      	ldr	r3, [pc, #116]	@ (80027e8 <FLASH_FlushCaches+0x88>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a1c      	ldr	r2, [pc, #112]	@ (80027e8 <FLASH_FlushCaches+0x88>)
 8002776:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800277a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800277c:	4b1a      	ldr	r3, [pc, #104]	@ (80027e8 <FLASH_FlushCaches+0x88>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a19      	ldr	r2, [pc, #100]	@ (80027e8 <FLASH_FlushCaches+0x88>)
 8002782:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002786:	6013      	str	r3, [r2, #0]
 8002788:	4b17      	ldr	r3, [pc, #92]	@ (80027e8 <FLASH_FlushCaches+0x88>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a16      	ldr	r2, [pc, #88]	@ (80027e8 <FLASH_FlushCaches+0x88>)
 800278e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002792:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002794:	4b14      	ldr	r3, [pc, #80]	@ (80027e8 <FLASH_FlushCaches+0x88>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a13      	ldr	r2, [pc, #76]	@ (80027e8 <FLASH_FlushCaches+0x88>)
 800279a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800279e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80027a0:	4b11      	ldr	r3, [pc, #68]	@ (80027e8 <FLASH_FlushCaches+0x88>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d017      	beq.n	80027dc <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80027ac:	4b0e      	ldr	r3, [pc, #56]	@ (80027e8 <FLASH_FlushCaches+0x88>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a0d      	ldr	r2, [pc, #52]	@ (80027e8 <FLASH_FlushCaches+0x88>)
 80027b2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80027b6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80027b8:	4b0b      	ldr	r3, [pc, #44]	@ (80027e8 <FLASH_FlushCaches+0x88>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a0a      	ldr	r2, [pc, #40]	@ (80027e8 <FLASH_FlushCaches+0x88>)
 80027be:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80027c2:	6013      	str	r3, [r2, #0]
 80027c4:	4b08      	ldr	r3, [pc, #32]	@ (80027e8 <FLASH_FlushCaches+0x88>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a07      	ldr	r2, [pc, #28]	@ (80027e8 <FLASH_FlushCaches+0x88>)
 80027ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80027ce:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80027d0:	4b05      	ldr	r3, [pc, #20]	@ (80027e8 <FLASH_FlushCaches+0x88>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a04      	ldr	r2, [pc, #16]	@ (80027e8 <FLASH_FlushCaches+0x88>)
 80027d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027da:	6013      	str	r3, [r2, #0]
  }
}
 80027dc:	bf00      	nop
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	40023c00 	.word	0x40023c00

080027ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b089      	sub	sp, #36	@ 0x24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027f6:	2300      	movs	r3, #0
 80027f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027fa:	2300      	movs	r3, #0
 80027fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027fe:	2300      	movs	r3, #0
 8002800:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002802:	2300      	movs	r3, #0
 8002804:	61fb      	str	r3, [r7, #28]
 8002806:	e165      	b.n	8002ad4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002808:	2201      	movs	r2, #1
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	697a      	ldr	r2, [r7, #20]
 8002818:	4013      	ands	r3, r2
 800281a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800281c:	693a      	ldr	r2, [r7, #16]
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	429a      	cmp	r2, r3
 8002822:	f040 8154 	bne.w	8002ace <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	f003 0303 	and.w	r3, r3, #3
 800282e:	2b01      	cmp	r3, #1
 8002830:	d005      	beq.n	800283e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800283a:	2b02      	cmp	r3, #2
 800283c:	d130      	bne.n	80028a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	2203      	movs	r2, #3
 800284a:	fa02 f303 	lsl.w	r3, r2, r3
 800284e:	43db      	mvns	r3, r3
 8002850:	69ba      	ldr	r2, [r7, #24]
 8002852:	4013      	ands	r3, r2
 8002854:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	68da      	ldr	r2, [r3, #12]
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	005b      	lsls	r3, r3, #1
 800285e:	fa02 f303 	lsl.w	r3, r2, r3
 8002862:	69ba      	ldr	r2, [r7, #24]
 8002864:	4313      	orrs	r3, r2
 8002866:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	69ba      	ldr	r2, [r7, #24]
 800286c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002874:	2201      	movs	r2, #1
 8002876:	69fb      	ldr	r3, [r7, #28]
 8002878:	fa02 f303 	lsl.w	r3, r2, r3
 800287c:	43db      	mvns	r3, r3
 800287e:	69ba      	ldr	r2, [r7, #24]
 8002880:	4013      	ands	r3, r2
 8002882:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	091b      	lsrs	r3, r3, #4
 800288a:	f003 0201 	and.w	r2, r3, #1
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	fa02 f303 	lsl.w	r3, r2, r3
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	4313      	orrs	r3, r2
 8002898:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f003 0303 	and.w	r3, r3, #3
 80028a8:	2b03      	cmp	r3, #3
 80028aa:	d017      	beq.n	80028dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	2203      	movs	r2, #3
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	43db      	mvns	r3, r3
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	4013      	ands	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	689a      	ldr	r2, [r3, #8]
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	005b      	lsls	r3, r3, #1
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	69ba      	ldr	r2, [r7, #24]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	69ba      	ldr	r2, [r7, #24]
 80028da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f003 0303 	and.w	r3, r3, #3
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d123      	bne.n	8002930 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	08da      	lsrs	r2, r3, #3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	3208      	adds	r2, #8
 80028f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	f003 0307 	and.w	r3, r3, #7
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	220f      	movs	r2, #15
 8002900:	fa02 f303 	lsl.w	r3, r2, r3
 8002904:	43db      	mvns	r3, r3
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	4013      	ands	r3, r2
 800290a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	691a      	ldr	r2, [r3, #16]
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	f003 0307 	and.w	r3, r3, #7
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	4313      	orrs	r3, r2
 8002920:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	08da      	lsrs	r2, r3, #3
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	3208      	adds	r2, #8
 800292a:	69b9      	ldr	r1, [r7, #24]
 800292c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	2203      	movs	r2, #3
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	43db      	mvns	r3, r3
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	4013      	ands	r3, r2
 8002946:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f003 0203 	and.w	r2, r3, #3
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	005b      	lsls	r3, r3, #1
 8002954:	fa02 f303 	lsl.w	r3, r2, r3
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	4313      	orrs	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800296c:	2b00      	cmp	r3, #0
 800296e:	f000 80ae 	beq.w	8002ace <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002972:	2300      	movs	r3, #0
 8002974:	60fb      	str	r3, [r7, #12]
 8002976:	4b5d      	ldr	r3, [pc, #372]	@ (8002aec <HAL_GPIO_Init+0x300>)
 8002978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800297a:	4a5c      	ldr	r2, [pc, #368]	@ (8002aec <HAL_GPIO_Init+0x300>)
 800297c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002980:	6453      	str	r3, [r2, #68]	@ 0x44
 8002982:	4b5a      	ldr	r3, [pc, #360]	@ (8002aec <HAL_GPIO_Init+0x300>)
 8002984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002986:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800298a:	60fb      	str	r3, [r7, #12]
 800298c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800298e:	4a58      	ldr	r2, [pc, #352]	@ (8002af0 <HAL_GPIO_Init+0x304>)
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	089b      	lsrs	r3, r3, #2
 8002994:	3302      	adds	r3, #2
 8002996:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800299a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	f003 0303 	and.w	r3, r3, #3
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	220f      	movs	r2, #15
 80029a6:	fa02 f303 	lsl.w	r3, r2, r3
 80029aa:	43db      	mvns	r3, r3
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	4013      	ands	r3, r2
 80029b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4a4f      	ldr	r2, [pc, #316]	@ (8002af4 <HAL_GPIO_Init+0x308>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d025      	beq.n	8002a06 <HAL_GPIO_Init+0x21a>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a4e      	ldr	r2, [pc, #312]	@ (8002af8 <HAL_GPIO_Init+0x30c>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d01f      	beq.n	8002a02 <HAL_GPIO_Init+0x216>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a4d      	ldr	r2, [pc, #308]	@ (8002afc <HAL_GPIO_Init+0x310>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d019      	beq.n	80029fe <HAL_GPIO_Init+0x212>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a4c      	ldr	r2, [pc, #304]	@ (8002b00 <HAL_GPIO_Init+0x314>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d013      	beq.n	80029fa <HAL_GPIO_Init+0x20e>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a4b      	ldr	r2, [pc, #300]	@ (8002b04 <HAL_GPIO_Init+0x318>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d00d      	beq.n	80029f6 <HAL_GPIO_Init+0x20a>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a4a      	ldr	r2, [pc, #296]	@ (8002b08 <HAL_GPIO_Init+0x31c>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d007      	beq.n	80029f2 <HAL_GPIO_Init+0x206>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4a49      	ldr	r2, [pc, #292]	@ (8002b0c <HAL_GPIO_Init+0x320>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d101      	bne.n	80029ee <HAL_GPIO_Init+0x202>
 80029ea:	2306      	movs	r3, #6
 80029ec:	e00c      	b.n	8002a08 <HAL_GPIO_Init+0x21c>
 80029ee:	2307      	movs	r3, #7
 80029f0:	e00a      	b.n	8002a08 <HAL_GPIO_Init+0x21c>
 80029f2:	2305      	movs	r3, #5
 80029f4:	e008      	b.n	8002a08 <HAL_GPIO_Init+0x21c>
 80029f6:	2304      	movs	r3, #4
 80029f8:	e006      	b.n	8002a08 <HAL_GPIO_Init+0x21c>
 80029fa:	2303      	movs	r3, #3
 80029fc:	e004      	b.n	8002a08 <HAL_GPIO_Init+0x21c>
 80029fe:	2302      	movs	r3, #2
 8002a00:	e002      	b.n	8002a08 <HAL_GPIO_Init+0x21c>
 8002a02:	2301      	movs	r3, #1
 8002a04:	e000      	b.n	8002a08 <HAL_GPIO_Init+0x21c>
 8002a06:	2300      	movs	r3, #0
 8002a08:	69fa      	ldr	r2, [r7, #28]
 8002a0a:	f002 0203 	and.w	r2, r2, #3
 8002a0e:	0092      	lsls	r2, r2, #2
 8002a10:	4093      	lsls	r3, r2
 8002a12:	69ba      	ldr	r2, [r7, #24]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a18:	4935      	ldr	r1, [pc, #212]	@ (8002af0 <HAL_GPIO_Init+0x304>)
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	089b      	lsrs	r3, r3, #2
 8002a1e:	3302      	adds	r3, #2
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a26:	4b3a      	ldr	r3, [pc, #232]	@ (8002b10 <HAL_GPIO_Init+0x324>)
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	43db      	mvns	r3, r3
 8002a30:	69ba      	ldr	r2, [r7, #24]
 8002a32:	4013      	ands	r3, r2
 8002a34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d003      	beq.n	8002a4a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002a42:	69ba      	ldr	r2, [r7, #24]
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a4a:	4a31      	ldr	r2, [pc, #196]	@ (8002b10 <HAL_GPIO_Init+0x324>)
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a50:	4b2f      	ldr	r3, [pc, #188]	@ (8002b10 <HAL_GPIO_Init+0x324>)
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	43db      	mvns	r3, r3
 8002a5a:	69ba      	ldr	r2, [r7, #24]
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d003      	beq.n	8002a74 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002a6c:	69ba      	ldr	r2, [r7, #24]
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a74:	4a26      	ldr	r2, [pc, #152]	@ (8002b10 <HAL_GPIO_Init+0x324>)
 8002a76:	69bb      	ldr	r3, [r7, #24]
 8002a78:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a7a:	4b25      	ldr	r3, [pc, #148]	@ (8002b10 <HAL_GPIO_Init+0x324>)
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	43db      	mvns	r3, r3
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	4013      	ands	r3, r2
 8002a88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d003      	beq.n	8002a9e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002a96:	69ba      	ldr	r2, [r7, #24]
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a9e:	4a1c      	ldr	r2, [pc, #112]	@ (8002b10 <HAL_GPIO_Init+0x324>)
 8002aa0:	69bb      	ldr	r3, [r7, #24]
 8002aa2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002aa4:	4b1a      	ldr	r3, [pc, #104]	@ (8002b10 <HAL_GPIO_Init+0x324>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	43db      	mvns	r3, r3
 8002aae:	69ba      	ldr	r2, [r7, #24]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d003      	beq.n	8002ac8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002ac0:	69ba      	ldr	r2, [r7, #24]
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ac8:	4a11      	ldr	r2, [pc, #68]	@ (8002b10 <HAL_GPIO_Init+0x324>)
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	3301      	adds	r3, #1
 8002ad2:	61fb      	str	r3, [r7, #28]
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	2b0f      	cmp	r3, #15
 8002ad8:	f67f ae96 	bls.w	8002808 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002adc:	bf00      	nop
 8002ade:	bf00      	nop
 8002ae0:	3724      	adds	r7, #36	@ 0x24
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	40023800 	.word	0x40023800
 8002af0:	40013800 	.word	0x40013800
 8002af4:	40020000 	.word	0x40020000
 8002af8:	40020400 	.word	0x40020400
 8002afc:	40020800 	.word	0x40020800
 8002b00:	40020c00 	.word	0x40020c00
 8002b04:	40021000 	.word	0x40021000
 8002b08:	40021400 	.word	0x40021400
 8002b0c:	40021800 	.word	0x40021800
 8002b10:	40013c00 	.word	0x40013c00

08002b14 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b085      	sub	sp, #20
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	460b      	mov	r3, r1
 8002b1e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	691a      	ldr	r2, [r3, #16]
 8002b24:	887b      	ldrh	r3, [r7, #2]
 8002b26:	4013      	ands	r3, r2
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d002      	beq.n	8002b32 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	73fb      	strb	r3, [r7, #15]
 8002b30:	e001      	b.n	8002b36 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002b32:	2300      	movs	r3, #0
 8002b34:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3714      	adds	r7, #20
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr

08002b44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	460b      	mov	r3, r1
 8002b4e:	807b      	strh	r3, [r7, #2]
 8002b50:	4613      	mov	r3, r2
 8002b52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b54:	787b      	ldrb	r3, [r7, #1]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d003      	beq.n	8002b62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b5a:	887a      	ldrh	r2, [r7, #2]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b60:	e003      	b.n	8002b6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b62:	887b      	ldrh	r3, [r7, #2]
 8002b64:	041a      	lsls	r2, r3, #16
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	619a      	str	r2, [r3, #24]
}
 8002b6a:	bf00      	nop
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr
	...

08002b78 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b082      	sub	sp, #8
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	4603      	mov	r3, r0
 8002b80:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002b82:	4b08      	ldr	r3, [pc, #32]	@ (8002ba4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b84:	695a      	ldr	r2, [r3, #20]
 8002b86:	88fb      	ldrh	r3, [r7, #6]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d006      	beq.n	8002b9c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002b8e:	4a05      	ldr	r2, [pc, #20]	@ (8002ba4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b90:	88fb      	ldrh	r3, [r7, #6]
 8002b92:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002b94:	88fb      	ldrh	r3, [r7, #6]
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7fd fd38 	bl	800060c <HAL_GPIO_EXTI_Callback>
  }
}
 8002b9c:	bf00      	nop
 8002b9e:	3708      	adds	r7, #8
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	40013c00 	.word	0x40013c00

08002ba8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d101      	bne.n	8002bba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e12b      	b.n	8002e12 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d106      	bne.n	8002bd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f7fe fdd0 	bl	8001774 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2224      	movs	r2, #36	@ 0x24
 8002bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f022 0201 	bic.w	r2, r2, #1
 8002bea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002bfa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c0c:	f000 fd5c 	bl	80036c8 <HAL_RCC_GetPCLK1Freq>
 8002c10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	4a81      	ldr	r2, [pc, #516]	@ (8002e1c <HAL_I2C_Init+0x274>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d807      	bhi.n	8002c2c <HAL_I2C_Init+0x84>
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	4a80      	ldr	r2, [pc, #512]	@ (8002e20 <HAL_I2C_Init+0x278>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	bf94      	ite	ls
 8002c24:	2301      	movls	r3, #1
 8002c26:	2300      	movhi	r3, #0
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	e006      	b.n	8002c3a <HAL_I2C_Init+0x92>
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	4a7d      	ldr	r2, [pc, #500]	@ (8002e24 <HAL_I2C_Init+0x27c>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	bf94      	ite	ls
 8002c34:	2301      	movls	r3, #1
 8002c36:	2300      	movhi	r3, #0
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e0e7      	b.n	8002e12 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	4a78      	ldr	r2, [pc, #480]	@ (8002e28 <HAL_I2C_Init+0x280>)
 8002c46:	fba2 2303 	umull	r2, r3, r2, r3
 8002c4a:	0c9b      	lsrs	r3, r3, #18
 8002c4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	68ba      	ldr	r2, [r7, #8]
 8002c5e:	430a      	orrs	r2, r1
 8002c60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	6a1b      	ldr	r3, [r3, #32]
 8002c68:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	4a6a      	ldr	r2, [pc, #424]	@ (8002e1c <HAL_I2C_Init+0x274>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d802      	bhi.n	8002c7c <HAL_I2C_Init+0xd4>
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	3301      	adds	r3, #1
 8002c7a:	e009      	b.n	8002c90 <HAL_I2C_Init+0xe8>
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002c82:	fb02 f303 	mul.w	r3, r2, r3
 8002c86:	4a69      	ldr	r2, [pc, #420]	@ (8002e2c <HAL_I2C_Init+0x284>)
 8002c88:	fba2 2303 	umull	r2, r3, r2, r3
 8002c8c:	099b      	lsrs	r3, r3, #6
 8002c8e:	3301      	adds	r3, #1
 8002c90:	687a      	ldr	r2, [r7, #4]
 8002c92:	6812      	ldr	r2, [r2, #0]
 8002c94:	430b      	orrs	r3, r1
 8002c96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	69db      	ldr	r3, [r3, #28]
 8002c9e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002ca2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	495c      	ldr	r1, [pc, #368]	@ (8002e1c <HAL_I2C_Init+0x274>)
 8002cac:	428b      	cmp	r3, r1
 8002cae:	d819      	bhi.n	8002ce4 <HAL_I2C_Init+0x13c>
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	1e59      	subs	r1, r3, #1
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	005b      	lsls	r3, r3, #1
 8002cba:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cbe:	1c59      	adds	r1, r3, #1
 8002cc0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002cc4:	400b      	ands	r3, r1
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d00a      	beq.n	8002ce0 <HAL_I2C_Init+0x138>
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	1e59      	subs	r1, r3, #1
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cd8:	3301      	adds	r3, #1
 8002cda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cde:	e051      	b.n	8002d84 <HAL_I2C_Init+0x1dc>
 8002ce0:	2304      	movs	r3, #4
 8002ce2:	e04f      	b.n	8002d84 <HAL_I2C_Init+0x1dc>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d111      	bne.n	8002d10 <HAL_I2C_Init+0x168>
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	1e58      	subs	r0, r3, #1
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6859      	ldr	r1, [r3, #4]
 8002cf4:	460b      	mov	r3, r1
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	440b      	add	r3, r1
 8002cfa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cfe:	3301      	adds	r3, #1
 8002d00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	bf0c      	ite	eq
 8002d08:	2301      	moveq	r3, #1
 8002d0a:	2300      	movne	r3, #0
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	e012      	b.n	8002d36 <HAL_I2C_Init+0x18e>
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	1e58      	subs	r0, r3, #1
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6859      	ldr	r1, [r3, #4]
 8002d18:	460b      	mov	r3, r1
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	440b      	add	r3, r1
 8002d1e:	0099      	lsls	r1, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d26:	3301      	adds	r3, #1
 8002d28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	bf0c      	ite	eq
 8002d30:	2301      	moveq	r3, #1
 8002d32:	2300      	movne	r3, #0
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <HAL_I2C_Init+0x196>
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e022      	b.n	8002d84 <HAL_I2C_Init+0x1dc>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d10e      	bne.n	8002d64 <HAL_I2C_Init+0x1bc>
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	1e58      	subs	r0, r3, #1
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6859      	ldr	r1, [r3, #4]
 8002d4e:	460b      	mov	r3, r1
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	440b      	add	r3, r1
 8002d54:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d58:	3301      	adds	r3, #1
 8002d5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d62:	e00f      	b.n	8002d84 <HAL_I2C_Init+0x1dc>
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	1e58      	subs	r0, r3, #1
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6859      	ldr	r1, [r3, #4]
 8002d6c:	460b      	mov	r3, r1
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	440b      	add	r3, r1
 8002d72:	0099      	lsls	r1, r3, #2
 8002d74:	440b      	add	r3, r1
 8002d76:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d80:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d84:	6879      	ldr	r1, [r7, #4]
 8002d86:	6809      	ldr	r1, [r1, #0]
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	69da      	ldr	r2, [r3, #28]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6a1b      	ldr	r3, [r3, #32]
 8002d9e:	431a      	orrs	r2, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	430a      	orrs	r2, r1
 8002da6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002db2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002db6:	687a      	ldr	r2, [r7, #4]
 8002db8:	6911      	ldr	r1, [r2, #16]
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	68d2      	ldr	r2, [r2, #12]
 8002dbe:	4311      	orrs	r1, r2
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	6812      	ldr	r2, [r2, #0]
 8002dc4:	430b      	orrs	r3, r1
 8002dc6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	695a      	ldr	r2, [r3, #20]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	699b      	ldr	r3, [r3, #24]
 8002dda:	431a      	orrs	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	430a      	orrs	r2, r1
 8002de2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f042 0201 	orr.w	r2, r2, #1
 8002df2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2200      	movs	r2, #0
 8002df8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2220      	movs	r2, #32
 8002dfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002e10:	2300      	movs	r3, #0
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3710      	adds	r7, #16
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	000186a0 	.word	0x000186a0
 8002e20:	001e847f 	.word	0x001e847f
 8002e24:	003d08ff 	.word	0x003d08ff
 8002e28:	431bde83 	.word	0x431bde83
 8002e2c:	10624dd3 	.word	0x10624dd3

08002e30 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b088      	sub	sp, #32
 8002e34:	af02      	add	r7, sp, #8
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	607a      	str	r2, [r7, #4]
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	817b      	strh	r3, [r7, #10]
 8002e40:	4613      	mov	r3, r2
 8002e42:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e44:	f7ff f8dc 	bl	8002000 <HAL_GetTick>
 8002e48:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b20      	cmp	r3, #32
 8002e54:	f040 80e0 	bne.w	8003018 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	9300      	str	r3, [sp, #0]
 8002e5c:	2319      	movs	r3, #25
 8002e5e:	2201      	movs	r2, #1
 8002e60:	4970      	ldr	r1, [pc, #448]	@ (8003024 <HAL_I2C_Master_Transmit+0x1f4>)
 8002e62:	68f8      	ldr	r0, [r7, #12]
 8002e64:	f000 f964 	bl	8003130 <I2C_WaitOnFlagUntilTimeout>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d001      	beq.n	8002e72 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002e6e:	2302      	movs	r3, #2
 8002e70:	e0d3      	b.n	800301a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d101      	bne.n	8002e80 <HAL_I2C_Master_Transmit+0x50>
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	e0cc      	b.n	800301a <HAL_I2C_Master_Transmit+0x1ea>
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d007      	beq.n	8002ea6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f042 0201 	orr.w	r2, r2, #1
 8002ea4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002eb4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2221      	movs	r2, #33	@ 0x21
 8002eba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2210      	movs	r2, #16
 8002ec2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	893a      	ldrh	r2, [r7, #8]
 8002ed6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002edc:	b29a      	uxth	r2, r3
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	4a50      	ldr	r2, [pc, #320]	@ (8003028 <HAL_I2C_Master_Transmit+0x1f8>)
 8002ee6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002ee8:	8979      	ldrh	r1, [r7, #10]
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	6a3a      	ldr	r2, [r7, #32]
 8002eee:	68f8      	ldr	r0, [r7, #12]
 8002ef0:	f000 f89c 	bl	800302c <I2C_MasterRequestWrite>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d001      	beq.n	8002efe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e08d      	b.n	800301a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002efe:	2300      	movs	r3, #0
 8002f00:	613b      	str	r3, [r7, #16]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	695b      	ldr	r3, [r3, #20]
 8002f08:	613b      	str	r3, [r7, #16]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	699b      	ldr	r3, [r3, #24]
 8002f10:	613b      	str	r3, [r7, #16]
 8002f12:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002f14:	e066      	b.n	8002fe4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f16:	697a      	ldr	r2, [r7, #20]
 8002f18:	6a39      	ldr	r1, [r7, #32]
 8002f1a:	68f8      	ldr	r0, [r7, #12]
 8002f1c:	f000 fa22 	bl	8003364 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d00d      	beq.n	8002f42 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2a:	2b04      	cmp	r3, #4
 8002f2c:	d107      	bne.n	8002f3e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f3c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e06b      	b.n	800301a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f46:	781a      	ldrb	r2, [r3, #0]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f52:	1c5a      	adds	r2, r3, #1
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f6a:	3b01      	subs	r3, #1
 8002f6c:	b29a      	uxth	r2, r3
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	695b      	ldr	r3, [r3, #20]
 8002f78:	f003 0304 	and.w	r3, r3, #4
 8002f7c:	2b04      	cmp	r3, #4
 8002f7e:	d11b      	bne.n	8002fb8 <HAL_I2C_Master_Transmit+0x188>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d017      	beq.n	8002fb8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f8c:	781a      	ldrb	r2, [r3, #0]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f98:	1c5a      	adds	r2, r3, #1
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	b29a      	uxth	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	b29a      	uxth	r2, r3
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fb8:	697a      	ldr	r2, [r7, #20]
 8002fba:	6a39      	ldr	r1, [r7, #32]
 8002fbc:	68f8      	ldr	r0, [r7, #12]
 8002fbe:	f000 fa19 	bl	80033f4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d00d      	beq.n	8002fe4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fcc:	2b04      	cmp	r3, #4
 8002fce:	d107      	bne.n	8002fe0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fde:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e01a      	b.n	800301a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d194      	bne.n	8002f16 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ffa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2220      	movs	r2, #32
 8003000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2200      	movs	r2, #0
 8003008:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003014:	2300      	movs	r3, #0
 8003016:	e000      	b.n	800301a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003018:	2302      	movs	r3, #2
  }
}
 800301a:	4618      	mov	r0, r3
 800301c:	3718      	adds	r7, #24
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	00100002 	.word	0x00100002
 8003028:	ffff0000 	.word	0xffff0000

0800302c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b088      	sub	sp, #32
 8003030:	af02      	add	r7, sp, #8
 8003032:	60f8      	str	r0, [r7, #12]
 8003034:	607a      	str	r2, [r7, #4]
 8003036:	603b      	str	r3, [r7, #0]
 8003038:	460b      	mov	r3, r1
 800303a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003040:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	2b08      	cmp	r3, #8
 8003046:	d006      	beq.n	8003056 <I2C_MasterRequestWrite+0x2a>
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d003      	beq.n	8003056 <I2C_MasterRequestWrite+0x2a>
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003054:	d108      	bne.n	8003068 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003064:	601a      	str	r2, [r3, #0]
 8003066:	e00b      	b.n	8003080 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800306c:	2b12      	cmp	r3, #18
 800306e:	d107      	bne.n	8003080 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800307e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	9300      	str	r3, [sp, #0]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800308c:	68f8      	ldr	r0, [r7, #12]
 800308e:	f000 f84f 	bl	8003130 <I2C_WaitOnFlagUntilTimeout>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d00d      	beq.n	80030b4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030a6:	d103      	bne.n	80030b0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030ae:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e035      	b.n	8003120 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	691b      	ldr	r3, [r3, #16]
 80030b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80030bc:	d108      	bne.n	80030d0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80030be:	897b      	ldrh	r3, [r7, #10]
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	461a      	mov	r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80030cc:	611a      	str	r2, [r3, #16]
 80030ce:	e01b      	b.n	8003108 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80030d0:	897b      	ldrh	r3, [r7, #10]
 80030d2:	11db      	asrs	r3, r3, #7
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	f003 0306 	and.w	r3, r3, #6
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	f063 030f 	orn	r3, r3, #15
 80030e0:	b2da      	uxtb	r2, r3
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	490e      	ldr	r1, [pc, #56]	@ (8003128 <I2C_MasterRequestWrite+0xfc>)
 80030ee:	68f8      	ldr	r0, [r7, #12]
 80030f0:	f000 f898 	bl	8003224 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d001      	beq.n	80030fe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e010      	b.n	8003120 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80030fe:	897b      	ldrh	r3, [r7, #10]
 8003100:	b2da      	uxtb	r2, r3
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	4907      	ldr	r1, [pc, #28]	@ (800312c <I2C_MasterRequestWrite+0x100>)
 800310e:	68f8      	ldr	r0, [r7, #12]
 8003110:	f000 f888 	bl	8003224 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d001      	beq.n	800311e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e000      	b.n	8003120 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800311e:	2300      	movs	r3, #0
}
 8003120:	4618      	mov	r0, r3
 8003122:	3718      	adds	r7, #24
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	00010008 	.word	0x00010008
 800312c:	00010002 	.word	0x00010002

08003130 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	60b9      	str	r1, [r7, #8]
 800313a:	603b      	str	r3, [r7, #0]
 800313c:	4613      	mov	r3, r2
 800313e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003140:	e048      	b.n	80031d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003148:	d044      	beq.n	80031d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800314a:	f7fe ff59 	bl	8002000 <HAL_GetTick>
 800314e:	4602      	mov	r2, r0
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	683a      	ldr	r2, [r7, #0]
 8003156:	429a      	cmp	r2, r3
 8003158:	d302      	bcc.n	8003160 <I2C_WaitOnFlagUntilTimeout+0x30>
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d139      	bne.n	80031d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	0c1b      	lsrs	r3, r3, #16
 8003164:	b2db      	uxtb	r3, r3
 8003166:	2b01      	cmp	r3, #1
 8003168:	d10d      	bne.n	8003186 <I2C_WaitOnFlagUntilTimeout+0x56>
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	43da      	mvns	r2, r3
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	4013      	ands	r3, r2
 8003176:	b29b      	uxth	r3, r3
 8003178:	2b00      	cmp	r3, #0
 800317a:	bf0c      	ite	eq
 800317c:	2301      	moveq	r3, #1
 800317e:	2300      	movne	r3, #0
 8003180:	b2db      	uxtb	r3, r3
 8003182:	461a      	mov	r2, r3
 8003184:	e00c      	b.n	80031a0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	43da      	mvns	r2, r3
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	4013      	ands	r3, r2
 8003192:	b29b      	uxth	r3, r3
 8003194:	2b00      	cmp	r3, #0
 8003196:	bf0c      	ite	eq
 8003198:	2301      	moveq	r3, #1
 800319a:	2300      	movne	r3, #0
 800319c:	b2db      	uxtb	r3, r3
 800319e:	461a      	mov	r2, r3
 80031a0:	79fb      	ldrb	r3, [r7, #7]
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d116      	bne.n	80031d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2200      	movs	r2, #0
 80031aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2220      	movs	r2, #32
 80031b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2200      	movs	r2, #0
 80031b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c0:	f043 0220 	orr.w	r2, r3, #32
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e023      	b.n	800321c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	0c1b      	lsrs	r3, r3, #16
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d10d      	bne.n	80031fa <I2C_WaitOnFlagUntilTimeout+0xca>
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	695b      	ldr	r3, [r3, #20]
 80031e4:	43da      	mvns	r2, r3
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	4013      	ands	r3, r2
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	bf0c      	ite	eq
 80031f0:	2301      	moveq	r3, #1
 80031f2:	2300      	movne	r3, #0
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	461a      	mov	r2, r3
 80031f8:	e00c      	b.n	8003214 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	699b      	ldr	r3, [r3, #24]
 8003200:	43da      	mvns	r2, r3
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	4013      	ands	r3, r2
 8003206:	b29b      	uxth	r3, r3
 8003208:	2b00      	cmp	r3, #0
 800320a:	bf0c      	ite	eq
 800320c:	2301      	moveq	r3, #1
 800320e:	2300      	movne	r3, #0
 8003210:	b2db      	uxtb	r3, r3
 8003212:	461a      	mov	r2, r3
 8003214:	79fb      	ldrb	r3, [r7, #7]
 8003216:	429a      	cmp	r2, r3
 8003218:	d093      	beq.n	8003142 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800321a:	2300      	movs	r3, #0
}
 800321c:	4618      	mov	r0, r3
 800321e:	3710      	adds	r7, #16
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}

08003224 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b084      	sub	sp, #16
 8003228:	af00      	add	r7, sp, #0
 800322a:	60f8      	str	r0, [r7, #12]
 800322c:	60b9      	str	r1, [r7, #8]
 800322e:	607a      	str	r2, [r7, #4]
 8003230:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003232:	e071      	b.n	8003318 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	695b      	ldr	r3, [r3, #20]
 800323a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800323e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003242:	d123      	bne.n	800328c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003252:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800325c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2200      	movs	r2, #0
 8003262:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2220      	movs	r2, #32
 8003268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2200      	movs	r2, #0
 8003270:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003278:	f043 0204 	orr.w	r2, r3, #4
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e067      	b.n	800335c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003292:	d041      	beq.n	8003318 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003294:	f7fe feb4 	bl	8002000 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d302      	bcc.n	80032aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d136      	bne.n	8003318 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	0c1b      	lsrs	r3, r3, #16
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d10c      	bne.n	80032ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	695b      	ldr	r3, [r3, #20]
 80032ba:	43da      	mvns	r2, r3
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	4013      	ands	r3, r2
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	bf14      	ite	ne
 80032c6:	2301      	movne	r3, #1
 80032c8:	2300      	moveq	r3, #0
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	e00b      	b.n	80032e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	699b      	ldr	r3, [r3, #24]
 80032d4:	43da      	mvns	r2, r3
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	4013      	ands	r3, r2
 80032da:	b29b      	uxth	r3, r3
 80032dc:	2b00      	cmp	r3, #0
 80032de:	bf14      	ite	ne
 80032e0:	2301      	movne	r3, #1
 80032e2:	2300      	moveq	r3, #0
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d016      	beq.n	8003318 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2200      	movs	r2, #0
 80032ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2220      	movs	r2, #32
 80032f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2200      	movs	r2, #0
 80032fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003304:	f043 0220 	orr.w	r2, r3, #32
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e021      	b.n	800335c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	0c1b      	lsrs	r3, r3, #16
 800331c:	b2db      	uxtb	r3, r3
 800331e:	2b01      	cmp	r3, #1
 8003320:	d10c      	bne.n	800333c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	695b      	ldr	r3, [r3, #20]
 8003328:	43da      	mvns	r2, r3
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	4013      	ands	r3, r2
 800332e:	b29b      	uxth	r3, r3
 8003330:	2b00      	cmp	r3, #0
 8003332:	bf14      	ite	ne
 8003334:	2301      	movne	r3, #1
 8003336:	2300      	moveq	r3, #0
 8003338:	b2db      	uxtb	r3, r3
 800333a:	e00b      	b.n	8003354 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	43da      	mvns	r2, r3
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	4013      	ands	r3, r2
 8003348:	b29b      	uxth	r3, r3
 800334a:	2b00      	cmp	r3, #0
 800334c:	bf14      	ite	ne
 800334e:	2301      	movne	r3, #1
 8003350:	2300      	moveq	r3, #0
 8003352:	b2db      	uxtb	r3, r3
 8003354:	2b00      	cmp	r3, #0
 8003356:	f47f af6d 	bne.w	8003234 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800335a:	2300      	movs	r3, #0
}
 800335c:	4618      	mov	r0, r3
 800335e:	3710      	adds	r7, #16
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}

08003364 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	60f8      	str	r0, [r7, #12]
 800336c:	60b9      	str	r1, [r7, #8]
 800336e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003370:	e034      	b.n	80033dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003372:	68f8      	ldr	r0, [r7, #12]
 8003374:	f000 f886 	bl	8003484 <I2C_IsAcknowledgeFailed>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d001      	beq.n	8003382 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e034      	b.n	80033ec <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003388:	d028      	beq.n	80033dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800338a:	f7fe fe39 	bl	8002000 <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	68ba      	ldr	r2, [r7, #8]
 8003396:	429a      	cmp	r2, r3
 8003398:	d302      	bcc.n	80033a0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d11d      	bne.n	80033dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	695b      	ldr	r3, [r3, #20]
 80033a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033aa:	2b80      	cmp	r3, #128	@ 0x80
 80033ac:	d016      	beq.n	80033dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2200      	movs	r2, #0
 80033b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2220      	movs	r2, #32
 80033b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2200      	movs	r2, #0
 80033c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c8:	f043 0220 	orr.w	r2, r3, #32
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e007      	b.n	80033ec <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	695b      	ldr	r3, [r3, #20]
 80033e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033e6:	2b80      	cmp	r3, #128	@ 0x80
 80033e8:	d1c3      	bne.n	8003372 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80033ea:	2300      	movs	r3, #0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3710      	adds	r7, #16
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003400:	e034      	b.n	800346c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003402:	68f8      	ldr	r0, [r7, #12]
 8003404:	f000 f83e 	bl	8003484 <I2C_IsAcknowledgeFailed>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d001      	beq.n	8003412 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e034      	b.n	800347c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003418:	d028      	beq.n	800346c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800341a:	f7fe fdf1 	bl	8002000 <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	68ba      	ldr	r2, [r7, #8]
 8003426:	429a      	cmp	r2, r3
 8003428:	d302      	bcc.n	8003430 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d11d      	bne.n	800346c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	695b      	ldr	r3, [r3, #20]
 8003436:	f003 0304 	and.w	r3, r3, #4
 800343a:	2b04      	cmp	r3, #4
 800343c:	d016      	beq.n	800346c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2220      	movs	r2, #32
 8003448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003458:	f043 0220 	orr.w	r2, r3, #32
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2200      	movs	r2, #0
 8003464:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e007      	b.n	800347c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	695b      	ldr	r3, [r3, #20]
 8003472:	f003 0304 	and.w	r3, r3, #4
 8003476:	2b04      	cmp	r3, #4
 8003478:	d1c3      	bne.n	8003402 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800347a:	2300      	movs	r3, #0
}
 800347c:	4618      	mov	r0, r3
 800347e:	3710      	adds	r7, #16
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}

08003484 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	695b      	ldr	r3, [r3, #20]
 8003492:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003496:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800349a:	d11b      	bne.n	80034d4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80034a4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2220      	movs	r2, #32
 80034b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c0:	f043 0204 	orr.w	r2, r3, #4
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	e000      	b.n	80034d6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	370c      	adds	r7, #12
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
	...

080034e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b084      	sub	sp, #16
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d101      	bne.n	80034f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e0cc      	b.n	8003692 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034f8:	4b68      	ldr	r3, [pc, #416]	@ (800369c <HAL_RCC_ClockConfig+0x1b8>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 030f 	and.w	r3, r3, #15
 8003500:	683a      	ldr	r2, [r7, #0]
 8003502:	429a      	cmp	r2, r3
 8003504:	d90c      	bls.n	8003520 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003506:	4b65      	ldr	r3, [pc, #404]	@ (800369c <HAL_RCC_ClockConfig+0x1b8>)
 8003508:	683a      	ldr	r2, [r7, #0]
 800350a:	b2d2      	uxtb	r2, r2
 800350c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800350e:	4b63      	ldr	r3, [pc, #396]	@ (800369c <HAL_RCC_ClockConfig+0x1b8>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 030f 	and.w	r3, r3, #15
 8003516:	683a      	ldr	r2, [r7, #0]
 8003518:	429a      	cmp	r2, r3
 800351a:	d001      	beq.n	8003520 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	e0b8      	b.n	8003692 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0302 	and.w	r3, r3, #2
 8003528:	2b00      	cmp	r3, #0
 800352a:	d020      	beq.n	800356e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 0304 	and.w	r3, r3, #4
 8003534:	2b00      	cmp	r3, #0
 8003536:	d005      	beq.n	8003544 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003538:	4b59      	ldr	r3, [pc, #356]	@ (80036a0 <HAL_RCC_ClockConfig+0x1bc>)
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	4a58      	ldr	r2, [pc, #352]	@ (80036a0 <HAL_RCC_ClockConfig+0x1bc>)
 800353e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003542:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0308 	and.w	r3, r3, #8
 800354c:	2b00      	cmp	r3, #0
 800354e:	d005      	beq.n	800355c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003550:	4b53      	ldr	r3, [pc, #332]	@ (80036a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	4a52      	ldr	r2, [pc, #328]	@ (80036a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003556:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800355a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800355c:	4b50      	ldr	r3, [pc, #320]	@ (80036a0 <HAL_RCC_ClockConfig+0x1bc>)
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	494d      	ldr	r1, [pc, #308]	@ (80036a0 <HAL_RCC_ClockConfig+0x1bc>)
 800356a:	4313      	orrs	r3, r2
 800356c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0301 	and.w	r3, r3, #1
 8003576:	2b00      	cmp	r3, #0
 8003578:	d044      	beq.n	8003604 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	2b01      	cmp	r3, #1
 8003580:	d107      	bne.n	8003592 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003582:	4b47      	ldr	r3, [pc, #284]	@ (80036a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d119      	bne.n	80035c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e07f      	b.n	8003692 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	2b02      	cmp	r3, #2
 8003598:	d003      	beq.n	80035a2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800359e:	2b03      	cmp	r3, #3
 80035a0:	d107      	bne.n	80035b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035a2:	4b3f      	ldr	r3, [pc, #252]	@ (80036a0 <HAL_RCC_ClockConfig+0x1bc>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d109      	bne.n	80035c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e06f      	b.n	8003692 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035b2:	4b3b      	ldr	r3, [pc, #236]	@ (80036a0 <HAL_RCC_ClockConfig+0x1bc>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0302 	and.w	r3, r3, #2
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d101      	bne.n	80035c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e067      	b.n	8003692 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035c2:	4b37      	ldr	r3, [pc, #220]	@ (80036a0 <HAL_RCC_ClockConfig+0x1bc>)
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	f023 0203 	bic.w	r2, r3, #3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	4934      	ldr	r1, [pc, #208]	@ (80036a0 <HAL_RCC_ClockConfig+0x1bc>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035d4:	f7fe fd14 	bl	8002000 <HAL_GetTick>
 80035d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035da:	e00a      	b.n	80035f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035dc:	f7fe fd10 	bl	8002000 <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e04f      	b.n	8003692 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035f2:	4b2b      	ldr	r3, [pc, #172]	@ (80036a0 <HAL_RCC_ClockConfig+0x1bc>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f003 020c 	and.w	r2, r3, #12
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	429a      	cmp	r2, r3
 8003602:	d1eb      	bne.n	80035dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003604:	4b25      	ldr	r3, [pc, #148]	@ (800369c <HAL_RCC_ClockConfig+0x1b8>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 030f 	and.w	r3, r3, #15
 800360c:	683a      	ldr	r2, [r7, #0]
 800360e:	429a      	cmp	r2, r3
 8003610:	d20c      	bcs.n	800362c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003612:	4b22      	ldr	r3, [pc, #136]	@ (800369c <HAL_RCC_ClockConfig+0x1b8>)
 8003614:	683a      	ldr	r2, [r7, #0]
 8003616:	b2d2      	uxtb	r2, r2
 8003618:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800361a:	4b20      	ldr	r3, [pc, #128]	@ (800369c <HAL_RCC_ClockConfig+0x1b8>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 030f 	and.w	r3, r3, #15
 8003622:	683a      	ldr	r2, [r7, #0]
 8003624:	429a      	cmp	r2, r3
 8003626:	d001      	beq.n	800362c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e032      	b.n	8003692 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0304 	and.w	r3, r3, #4
 8003634:	2b00      	cmp	r3, #0
 8003636:	d008      	beq.n	800364a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003638:	4b19      	ldr	r3, [pc, #100]	@ (80036a0 <HAL_RCC_ClockConfig+0x1bc>)
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	4916      	ldr	r1, [pc, #88]	@ (80036a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003646:	4313      	orrs	r3, r2
 8003648:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0308 	and.w	r3, r3, #8
 8003652:	2b00      	cmp	r3, #0
 8003654:	d009      	beq.n	800366a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003656:	4b12      	ldr	r3, [pc, #72]	@ (80036a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	00db      	lsls	r3, r3, #3
 8003664:	490e      	ldr	r1, [pc, #56]	@ (80036a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003666:	4313      	orrs	r3, r2
 8003668:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800366a:	f000 f887 	bl	800377c <HAL_RCC_GetSysClockFreq>
 800366e:	4602      	mov	r2, r0
 8003670:	4b0b      	ldr	r3, [pc, #44]	@ (80036a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	091b      	lsrs	r3, r3, #4
 8003676:	f003 030f 	and.w	r3, r3, #15
 800367a:	490a      	ldr	r1, [pc, #40]	@ (80036a4 <HAL_RCC_ClockConfig+0x1c0>)
 800367c:	5ccb      	ldrb	r3, [r1, r3]
 800367e:	fa22 f303 	lsr.w	r3, r2, r3
 8003682:	4a09      	ldr	r2, [pc, #36]	@ (80036a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003684:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003686:	4b09      	ldr	r3, [pc, #36]	@ (80036ac <HAL_RCC_ClockConfig+0x1c8>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4618      	mov	r0, r3
 800368c:	f7fe f95e 	bl	800194c <HAL_InitTick>

  return HAL_OK;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3710      	adds	r7, #16
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	40023c00 	.word	0x40023c00
 80036a0:	40023800 	.word	0x40023800
 80036a4:	0800a034 	.word	0x0800a034
 80036a8:	20000000 	.word	0x20000000
 80036ac:	20000014 	.word	0x20000014

080036b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036b0:	b480      	push	{r7}
 80036b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036b4:	4b03      	ldr	r3, [pc, #12]	@ (80036c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80036b6:	681b      	ldr	r3, [r3, #0]
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop
 80036c4:	20000000 	.word	0x20000000

080036c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80036cc:	f7ff fff0 	bl	80036b0 <HAL_RCC_GetHCLKFreq>
 80036d0:	4602      	mov	r2, r0
 80036d2:	4b05      	ldr	r3, [pc, #20]	@ (80036e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	0a9b      	lsrs	r3, r3, #10
 80036d8:	f003 0307 	and.w	r3, r3, #7
 80036dc:	4903      	ldr	r1, [pc, #12]	@ (80036ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80036de:	5ccb      	ldrb	r3, [r1, r3]
 80036e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	40023800 	.word	0x40023800
 80036ec:	0800a044 	.word	0x0800a044

080036f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036f4:	f7ff ffdc 	bl	80036b0 <HAL_RCC_GetHCLKFreq>
 80036f8:	4602      	mov	r2, r0
 80036fa:	4b05      	ldr	r3, [pc, #20]	@ (8003710 <HAL_RCC_GetPCLK2Freq+0x20>)
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	0b5b      	lsrs	r3, r3, #13
 8003700:	f003 0307 	and.w	r3, r3, #7
 8003704:	4903      	ldr	r1, [pc, #12]	@ (8003714 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003706:	5ccb      	ldrb	r3, [r1, r3]
 8003708:	fa22 f303 	lsr.w	r3, r2, r3
}
 800370c:	4618      	mov	r0, r3
 800370e:	bd80      	pop	{r7, pc}
 8003710:	40023800 	.word	0x40023800
 8003714:	0800a044 	.word	0x0800a044

08003718 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	220f      	movs	r2, #15
 8003726:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003728:	4b12      	ldr	r3, [pc, #72]	@ (8003774 <HAL_RCC_GetClockConfig+0x5c>)
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	f003 0203 	and.w	r2, r3, #3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003734:	4b0f      	ldr	r3, [pc, #60]	@ (8003774 <HAL_RCC_GetClockConfig+0x5c>)
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003740:	4b0c      	ldr	r3, [pc, #48]	@ (8003774 <HAL_RCC_GetClockConfig+0x5c>)
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800374c:	4b09      	ldr	r3, [pc, #36]	@ (8003774 <HAL_RCC_GetClockConfig+0x5c>)
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	08db      	lsrs	r3, r3, #3
 8003752:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800375a:	4b07      	ldr	r3, [pc, #28]	@ (8003778 <HAL_RCC_GetClockConfig+0x60>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 020f 	and.w	r2, r3, #15
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	601a      	str	r2, [r3, #0]
}
 8003766:	bf00      	nop
 8003768:	370c      	adds	r7, #12
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	40023800 	.word	0x40023800
 8003778:	40023c00 	.word	0x40023c00

0800377c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800377c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003780:	b0ae      	sub	sp, #184	@ 0xb8
 8003782:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003784:	2300      	movs	r3, #0
 8003786:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800378a:	2300      	movs	r3, #0
 800378c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003790:	2300      	movs	r3, #0
 8003792:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003796:	2300      	movs	r3, #0
 8003798:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800379c:	2300      	movs	r3, #0
 800379e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037a2:	4bcb      	ldr	r3, [pc, #812]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x354>)
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	f003 030c 	and.w	r3, r3, #12
 80037aa:	2b0c      	cmp	r3, #12
 80037ac:	f200 8206 	bhi.w	8003bbc <HAL_RCC_GetSysClockFreq+0x440>
 80037b0:	a201      	add	r2, pc, #4	@ (adr r2, 80037b8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80037b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037b6:	bf00      	nop
 80037b8:	080037ed 	.word	0x080037ed
 80037bc:	08003bbd 	.word	0x08003bbd
 80037c0:	08003bbd 	.word	0x08003bbd
 80037c4:	08003bbd 	.word	0x08003bbd
 80037c8:	080037f5 	.word	0x080037f5
 80037cc:	08003bbd 	.word	0x08003bbd
 80037d0:	08003bbd 	.word	0x08003bbd
 80037d4:	08003bbd 	.word	0x08003bbd
 80037d8:	080037fd 	.word	0x080037fd
 80037dc:	08003bbd 	.word	0x08003bbd
 80037e0:	08003bbd 	.word	0x08003bbd
 80037e4:	08003bbd 	.word	0x08003bbd
 80037e8:	080039ed 	.word	0x080039ed
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037ec:	4bb9      	ldr	r3, [pc, #740]	@ (8003ad4 <HAL_RCC_GetSysClockFreq+0x358>)
 80037ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80037f2:	e1e7      	b.n	8003bc4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037f4:	4bb8      	ldr	r3, [pc, #736]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80037f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80037fa:	e1e3      	b.n	8003bc4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037fc:	4bb4      	ldr	r3, [pc, #720]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x354>)
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003804:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003808:	4bb1      	ldr	r3, [pc, #708]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x354>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d071      	beq.n	80038f8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003814:	4bae      	ldr	r3, [pc, #696]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	099b      	lsrs	r3, r3, #6
 800381a:	2200      	movs	r2, #0
 800381c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003820:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003824:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003828:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800382c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003830:	2300      	movs	r3, #0
 8003832:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003836:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800383a:	4622      	mov	r2, r4
 800383c:	462b      	mov	r3, r5
 800383e:	f04f 0000 	mov.w	r0, #0
 8003842:	f04f 0100 	mov.w	r1, #0
 8003846:	0159      	lsls	r1, r3, #5
 8003848:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800384c:	0150      	lsls	r0, r2, #5
 800384e:	4602      	mov	r2, r0
 8003850:	460b      	mov	r3, r1
 8003852:	4621      	mov	r1, r4
 8003854:	1a51      	subs	r1, r2, r1
 8003856:	6439      	str	r1, [r7, #64]	@ 0x40
 8003858:	4629      	mov	r1, r5
 800385a:	eb63 0301 	sbc.w	r3, r3, r1
 800385e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003860:	f04f 0200 	mov.w	r2, #0
 8003864:	f04f 0300 	mov.w	r3, #0
 8003868:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800386c:	4649      	mov	r1, r9
 800386e:	018b      	lsls	r3, r1, #6
 8003870:	4641      	mov	r1, r8
 8003872:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003876:	4641      	mov	r1, r8
 8003878:	018a      	lsls	r2, r1, #6
 800387a:	4641      	mov	r1, r8
 800387c:	1a51      	subs	r1, r2, r1
 800387e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003880:	4649      	mov	r1, r9
 8003882:	eb63 0301 	sbc.w	r3, r3, r1
 8003886:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003888:	f04f 0200 	mov.w	r2, #0
 800388c:	f04f 0300 	mov.w	r3, #0
 8003890:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003894:	4649      	mov	r1, r9
 8003896:	00cb      	lsls	r3, r1, #3
 8003898:	4641      	mov	r1, r8
 800389a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800389e:	4641      	mov	r1, r8
 80038a0:	00ca      	lsls	r2, r1, #3
 80038a2:	4610      	mov	r0, r2
 80038a4:	4619      	mov	r1, r3
 80038a6:	4603      	mov	r3, r0
 80038a8:	4622      	mov	r2, r4
 80038aa:	189b      	adds	r3, r3, r2
 80038ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80038ae:	462b      	mov	r3, r5
 80038b0:	460a      	mov	r2, r1
 80038b2:	eb42 0303 	adc.w	r3, r2, r3
 80038b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80038b8:	f04f 0200 	mov.w	r2, #0
 80038bc:	f04f 0300 	mov.w	r3, #0
 80038c0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80038c4:	4629      	mov	r1, r5
 80038c6:	024b      	lsls	r3, r1, #9
 80038c8:	4621      	mov	r1, r4
 80038ca:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80038ce:	4621      	mov	r1, r4
 80038d0:	024a      	lsls	r2, r1, #9
 80038d2:	4610      	mov	r0, r2
 80038d4:	4619      	mov	r1, r3
 80038d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80038da:	2200      	movs	r2, #0
 80038dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80038e0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80038e4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80038e8:	f7fc fcfa 	bl	80002e0 <__aeabi_uldivmod>
 80038ec:	4602      	mov	r2, r0
 80038ee:	460b      	mov	r3, r1
 80038f0:	4613      	mov	r3, r2
 80038f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80038f6:	e067      	b.n	80039c8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038f8:	4b75      	ldr	r3, [pc, #468]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x354>)
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	099b      	lsrs	r3, r3, #6
 80038fe:	2200      	movs	r2, #0
 8003900:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003904:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003908:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800390c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003910:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003912:	2300      	movs	r3, #0
 8003914:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003916:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800391a:	4622      	mov	r2, r4
 800391c:	462b      	mov	r3, r5
 800391e:	f04f 0000 	mov.w	r0, #0
 8003922:	f04f 0100 	mov.w	r1, #0
 8003926:	0159      	lsls	r1, r3, #5
 8003928:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800392c:	0150      	lsls	r0, r2, #5
 800392e:	4602      	mov	r2, r0
 8003930:	460b      	mov	r3, r1
 8003932:	4621      	mov	r1, r4
 8003934:	1a51      	subs	r1, r2, r1
 8003936:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003938:	4629      	mov	r1, r5
 800393a:	eb63 0301 	sbc.w	r3, r3, r1
 800393e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003940:	f04f 0200 	mov.w	r2, #0
 8003944:	f04f 0300 	mov.w	r3, #0
 8003948:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800394c:	4649      	mov	r1, r9
 800394e:	018b      	lsls	r3, r1, #6
 8003950:	4641      	mov	r1, r8
 8003952:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003956:	4641      	mov	r1, r8
 8003958:	018a      	lsls	r2, r1, #6
 800395a:	4641      	mov	r1, r8
 800395c:	ebb2 0a01 	subs.w	sl, r2, r1
 8003960:	4649      	mov	r1, r9
 8003962:	eb63 0b01 	sbc.w	fp, r3, r1
 8003966:	f04f 0200 	mov.w	r2, #0
 800396a:	f04f 0300 	mov.w	r3, #0
 800396e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003972:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003976:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800397a:	4692      	mov	sl, r2
 800397c:	469b      	mov	fp, r3
 800397e:	4623      	mov	r3, r4
 8003980:	eb1a 0303 	adds.w	r3, sl, r3
 8003984:	623b      	str	r3, [r7, #32]
 8003986:	462b      	mov	r3, r5
 8003988:	eb4b 0303 	adc.w	r3, fp, r3
 800398c:	627b      	str	r3, [r7, #36]	@ 0x24
 800398e:	f04f 0200 	mov.w	r2, #0
 8003992:	f04f 0300 	mov.w	r3, #0
 8003996:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800399a:	4629      	mov	r1, r5
 800399c:	028b      	lsls	r3, r1, #10
 800399e:	4621      	mov	r1, r4
 80039a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039a4:	4621      	mov	r1, r4
 80039a6:	028a      	lsls	r2, r1, #10
 80039a8:	4610      	mov	r0, r2
 80039aa:	4619      	mov	r1, r3
 80039ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80039b0:	2200      	movs	r2, #0
 80039b2:	673b      	str	r3, [r7, #112]	@ 0x70
 80039b4:	677a      	str	r2, [r7, #116]	@ 0x74
 80039b6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80039ba:	f7fc fc91 	bl	80002e0 <__aeabi_uldivmod>
 80039be:	4602      	mov	r2, r0
 80039c0:	460b      	mov	r3, r1
 80039c2:	4613      	mov	r3, r2
 80039c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80039c8:	4b41      	ldr	r3, [pc, #260]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x354>)
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	0c1b      	lsrs	r3, r3, #16
 80039ce:	f003 0303 	and.w	r3, r3, #3
 80039d2:	3301      	adds	r3, #1
 80039d4:	005b      	lsls	r3, r3, #1
 80039d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80039da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80039de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80039e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80039e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80039ea:	e0eb      	b.n	8003bc4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039ec:	4b38      	ldr	r3, [pc, #224]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x354>)
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039f8:	4b35      	ldr	r3, [pc, #212]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x354>)
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d06b      	beq.n	8003adc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a04:	4b32      	ldr	r3, [pc, #200]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	099b      	lsrs	r3, r3, #6
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003a0e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003a10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003a12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a16:	663b      	str	r3, [r7, #96]	@ 0x60
 8003a18:	2300      	movs	r3, #0
 8003a1a:	667b      	str	r3, [r7, #100]	@ 0x64
 8003a1c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003a20:	4622      	mov	r2, r4
 8003a22:	462b      	mov	r3, r5
 8003a24:	f04f 0000 	mov.w	r0, #0
 8003a28:	f04f 0100 	mov.w	r1, #0
 8003a2c:	0159      	lsls	r1, r3, #5
 8003a2e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a32:	0150      	lsls	r0, r2, #5
 8003a34:	4602      	mov	r2, r0
 8003a36:	460b      	mov	r3, r1
 8003a38:	4621      	mov	r1, r4
 8003a3a:	1a51      	subs	r1, r2, r1
 8003a3c:	61b9      	str	r1, [r7, #24]
 8003a3e:	4629      	mov	r1, r5
 8003a40:	eb63 0301 	sbc.w	r3, r3, r1
 8003a44:	61fb      	str	r3, [r7, #28]
 8003a46:	f04f 0200 	mov.w	r2, #0
 8003a4a:	f04f 0300 	mov.w	r3, #0
 8003a4e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003a52:	4659      	mov	r1, fp
 8003a54:	018b      	lsls	r3, r1, #6
 8003a56:	4651      	mov	r1, sl
 8003a58:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a5c:	4651      	mov	r1, sl
 8003a5e:	018a      	lsls	r2, r1, #6
 8003a60:	4651      	mov	r1, sl
 8003a62:	ebb2 0801 	subs.w	r8, r2, r1
 8003a66:	4659      	mov	r1, fp
 8003a68:	eb63 0901 	sbc.w	r9, r3, r1
 8003a6c:	f04f 0200 	mov.w	r2, #0
 8003a70:	f04f 0300 	mov.w	r3, #0
 8003a74:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a78:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a7c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a80:	4690      	mov	r8, r2
 8003a82:	4699      	mov	r9, r3
 8003a84:	4623      	mov	r3, r4
 8003a86:	eb18 0303 	adds.w	r3, r8, r3
 8003a8a:	613b      	str	r3, [r7, #16]
 8003a8c:	462b      	mov	r3, r5
 8003a8e:	eb49 0303 	adc.w	r3, r9, r3
 8003a92:	617b      	str	r3, [r7, #20]
 8003a94:	f04f 0200 	mov.w	r2, #0
 8003a98:	f04f 0300 	mov.w	r3, #0
 8003a9c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003aa0:	4629      	mov	r1, r5
 8003aa2:	024b      	lsls	r3, r1, #9
 8003aa4:	4621      	mov	r1, r4
 8003aa6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003aaa:	4621      	mov	r1, r4
 8003aac:	024a      	lsls	r2, r1, #9
 8003aae:	4610      	mov	r0, r2
 8003ab0:	4619      	mov	r1, r3
 8003ab2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003aba:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003abc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003ac0:	f7fc fc0e 	bl	80002e0 <__aeabi_uldivmod>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	460b      	mov	r3, r1
 8003ac8:	4613      	mov	r3, r2
 8003aca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ace:	e065      	b.n	8003b9c <HAL_RCC_GetSysClockFreq+0x420>
 8003ad0:	40023800 	.word	0x40023800
 8003ad4:	00f42400 	.word	0x00f42400
 8003ad8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003adc:	4b3d      	ldr	r3, [pc, #244]	@ (8003bd4 <HAL_RCC_GetSysClockFreq+0x458>)
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	099b      	lsrs	r3, r3, #6
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	4611      	mov	r1, r2
 8003ae8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003aec:	653b      	str	r3, [r7, #80]	@ 0x50
 8003aee:	2300      	movs	r3, #0
 8003af0:	657b      	str	r3, [r7, #84]	@ 0x54
 8003af2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003af6:	4642      	mov	r2, r8
 8003af8:	464b      	mov	r3, r9
 8003afa:	f04f 0000 	mov.w	r0, #0
 8003afe:	f04f 0100 	mov.w	r1, #0
 8003b02:	0159      	lsls	r1, r3, #5
 8003b04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b08:	0150      	lsls	r0, r2, #5
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	460b      	mov	r3, r1
 8003b0e:	4641      	mov	r1, r8
 8003b10:	1a51      	subs	r1, r2, r1
 8003b12:	60b9      	str	r1, [r7, #8]
 8003b14:	4649      	mov	r1, r9
 8003b16:	eb63 0301 	sbc.w	r3, r3, r1
 8003b1a:	60fb      	str	r3, [r7, #12]
 8003b1c:	f04f 0200 	mov.w	r2, #0
 8003b20:	f04f 0300 	mov.w	r3, #0
 8003b24:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003b28:	4659      	mov	r1, fp
 8003b2a:	018b      	lsls	r3, r1, #6
 8003b2c:	4651      	mov	r1, sl
 8003b2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b32:	4651      	mov	r1, sl
 8003b34:	018a      	lsls	r2, r1, #6
 8003b36:	4651      	mov	r1, sl
 8003b38:	1a54      	subs	r4, r2, r1
 8003b3a:	4659      	mov	r1, fp
 8003b3c:	eb63 0501 	sbc.w	r5, r3, r1
 8003b40:	f04f 0200 	mov.w	r2, #0
 8003b44:	f04f 0300 	mov.w	r3, #0
 8003b48:	00eb      	lsls	r3, r5, #3
 8003b4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b4e:	00e2      	lsls	r2, r4, #3
 8003b50:	4614      	mov	r4, r2
 8003b52:	461d      	mov	r5, r3
 8003b54:	4643      	mov	r3, r8
 8003b56:	18e3      	adds	r3, r4, r3
 8003b58:	603b      	str	r3, [r7, #0]
 8003b5a:	464b      	mov	r3, r9
 8003b5c:	eb45 0303 	adc.w	r3, r5, r3
 8003b60:	607b      	str	r3, [r7, #4]
 8003b62:	f04f 0200 	mov.w	r2, #0
 8003b66:	f04f 0300 	mov.w	r3, #0
 8003b6a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b6e:	4629      	mov	r1, r5
 8003b70:	028b      	lsls	r3, r1, #10
 8003b72:	4621      	mov	r1, r4
 8003b74:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b78:	4621      	mov	r1, r4
 8003b7a:	028a      	lsls	r2, r1, #10
 8003b7c:	4610      	mov	r0, r2
 8003b7e:	4619      	mov	r1, r3
 8003b80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b84:	2200      	movs	r2, #0
 8003b86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b88:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003b8a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003b8e:	f7fc fba7 	bl	80002e0 <__aeabi_uldivmod>
 8003b92:	4602      	mov	r2, r0
 8003b94:	460b      	mov	r3, r1
 8003b96:	4613      	mov	r3, r2
 8003b98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003b9c:	4b0d      	ldr	r3, [pc, #52]	@ (8003bd4 <HAL_RCC_GetSysClockFreq+0x458>)
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	0f1b      	lsrs	r3, r3, #28
 8003ba2:	f003 0307 	and.w	r3, r3, #7
 8003ba6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003baa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003bae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003bba:	e003      	b.n	8003bc4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003bbc:	4b06      	ldr	r3, [pc, #24]	@ (8003bd8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003bbe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003bc2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bc4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	37b8      	adds	r7, #184	@ 0xb8
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bd2:	bf00      	nop
 8003bd4:	40023800 	.word	0x40023800
 8003bd8:	00f42400 	.word	0x00f42400

08003bdc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b086      	sub	sp, #24
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d101      	bne.n	8003bee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e28d      	b.n	800410a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0301 	and.w	r3, r3, #1
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	f000 8083 	beq.w	8003d02 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003bfc:	4b94      	ldr	r3, [pc, #592]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	f003 030c 	and.w	r3, r3, #12
 8003c04:	2b04      	cmp	r3, #4
 8003c06:	d019      	beq.n	8003c3c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003c08:	4b91      	ldr	r3, [pc, #580]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	f003 030c 	and.w	r3, r3, #12
        || \
 8003c10:	2b08      	cmp	r3, #8
 8003c12:	d106      	bne.n	8003c22 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003c14:	4b8e      	ldr	r3, [pc, #568]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c20:	d00c      	beq.n	8003c3c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c22:	4b8b      	ldr	r3, [pc, #556]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003c2a:	2b0c      	cmp	r3, #12
 8003c2c:	d112      	bne.n	8003c54 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c2e:	4b88      	ldr	r3, [pc, #544]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c3a:	d10b      	bne.n	8003c54 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c3c:	4b84      	ldr	r3, [pc, #528]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d05b      	beq.n	8003d00 <HAL_RCC_OscConfig+0x124>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d157      	bne.n	8003d00 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e25a      	b.n	800410a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c5c:	d106      	bne.n	8003c6c <HAL_RCC_OscConfig+0x90>
 8003c5e:	4b7c      	ldr	r3, [pc, #496]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a7b      	ldr	r2, [pc, #492]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003c64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c68:	6013      	str	r3, [r2, #0]
 8003c6a:	e01d      	b.n	8003ca8 <HAL_RCC_OscConfig+0xcc>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c74:	d10c      	bne.n	8003c90 <HAL_RCC_OscConfig+0xb4>
 8003c76:	4b76      	ldr	r3, [pc, #472]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a75      	ldr	r2, [pc, #468]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003c7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c80:	6013      	str	r3, [r2, #0]
 8003c82:	4b73      	ldr	r3, [pc, #460]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a72      	ldr	r2, [pc, #456]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003c88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c8c:	6013      	str	r3, [r2, #0]
 8003c8e:	e00b      	b.n	8003ca8 <HAL_RCC_OscConfig+0xcc>
 8003c90:	4b6f      	ldr	r3, [pc, #444]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a6e      	ldr	r2, [pc, #440]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003c96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c9a:	6013      	str	r3, [r2, #0]
 8003c9c:	4b6c      	ldr	r3, [pc, #432]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a6b      	ldr	r2, [pc, #428]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003ca2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ca6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d013      	beq.n	8003cd8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cb0:	f7fe f9a6 	bl	8002000 <HAL_GetTick>
 8003cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cb6:	e008      	b.n	8003cca <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cb8:	f7fe f9a2 	bl	8002000 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b64      	cmp	r3, #100	@ 0x64
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e21f      	b.n	800410a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cca:	4b61      	ldr	r3, [pc, #388]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d0f0      	beq.n	8003cb8 <HAL_RCC_OscConfig+0xdc>
 8003cd6:	e014      	b.n	8003d02 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd8:	f7fe f992 	bl	8002000 <HAL_GetTick>
 8003cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cde:	e008      	b.n	8003cf2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ce0:	f7fe f98e 	bl	8002000 <HAL_GetTick>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	2b64      	cmp	r3, #100	@ 0x64
 8003cec:	d901      	bls.n	8003cf2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e20b      	b.n	800410a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cf2:	4b57      	ldr	r3, [pc, #348]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d1f0      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x104>
 8003cfe:	e000      	b.n	8003d02 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0302 	and.w	r3, r3, #2
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d06f      	beq.n	8003dee <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003d0e:	4b50      	ldr	r3, [pc, #320]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	f003 030c 	and.w	r3, r3, #12
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d017      	beq.n	8003d4a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003d1a:	4b4d      	ldr	r3, [pc, #308]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	f003 030c 	and.w	r3, r3, #12
        || \
 8003d22:	2b08      	cmp	r3, #8
 8003d24:	d105      	bne.n	8003d32 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003d26:	4b4a      	ldr	r3, [pc, #296]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00b      	beq.n	8003d4a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d32:	4b47      	ldr	r3, [pc, #284]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003d3a:	2b0c      	cmp	r3, #12
 8003d3c:	d11c      	bne.n	8003d78 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d3e:	4b44      	ldr	r3, [pc, #272]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d116      	bne.n	8003d78 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d4a:	4b41      	ldr	r3, [pc, #260]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0302 	and.w	r3, r3, #2
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d005      	beq.n	8003d62 <HAL_RCC_OscConfig+0x186>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	d001      	beq.n	8003d62 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e1d3      	b.n	800410a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d62:	4b3b      	ldr	r3, [pc, #236]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	00db      	lsls	r3, r3, #3
 8003d70:	4937      	ldr	r1, [pc, #220]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d76:	e03a      	b.n	8003dee <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d020      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d80:	4b34      	ldr	r3, [pc, #208]	@ (8003e54 <HAL_RCC_OscConfig+0x278>)
 8003d82:	2201      	movs	r2, #1
 8003d84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d86:	f7fe f93b 	bl	8002000 <HAL_GetTick>
 8003d8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d8c:	e008      	b.n	8003da0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d8e:	f7fe f937 	bl	8002000 <HAL_GetTick>
 8003d92:	4602      	mov	r2, r0
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	2b02      	cmp	r3, #2
 8003d9a:	d901      	bls.n	8003da0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e1b4      	b.n	800410a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003da0:	4b2b      	ldr	r3, [pc, #172]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0302 	and.w	r3, r3, #2
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d0f0      	beq.n	8003d8e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dac:	4b28      	ldr	r3, [pc, #160]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	691b      	ldr	r3, [r3, #16]
 8003db8:	00db      	lsls	r3, r3, #3
 8003dba:	4925      	ldr	r1, [pc, #148]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	600b      	str	r3, [r1, #0]
 8003dc0:	e015      	b.n	8003dee <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dc2:	4b24      	ldr	r3, [pc, #144]	@ (8003e54 <HAL_RCC_OscConfig+0x278>)
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc8:	f7fe f91a 	bl	8002000 <HAL_GetTick>
 8003dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dce:	e008      	b.n	8003de2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dd0:	f7fe f916 	bl	8002000 <HAL_GetTick>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	1ad3      	subs	r3, r2, r3
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d901      	bls.n	8003de2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003dde:	2303      	movs	r3, #3
 8003de0:	e193      	b.n	800410a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003de2:	4b1b      	ldr	r3, [pc, #108]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d1f0      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 0308 	and.w	r3, r3, #8
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d036      	beq.n	8003e68 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	695b      	ldr	r3, [r3, #20]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d016      	beq.n	8003e30 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e02:	4b15      	ldr	r3, [pc, #84]	@ (8003e58 <HAL_RCC_OscConfig+0x27c>)
 8003e04:	2201      	movs	r2, #1
 8003e06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e08:	f7fe f8fa 	bl	8002000 <HAL_GetTick>
 8003e0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e0e:	e008      	b.n	8003e22 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e10:	f7fe f8f6 	bl	8002000 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d901      	bls.n	8003e22 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	e173      	b.n	800410a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e22:	4b0b      	ldr	r3, [pc, #44]	@ (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003e24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e26:	f003 0302 	and.w	r3, r3, #2
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d0f0      	beq.n	8003e10 <HAL_RCC_OscConfig+0x234>
 8003e2e:	e01b      	b.n	8003e68 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e30:	4b09      	ldr	r3, [pc, #36]	@ (8003e58 <HAL_RCC_OscConfig+0x27c>)
 8003e32:	2200      	movs	r2, #0
 8003e34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e36:	f7fe f8e3 	bl	8002000 <HAL_GetTick>
 8003e3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e3c:	e00e      	b.n	8003e5c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e3e:	f7fe f8df 	bl	8002000 <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	2b02      	cmp	r3, #2
 8003e4a:	d907      	bls.n	8003e5c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e15c      	b.n	800410a <HAL_RCC_OscConfig+0x52e>
 8003e50:	40023800 	.word	0x40023800
 8003e54:	42470000 	.word	0x42470000
 8003e58:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e5c:	4b8a      	ldr	r3, [pc, #552]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003e5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e60:	f003 0302 	and.w	r3, r3, #2
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d1ea      	bne.n	8003e3e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0304 	and.w	r3, r3, #4
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	f000 8097 	beq.w	8003fa4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e76:	2300      	movs	r3, #0
 8003e78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e7a:	4b83      	ldr	r3, [pc, #524]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d10f      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e86:	2300      	movs	r3, #0
 8003e88:	60bb      	str	r3, [r7, #8]
 8003e8a:	4b7f      	ldr	r3, [pc, #508]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8e:	4a7e      	ldr	r2, [pc, #504]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003e90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e94:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e96:	4b7c      	ldr	r3, [pc, #496]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e9e:	60bb      	str	r3, [r7, #8]
 8003ea0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ea6:	4b79      	ldr	r3, [pc, #484]	@ (800408c <HAL_RCC_OscConfig+0x4b0>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d118      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003eb2:	4b76      	ldr	r3, [pc, #472]	@ (800408c <HAL_RCC_OscConfig+0x4b0>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a75      	ldr	r2, [pc, #468]	@ (800408c <HAL_RCC_OscConfig+0x4b0>)
 8003eb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ebc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ebe:	f7fe f89f 	bl	8002000 <HAL_GetTick>
 8003ec2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ec4:	e008      	b.n	8003ed8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ec6:	f7fe f89b 	bl	8002000 <HAL_GetTick>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d901      	bls.n	8003ed8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003ed4:	2303      	movs	r3, #3
 8003ed6:	e118      	b.n	800410a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ed8:	4b6c      	ldr	r3, [pc, #432]	@ (800408c <HAL_RCC_OscConfig+0x4b0>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d0f0      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d106      	bne.n	8003efa <HAL_RCC_OscConfig+0x31e>
 8003eec:	4b66      	ldr	r3, [pc, #408]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003eee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ef0:	4a65      	ldr	r2, [pc, #404]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003ef2:	f043 0301 	orr.w	r3, r3, #1
 8003ef6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ef8:	e01c      	b.n	8003f34 <HAL_RCC_OscConfig+0x358>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	2b05      	cmp	r3, #5
 8003f00:	d10c      	bne.n	8003f1c <HAL_RCC_OscConfig+0x340>
 8003f02:	4b61      	ldr	r3, [pc, #388]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003f04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f06:	4a60      	ldr	r2, [pc, #384]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003f08:	f043 0304 	orr.w	r3, r3, #4
 8003f0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f0e:	4b5e      	ldr	r3, [pc, #376]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003f10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f12:	4a5d      	ldr	r2, [pc, #372]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003f14:	f043 0301 	orr.w	r3, r3, #1
 8003f18:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f1a:	e00b      	b.n	8003f34 <HAL_RCC_OscConfig+0x358>
 8003f1c:	4b5a      	ldr	r3, [pc, #360]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003f1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f20:	4a59      	ldr	r2, [pc, #356]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003f22:	f023 0301 	bic.w	r3, r3, #1
 8003f26:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f28:	4b57      	ldr	r3, [pc, #348]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003f2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f2c:	4a56      	ldr	r2, [pc, #344]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003f2e:	f023 0304 	bic.w	r3, r3, #4
 8003f32:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d015      	beq.n	8003f68 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f3c:	f7fe f860 	bl	8002000 <HAL_GetTick>
 8003f40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f42:	e00a      	b.n	8003f5a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f44:	f7fe f85c 	bl	8002000 <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e0d7      	b.n	800410a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f5a:	4b4b      	ldr	r3, [pc, #300]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003f5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f5e:	f003 0302 	and.w	r3, r3, #2
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d0ee      	beq.n	8003f44 <HAL_RCC_OscConfig+0x368>
 8003f66:	e014      	b.n	8003f92 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f68:	f7fe f84a 	bl	8002000 <HAL_GetTick>
 8003f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f6e:	e00a      	b.n	8003f86 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f70:	f7fe f846 	bl	8002000 <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d901      	bls.n	8003f86 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	e0c1      	b.n	800410a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f86:	4b40      	ldr	r3, [pc, #256]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003f88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f8a:	f003 0302 	and.w	r3, r3, #2
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1ee      	bne.n	8003f70 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f92:	7dfb      	ldrb	r3, [r7, #23]
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d105      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f98:	4b3b      	ldr	r3, [pc, #236]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f9c:	4a3a      	ldr	r2, [pc, #232]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003f9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fa2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	699b      	ldr	r3, [r3, #24]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	f000 80ad 	beq.w	8004108 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003fae:	4b36      	ldr	r3, [pc, #216]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f003 030c 	and.w	r3, r3, #12
 8003fb6:	2b08      	cmp	r3, #8
 8003fb8:	d060      	beq.n	800407c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	699b      	ldr	r3, [r3, #24]
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d145      	bne.n	800404e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fc2:	4b33      	ldr	r3, [pc, #204]	@ (8004090 <HAL_RCC_OscConfig+0x4b4>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc8:	f7fe f81a 	bl	8002000 <HAL_GetTick>
 8003fcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fce:	e008      	b.n	8003fe2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fd0:	f7fe f816 	bl	8002000 <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e093      	b.n	800410a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fe2:	4b29      	ldr	r3, [pc, #164]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1f0      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	69da      	ldr	r2, [r3, #28]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a1b      	ldr	r3, [r3, #32]
 8003ff6:	431a      	orrs	r2, r3
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffc:	019b      	lsls	r3, r3, #6
 8003ffe:	431a      	orrs	r2, r3
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004004:	085b      	lsrs	r3, r3, #1
 8004006:	3b01      	subs	r3, #1
 8004008:	041b      	lsls	r3, r3, #16
 800400a:	431a      	orrs	r2, r3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004010:	061b      	lsls	r3, r3, #24
 8004012:	431a      	orrs	r2, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004018:	071b      	lsls	r3, r3, #28
 800401a:	491b      	ldr	r1, [pc, #108]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 800401c:	4313      	orrs	r3, r2
 800401e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004020:	4b1b      	ldr	r3, [pc, #108]	@ (8004090 <HAL_RCC_OscConfig+0x4b4>)
 8004022:	2201      	movs	r2, #1
 8004024:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004026:	f7fd ffeb 	bl	8002000 <HAL_GetTick>
 800402a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800402c:	e008      	b.n	8004040 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800402e:	f7fd ffe7 	bl	8002000 <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	2b02      	cmp	r3, #2
 800403a:	d901      	bls.n	8004040 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e064      	b.n	800410a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004040:	4b11      	ldr	r3, [pc, #68]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004048:	2b00      	cmp	r3, #0
 800404a:	d0f0      	beq.n	800402e <HAL_RCC_OscConfig+0x452>
 800404c:	e05c      	b.n	8004108 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800404e:	4b10      	ldr	r3, [pc, #64]	@ (8004090 <HAL_RCC_OscConfig+0x4b4>)
 8004050:	2200      	movs	r2, #0
 8004052:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004054:	f7fd ffd4 	bl	8002000 <HAL_GetTick>
 8004058:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800405a:	e008      	b.n	800406e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800405c:	f7fd ffd0 	bl	8002000 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	2b02      	cmp	r3, #2
 8004068:	d901      	bls.n	800406e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e04d      	b.n	800410a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800406e:	4b06      	ldr	r3, [pc, #24]	@ (8004088 <HAL_RCC_OscConfig+0x4ac>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d1f0      	bne.n	800405c <HAL_RCC_OscConfig+0x480>
 800407a:	e045      	b.n	8004108 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	699b      	ldr	r3, [r3, #24]
 8004080:	2b01      	cmp	r3, #1
 8004082:	d107      	bne.n	8004094 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e040      	b.n	800410a <HAL_RCC_OscConfig+0x52e>
 8004088:	40023800 	.word	0x40023800
 800408c:	40007000 	.word	0x40007000
 8004090:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004094:	4b1f      	ldr	r3, [pc, #124]	@ (8004114 <HAL_RCC_OscConfig+0x538>)
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	699b      	ldr	r3, [r3, #24]
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d030      	beq.n	8004104 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d129      	bne.n	8004104 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d122      	bne.n	8004104 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040be:	68fa      	ldr	r2, [r7, #12]
 80040c0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80040c4:	4013      	ands	r3, r2
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80040ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d119      	bne.n	8004104 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040da:	085b      	lsrs	r3, r3, #1
 80040dc:	3b01      	subs	r3, #1
 80040de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d10f      	bne.n	8004104 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d107      	bne.n	8004104 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040fe:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004100:	429a      	cmp	r2, r3
 8004102:	d001      	beq.n	8004108 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e000      	b.n	800410a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004108:	2300      	movs	r3, #0
}
 800410a:	4618      	mov	r0, r3
 800410c:	3718      	adds	r7, #24
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	40023800 	.word	0x40023800

08004118 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d101      	bne.n	800412a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e041      	b.n	80041ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b00      	cmp	r3, #0
 8004134:	d106      	bne.n	8004144 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f7fd fb60 	bl	8001804 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2202      	movs	r2, #2
 8004148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	3304      	adds	r3, #4
 8004154:	4619      	mov	r1, r3
 8004156:	4610      	mov	r0, r2
 8004158:	f000 fc62 	bl	8004a20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041ac:	2300      	movs	r3, #0
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3708      	adds	r7, #8
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
	...

080041b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b085      	sub	sp, #20
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d001      	beq.n	80041d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e04e      	b.n	800426e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2202      	movs	r2, #2
 80041d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	68da      	ldr	r2, [r3, #12]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f042 0201 	orr.w	r2, r2, #1
 80041e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a23      	ldr	r2, [pc, #140]	@ (800427c <HAL_TIM_Base_Start_IT+0xc4>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d022      	beq.n	8004238 <HAL_TIM_Base_Start_IT+0x80>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041fa:	d01d      	beq.n	8004238 <HAL_TIM_Base_Start_IT+0x80>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a1f      	ldr	r2, [pc, #124]	@ (8004280 <HAL_TIM_Base_Start_IT+0xc8>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d018      	beq.n	8004238 <HAL_TIM_Base_Start_IT+0x80>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a1e      	ldr	r2, [pc, #120]	@ (8004284 <HAL_TIM_Base_Start_IT+0xcc>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d013      	beq.n	8004238 <HAL_TIM_Base_Start_IT+0x80>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a1c      	ldr	r2, [pc, #112]	@ (8004288 <HAL_TIM_Base_Start_IT+0xd0>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d00e      	beq.n	8004238 <HAL_TIM_Base_Start_IT+0x80>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a1b      	ldr	r2, [pc, #108]	@ (800428c <HAL_TIM_Base_Start_IT+0xd4>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d009      	beq.n	8004238 <HAL_TIM_Base_Start_IT+0x80>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a19      	ldr	r2, [pc, #100]	@ (8004290 <HAL_TIM_Base_Start_IT+0xd8>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d004      	beq.n	8004238 <HAL_TIM_Base_Start_IT+0x80>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a18      	ldr	r2, [pc, #96]	@ (8004294 <HAL_TIM_Base_Start_IT+0xdc>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d111      	bne.n	800425c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	f003 0307 	and.w	r3, r3, #7
 8004242:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2b06      	cmp	r3, #6
 8004248:	d010      	beq.n	800426c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f042 0201 	orr.w	r2, r2, #1
 8004258:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800425a:	e007      	b.n	800426c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f042 0201 	orr.w	r2, r2, #1
 800426a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800426c:	2300      	movs	r3, #0
}
 800426e:	4618      	mov	r0, r3
 8004270:	3714      	adds	r7, #20
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr
 800427a:	bf00      	nop
 800427c:	40010000 	.word	0x40010000
 8004280:	40000400 	.word	0x40000400
 8004284:	40000800 	.word	0x40000800
 8004288:	40000c00 	.word	0x40000c00
 800428c:	40010400 	.word	0x40010400
 8004290:	40014000 	.word	0x40014000
 8004294:	40001800 	.word	0x40001800

08004298 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b082      	sub	sp, #8
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d101      	bne.n	80042aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e041      	b.n	800432e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d106      	bne.n	80042c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f000 f839 	bl	8004336 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2202      	movs	r2, #2
 80042c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	3304      	adds	r3, #4
 80042d4:	4619      	mov	r1, r3
 80042d6:	4610      	mov	r0, r2
 80042d8:	f000 fba2 	bl	8004a20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3708      	adds	r7, #8
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}

08004336 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004336:	b480      	push	{r7}
 8004338:	b083      	sub	sp, #12
 800433a:	af00      	add	r7, sp, #0
 800433c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800433e:	bf00      	nop
 8004340:	370c      	adds	r7, #12
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr
	...

0800434c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b084      	sub	sp, #16
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
 8004354:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d109      	bne.n	8004370 <HAL_TIM_PWM_Start+0x24>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004362:	b2db      	uxtb	r3, r3
 8004364:	2b01      	cmp	r3, #1
 8004366:	bf14      	ite	ne
 8004368:	2301      	movne	r3, #1
 800436a:	2300      	moveq	r3, #0
 800436c:	b2db      	uxtb	r3, r3
 800436e:	e022      	b.n	80043b6 <HAL_TIM_PWM_Start+0x6a>
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	2b04      	cmp	r3, #4
 8004374:	d109      	bne.n	800438a <HAL_TIM_PWM_Start+0x3e>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800437c:	b2db      	uxtb	r3, r3
 800437e:	2b01      	cmp	r3, #1
 8004380:	bf14      	ite	ne
 8004382:	2301      	movne	r3, #1
 8004384:	2300      	moveq	r3, #0
 8004386:	b2db      	uxtb	r3, r3
 8004388:	e015      	b.n	80043b6 <HAL_TIM_PWM_Start+0x6a>
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	2b08      	cmp	r3, #8
 800438e:	d109      	bne.n	80043a4 <HAL_TIM_PWM_Start+0x58>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004396:	b2db      	uxtb	r3, r3
 8004398:	2b01      	cmp	r3, #1
 800439a:	bf14      	ite	ne
 800439c:	2301      	movne	r3, #1
 800439e:	2300      	moveq	r3, #0
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	e008      	b.n	80043b6 <HAL_TIM_PWM_Start+0x6a>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	bf14      	ite	ne
 80043b0:	2301      	movne	r3, #1
 80043b2:	2300      	moveq	r3, #0
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d001      	beq.n	80043be <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e07c      	b.n	80044b8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d104      	bne.n	80043ce <HAL_TIM_PWM_Start+0x82>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2202      	movs	r2, #2
 80043c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043cc:	e013      	b.n	80043f6 <HAL_TIM_PWM_Start+0xaa>
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	2b04      	cmp	r3, #4
 80043d2:	d104      	bne.n	80043de <HAL_TIM_PWM_Start+0x92>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2202      	movs	r2, #2
 80043d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043dc:	e00b      	b.n	80043f6 <HAL_TIM_PWM_Start+0xaa>
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	2b08      	cmp	r3, #8
 80043e2:	d104      	bne.n	80043ee <HAL_TIM_PWM_Start+0xa2>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2202      	movs	r2, #2
 80043e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043ec:	e003      	b.n	80043f6 <HAL_TIM_PWM_Start+0xaa>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2202      	movs	r2, #2
 80043f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2201      	movs	r2, #1
 80043fc:	6839      	ldr	r1, [r7, #0]
 80043fe:	4618      	mov	r0, r3
 8004400:	f000 fdfe 	bl	8005000 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a2d      	ldr	r2, [pc, #180]	@ (80044c0 <HAL_TIM_PWM_Start+0x174>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d004      	beq.n	8004418 <HAL_TIM_PWM_Start+0xcc>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a2c      	ldr	r2, [pc, #176]	@ (80044c4 <HAL_TIM_PWM_Start+0x178>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d101      	bne.n	800441c <HAL_TIM_PWM_Start+0xd0>
 8004418:	2301      	movs	r3, #1
 800441a:	e000      	b.n	800441e <HAL_TIM_PWM_Start+0xd2>
 800441c:	2300      	movs	r3, #0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d007      	beq.n	8004432 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004430:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a22      	ldr	r2, [pc, #136]	@ (80044c0 <HAL_TIM_PWM_Start+0x174>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d022      	beq.n	8004482 <HAL_TIM_PWM_Start+0x136>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004444:	d01d      	beq.n	8004482 <HAL_TIM_PWM_Start+0x136>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a1f      	ldr	r2, [pc, #124]	@ (80044c8 <HAL_TIM_PWM_Start+0x17c>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d018      	beq.n	8004482 <HAL_TIM_PWM_Start+0x136>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a1d      	ldr	r2, [pc, #116]	@ (80044cc <HAL_TIM_PWM_Start+0x180>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d013      	beq.n	8004482 <HAL_TIM_PWM_Start+0x136>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a1c      	ldr	r2, [pc, #112]	@ (80044d0 <HAL_TIM_PWM_Start+0x184>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d00e      	beq.n	8004482 <HAL_TIM_PWM_Start+0x136>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a16      	ldr	r2, [pc, #88]	@ (80044c4 <HAL_TIM_PWM_Start+0x178>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d009      	beq.n	8004482 <HAL_TIM_PWM_Start+0x136>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a18      	ldr	r2, [pc, #96]	@ (80044d4 <HAL_TIM_PWM_Start+0x188>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d004      	beq.n	8004482 <HAL_TIM_PWM_Start+0x136>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a16      	ldr	r2, [pc, #88]	@ (80044d8 <HAL_TIM_PWM_Start+0x18c>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d111      	bne.n	80044a6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	f003 0307 	and.w	r3, r3, #7
 800448c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2b06      	cmp	r3, #6
 8004492:	d010      	beq.n	80044b6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f042 0201 	orr.w	r2, r2, #1
 80044a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044a4:	e007      	b.n	80044b6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f042 0201 	orr.w	r2, r2, #1
 80044b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044b6:	2300      	movs	r3, #0
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	3710      	adds	r7, #16
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}
 80044c0:	40010000 	.word	0x40010000
 80044c4:	40010400 	.word	0x40010400
 80044c8:	40000400 	.word	0x40000400
 80044cc:	40000800 	.word	0x40000800
 80044d0:	40000c00 	.word	0x40000c00
 80044d4:	40014000 	.word	0x40014000
 80044d8:	40001800 	.word	0x40001800

080044dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	f003 0302 	and.w	r3, r3, #2
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d020      	beq.n	8004540 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	f003 0302 	and.w	r3, r3, #2
 8004504:	2b00      	cmp	r3, #0
 8004506:	d01b      	beq.n	8004540 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f06f 0202 	mvn.w	r2, #2
 8004510:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2201      	movs	r2, #1
 8004516:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	f003 0303 	and.w	r3, r3, #3
 8004522:	2b00      	cmp	r3, #0
 8004524:	d003      	beq.n	800452e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f000 fa5b 	bl	80049e2 <HAL_TIM_IC_CaptureCallback>
 800452c:	e005      	b.n	800453a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 fa4d 	bl	80049ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	f000 fa5e 	bl	80049f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	f003 0304 	and.w	r3, r3, #4
 8004546:	2b00      	cmp	r3, #0
 8004548:	d020      	beq.n	800458c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f003 0304 	and.w	r3, r3, #4
 8004550:	2b00      	cmp	r3, #0
 8004552:	d01b      	beq.n	800458c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f06f 0204 	mvn.w	r2, #4
 800455c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2202      	movs	r2, #2
 8004562:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	699b      	ldr	r3, [r3, #24]
 800456a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800456e:	2b00      	cmp	r3, #0
 8004570:	d003      	beq.n	800457a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 fa35 	bl	80049e2 <HAL_TIM_IC_CaptureCallback>
 8004578:	e005      	b.n	8004586 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f000 fa27 	bl	80049ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f000 fa38 	bl	80049f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	f003 0308 	and.w	r3, r3, #8
 8004592:	2b00      	cmp	r3, #0
 8004594:	d020      	beq.n	80045d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f003 0308 	and.w	r3, r3, #8
 800459c:	2b00      	cmp	r3, #0
 800459e:	d01b      	beq.n	80045d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f06f 0208 	mvn.w	r2, #8
 80045a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2204      	movs	r2, #4
 80045ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	69db      	ldr	r3, [r3, #28]
 80045b6:	f003 0303 	and.w	r3, r3, #3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d003      	beq.n	80045c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 fa0f 	bl	80049e2 <HAL_TIM_IC_CaptureCallback>
 80045c4:	e005      	b.n	80045d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 fa01 	bl	80049ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f000 fa12 	bl	80049f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	f003 0310 	and.w	r3, r3, #16
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d020      	beq.n	8004624 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	f003 0310 	and.w	r3, r3, #16
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d01b      	beq.n	8004624 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f06f 0210 	mvn.w	r2, #16
 80045f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2208      	movs	r2, #8
 80045fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	69db      	ldr	r3, [r3, #28]
 8004602:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004606:	2b00      	cmp	r3, #0
 8004608:	d003      	beq.n	8004612 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f000 f9e9 	bl	80049e2 <HAL_TIM_IC_CaptureCallback>
 8004610:	e005      	b.n	800461e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f000 f9db 	bl	80049ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f000 f9ec 	bl	80049f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	f003 0301 	and.w	r3, r3, #1
 800462a:	2b00      	cmp	r3, #0
 800462c:	d00c      	beq.n	8004648 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	2b00      	cmp	r3, #0
 8004636:	d007      	beq.n	8004648 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f06f 0201 	mvn.w	r2, #1
 8004640:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f7fd f852 	bl	80016ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800464e:	2b00      	cmp	r3, #0
 8004650:	d00c      	beq.n	800466c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004658:	2b00      	cmp	r3, #0
 800465a:	d007      	beq.n	800466c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004664:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f000 fd76 	bl	8005158 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004672:	2b00      	cmp	r3, #0
 8004674:	d00c      	beq.n	8004690 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800467c:	2b00      	cmp	r3, #0
 800467e:	d007      	beq.n	8004690 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004688:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f000 f9bd 	bl	8004a0a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	f003 0320 	and.w	r3, r3, #32
 8004696:	2b00      	cmp	r3, #0
 8004698:	d00c      	beq.n	80046b4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f003 0320 	and.w	r3, r3, #32
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d007      	beq.n	80046b4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f06f 0220 	mvn.w	r2, #32
 80046ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 fd48 	bl	8005144 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046b4:	bf00      	nop
 80046b6:	3710      	adds	r7, #16
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}

080046bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b086      	sub	sp, #24
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	60f8      	str	r0, [r7, #12]
 80046c4:	60b9      	str	r1, [r7, #8]
 80046c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046c8:	2300      	movs	r3, #0
 80046ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d101      	bne.n	80046da <HAL_TIM_PWM_ConfigChannel+0x1e>
 80046d6:	2302      	movs	r3, #2
 80046d8:	e0ae      	b.n	8004838 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2201      	movs	r2, #1
 80046de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2b0c      	cmp	r3, #12
 80046e6:	f200 809f 	bhi.w	8004828 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80046ea:	a201      	add	r2, pc, #4	@ (adr r2, 80046f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80046ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046f0:	08004725 	.word	0x08004725
 80046f4:	08004829 	.word	0x08004829
 80046f8:	08004829 	.word	0x08004829
 80046fc:	08004829 	.word	0x08004829
 8004700:	08004765 	.word	0x08004765
 8004704:	08004829 	.word	0x08004829
 8004708:	08004829 	.word	0x08004829
 800470c:	08004829 	.word	0x08004829
 8004710:	080047a7 	.word	0x080047a7
 8004714:	08004829 	.word	0x08004829
 8004718:	08004829 	.word	0x08004829
 800471c:	08004829 	.word	0x08004829
 8004720:	080047e7 	.word	0x080047e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	68b9      	ldr	r1, [r7, #8]
 800472a:	4618      	mov	r0, r3
 800472c:	f000 fa1e 	bl	8004b6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	699a      	ldr	r2, [r3, #24]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f042 0208 	orr.w	r2, r2, #8
 800473e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	699a      	ldr	r2, [r3, #24]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f022 0204 	bic.w	r2, r2, #4
 800474e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	6999      	ldr	r1, [r3, #24]
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	691a      	ldr	r2, [r3, #16]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	430a      	orrs	r2, r1
 8004760:	619a      	str	r2, [r3, #24]
      break;
 8004762:	e064      	b.n	800482e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	68b9      	ldr	r1, [r7, #8]
 800476a:	4618      	mov	r0, r3
 800476c:	f000 fa6e 	bl	8004c4c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	699a      	ldr	r2, [r3, #24]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800477e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	699a      	ldr	r2, [r3, #24]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800478e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	6999      	ldr	r1, [r3, #24]
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	691b      	ldr	r3, [r3, #16]
 800479a:	021a      	lsls	r2, r3, #8
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	430a      	orrs	r2, r1
 80047a2:	619a      	str	r2, [r3, #24]
      break;
 80047a4:	e043      	b.n	800482e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68b9      	ldr	r1, [r7, #8]
 80047ac:	4618      	mov	r0, r3
 80047ae:	f000 fac3 	bl	8004d38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	69da      	ldr	r2, [r3, #28]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f042 0208 	orr.w	r2, r2, #8
 80047c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	69da      	ldr	r2, [r3, #28]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f022 0204 	bic.w	r2, r2, #4
 80047d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	69d9      	ldr	r1, [r3, #28]
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	691a      	ldr	r2, [r3, #16]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	430a      	orrs	r2, r1
 80047e2:	61da      	str	r2, [r3, #28]
      break;
 80047e4:	e023      	b.n	800482e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	68b9      	ldr	r1, [r7, #8]
 80047ec:	4618      	mov	r0, r3
 80047ee:	f000 fb17 	bl	8004e20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	69da      	ldr	r2, [r3, #28]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004800:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	69da      	ldr	r2, [r3, #28]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004810:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	69d9      	ldr	r1, [r3, #28]
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	691b      	ldr	r3, [r3, #16]
 800481c:	021a      	lsls	r2, r3, #8
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	430a      	orrs	r2, r1
 8004824:	61da      	str	r2, [r3, #28]
      break;
 8004826:	e002      	b.n	800482e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	75fb      	strb	r3, [r7, #23]
      break;
 800482c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004836:	7dfb      	ldrb	r3, [r7, #23]
}
 8004838:	4618      	mov	r0, r3
 800483a:	3718      	adds	r7, #24
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}

08004840 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b084      	sub	sp, #16
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800484a:	2300      	movs	r3, #0
 800484c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004854:	2b01      	cmp	r3, #1
 8004856:	d101      	bne.n	800485c <HAL_TIM_ConfigClockSource+0x1c>
 8004858:	2302      	movs	r3, #2
 800485a:	e0b4      	b.n	80049c6 <HAL_TIM_ConfigClockSource+0x186>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2202      	movs	r2, #2
 8004868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800487a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004882:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	68ba      	ldr	r2, [r7, #8]
 800488a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004894:	d03e      	beq.n	8004914 <HAL_TIM_ConfigClockSource+0xd4>
 8004896:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800489a:	f200 8087 	bhi.w	80049ac <HAL_TIM_ConfigClockSource+0x16c>
 800489e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048a2:	f000 8086 	beq.w	80049b2 <HAL_TIM_ConfigClockSource+0x172>
 80048a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048aa:	d87f      	bhi.n	80049ac <HAL_TIM_ConfigClockSource+0x16c>
 80048ac:	2b70      	cmp	r3, #112	@ 0x70
 80048ae:	d01a      	beq.n	80048e6 <HAL_TIM_ConfigClockSource+0xa6>
 80048b0:	2b70      	cmp	r3, #112	@ 0x70
 80048b2:	d87b      	bhi.n	80049ac <HAL_TIM_ConfigClockSource+0x16c>
 80048b4:	2b60      	cmp	r3, #96	@ 0x60
 80048b6:	d050      	beq.n	800495a <HAL_TIM_ConfigClockSource+0x11a>
 80048b8:	2b60      	cmp	r3, #96	@ 0x60
 80048ba:	d877      	bhi.n	80049ac <HAL_TIM_ConfigClockSource+0x16c>
 80048bc:	2b50      	cmp	r3, #80	@ 0x50
 80048be:	d03c      	beq.n	800493a <HAL_TIM_ConfigClockSource+0xfa>
 80048c0:	2b50      	cmp	r3, #80	@ 0x50
 80048c2:	d873      	bhi.n	80049ac <HAL_TIM_ConfigClockSource+0x16c>
 80048c4:	2b40      	cmp	r3, #64	@ 0x40
 80048c6:	d058      	beq.n	800497a <HAL_TIM_ConfigClockSource+0x13a>
 80048c8:	2b40      	cmp	r3, #64	@ 0x40
 80048ca:	d86f      	bhi.n	80049ac <HAL_TIM_ConfigClockSource+0x16c>
 80048cc:	2b30      	cmp	r3, #48	@ 0x30
 80048ce:	d064      	beq.n	800499a <HAL_TIM_ConfigClockSource+0x15a>
 80048d0:	2b30      	cmp	r3, #48	@ 0x30
 80048d2:	d86b      	bhi.n	80049ac <HAL_TIM_ConfigClockSource+0x16c>
 80048d4:	2b20      	cmp	r3, #32
 80048d6:	d060      	beq.n	800499a <HAL_TIM_ConfigClockSource+0x15a>
 80048d8:	2b20      	cmp	r3, #32
 80048da:	d867      	bhi.n	80049ac <HAL_TIM_ConfigClockSource+0x16c>
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d05c      	beq.n	800499a <HAL_TIM_ConfigClockSource+0x15a>
 80048e0:	2b10      	cmp	r3, #16
 80048e2:	d05a      	beq.n	800499a <HAL_TIM_ConfigClockSource+0x15a>
 80048e4:	e062      	b.n	80049ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048f6:	f000 fb63 	bl	8004fc0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004908:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68ba      	ldr	r2, [r7, #8]
 8004910:	609a      	str	r2, [r3, #8]
      break;
 8004912:	e04f      	b.n	80049b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004924:	f000 fb4c 	bl	8004fc0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	689a      	ldr	r2, [r3, #8]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004936:	609a      	str	r2, [r3, #8]
      break;
 8004938:	e03c      	b.n	80049b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004946:	461a      	mov	r2, r3
 8004948:	f000 fac0 	bl	8004ecc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2150      	movs	r1, #80	@ 0x50
 8004952:	4618      	mov	r0, r3
 8004954:	f000 fb19 	bl	8004f8a <TIM_ITRx_SetConfig>
      break;
 8004958:	e02c      	b.n	80049b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004966:	461a      	mov	r2, r3
 8004968:	f000 fadf 	bl	8004f2a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	2160      	movs	r1, #96	@ 0x60
 8004972:	4618      	mov	r0, r3
 8004974:	f000 fb09 	bl	8004f8a <TIM_ITRx_SetConfig>
      break;
 8004978:	e01c      	b.n	80049b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004986:	461a      	mov	r2, r3
 8004988:	f000 faa0 	bl	8004ecc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	2140      	movs	r1, #64	@ 0x40
 8004992:	4618      	mov	r0, r3
 8004994:	f000 faf9 	bl	8004f8a <TIM_ITRx_SetConfig>
      break;
 8004998:	e00c      	b.n	80049b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4619      	mov	r1, r3
 80049a4:	4610      	mov	r0, r2
 80049a6:	f000 faf0 	bl	8004f8a <TIM_ITRx_SetConfig>
      break;
 80049aa:	e003      	b.n	80049b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	73fb      	strb	r3, [r7, #15]
      break;
 80049b0:	e000      	b.n	80049b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80049b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80049c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3710      	adds	r7, #16
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}

080049ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049ce:	b480      	push	{r7}
 80049d0:	b083      	sub	sp, #12
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049d6:	bf00      	nop
 80049d8:	370c      	adds	r7, #12
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr

080049e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049e2:	b480      	push	{r7}
 80049e4:	b083      	sub	sp, #12
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049ea:	bf00      	nop
 80049ec:	370c      	adds	r7, #12
 80049ee:	46bd      	mov	sp, r7
 80049f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f4:	4770      	bx	lr

080049f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049f6:	b480      	push	{r7}
 80049f8:	b083      	sub	sp, #12
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049fe:	bf00      	nop
 8004a00:	370c      	adds	r7, #12
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr

08004a0a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a0a:	b480      	push	{r7}
 8004a0c:	b083      	sub	sp, #12
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a12:	bf00      	nop
 8004a14:	370c      	adds	r7, #12
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr
	...

08004a20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b085      	sub	sp, #20
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a43      	ldr	r2, [pc, #268]	@ (8004b40 <TIM_Base_SetConfig+0x120>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d013      	beq.n	8004a60 <TIM_Base_SetConfig+0x40>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a3e:	d00f      	beq.n	8004a60 <TIM_Base_SetConfig+0x40>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a40      	ldr	r2, [pc, #256]	@ (8004b44 <TIM_Base_SetConfig+0x124>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d00b      	beq.n	8004a60 <TIM_Base_SetConfig+0x40>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	4a3f      	ldr	r2, [pc, #252]	@ (8004b48 <TIM_Base_SetConfig+0x128>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d007      	beq.n	8004a60 <TIM_Base_SetConfig+0x40>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4a3e      	ldr	r2, [pc, #248]	@ (8004b4c <TIM_Base_SetConfig+0x12c>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d003      	beq.n	8004a60 <TIM_Base_SetConfig+0x40>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	4a3d      	ldr	r2, [pc, #244]	@ (8004b50 <TIM_Base_SetConfig+0x130>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d108      	bne.n	8004a72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	68fa      	ldr	r2, [r7, #12]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	4a32      	ldr	r2, [pc, #200]	@ (8004b40 <TIM_Base_SetConfig+0x120>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d02b      	beq.n	8004ad2 <TIM_Base_SetConfig+0xb2>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a80:	d027      	beq.n	8004ad2 <TIM_Base_SetConfig+0xb2>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4a2f      	ldr	r2, [pc, #188]	@ (8004b44 <TIM_Base_SetConfig+0x124>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d023      	beq.n	8004ad2 <TIM_Base_SetConfig+0xb2>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a2e      	ldr	r2, [pc, #184]	@ (8004b48 <TIM_Base_SetConfig+0x128>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d01f      	beq.n	8004ad2 <TIM_Base_SetConfig+0xb2>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a2d      	ldr	r2, [pc, #180]	@ (8004b4c <TIM_Base_SetConfig+0x12c>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d01b      	beq.n	8004ad2 <TIM_Base_SetConfig+0xb2>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a2c      	ldr	r2, [pc, #176]	@ (8004b50 <TIM_Base_SetConfig+0x130>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d017      	beq.n	8004ad2 <TIM_Base_SetConfig+0xb2>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a2b      	ldr	r2, [pc, #172]	@ (8004b54 <TIM_Base_SetConfig+0x134>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d013      	beq.n	8004ad2 <TIM_Base_SetConfig+0xb2>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4a2a      	ldr	r2, [pc, #168]	@ (8004b58 <TIM_Base_SetConfig+0x138>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d00f      	beq.n	8004ad2 <TIM_Base_SetConfig+0xb2>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a29      	ldr	r2, [pc, #164]	@ (8004b5c <TIM_Base_SetConfig+0x13c>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d00b      	beq.n	8004ad2 <TIM_Base_SetConfig+0xb2>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a28      	ldr	r2, [pc, #160]	@ (8004b60 <TIM_Base_SetConfig+0x140>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d007      	beq.n	8004ad2 <TIM_Base_SetConfig+0xb2>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a27      	ldr	r2, [pc, #156]	@ (8004b64 <TIM_Base_SetConfig+0x144>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d003      	beq.n	8004ad2 <TIM_Base_SetConfig+0xb2>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a26      	ldr	r2, [pc, #152]	@ (8004b68 <TIM_Base_SetConfig+0x148>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d108      	bne.n	8004ae4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ad8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	68fa      	ldr	r2, [r7, #12]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	695b      	ldr	r3, [r3, #20]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	689a      	ldr	r2, [r3, #8]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a0e      	ldr	r2, [pc, #56]	@ (8004b40 <TIM_Base_SetConfig+0x120>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d003      	beq.n	8004b12 <TIM_Base_SetConfig+0xf2>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a10      	ldr	r2, [pc, #64]	@ (8004b50 <TIM_Base_SetConfig+0x130>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d103      	bne.n	8004b1a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	691a      	ldr	r2, [r3, #16]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f043 0204 	orr.w	r2, r3, #4
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2201      	movs	r2, #1
 8004b2a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	68fa      	ldr	r2, [r7, #12]
 8004b30:	601a      	str	r2, [r3, #0]
}
 8004b32:	bf00      	nop
 8004b34:	3714      	adds	r7, #20
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr
 8004b3e:	bf00      	nop
 8004b40:	40010000 	.word	0x40010000
 8004b44:	40000400 	.word	0x40000400
 8004b48:	40000800 	.word	0x40000800
 8004b4c:	40000c00 	.word	0x40000c00
 8004b50:	40010400 	.word	0x40010400
 8004b54:	40014000 	.word	0x40014000
 8004b58:	40014400 	.word	0x40014400
 8004b5c:	40014800 	.word	0x40014800
 8004b60:	40001800 	.word	0x40001800
 8004b64:	40001c00 	.word	0x40001c00
 8004b68:	40002000 	.word	0x40002000

08004b6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b087      	sub	sp, #28
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6a1b      	ldr	r3, [r3, #32]
 8004b7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6a1b      	ldr	r3, [r3, #32]
 8004b80:	f023 0201 	bic.w	r2, r3, #1
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	699b      	ldr	r3, [r3, #24]
 8004b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f023 0303 	bic.w	r3, r3, #3
 8004ba2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	f023 0302 	bic.w	r3, r3, #2
 8004bb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	697a      	ldr	r2, [r7, #20]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a20      	ldr	r2, [pc, #128]	@ (8004c44 <TIM_OC1_SetConfig+0xd8>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d003      	beq.n	8004bd0 <TIM_OC1_SetConfig+0x64>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a1f      	ldr	r2, [pc, #124]	@ (8004c48 <TIM_OC1_SetConfig+0xdc>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d10c      	bne.n	8004bea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	f023 0308 	bic.w	r3, r3, #8
 8004bd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	697a      	ldr	r2, [r7, #20]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	f023 0304 	bic.w	r3, r3, #4
 8004be8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a15      	ldr	r2, [pc, #84]	@ (8004c44 <TIM_OC1_SetConfig+0xd8>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d003      	beq.n	8004bfa <TIM_OC1_SetConfig+0x8e>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a14      	ldr	r2, [pc, #80]	@ (8004c48 <TIM_OC1_SetConfig+0xdc>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d111      	bne.n	8004c1e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	695b      	ldr	r3, [r3, #20]
 8004c0e:	693a      	ldr	r2, [r7, #16]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	699b      	ldr	r3, [r3, #24]
 8004c18:	693a      	ldr	r2, [r7, #16]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	693a      	ldr	r2, [r7, #16]
 8004c22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	68fa      	ldr	r2, [r7, #12]
 8004c28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	685a      	ldr	r2, [r3, #4]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	697a      	ldr	r2, [r7, #20]
 8004c36:	621a      	str	r2, [r3, #32]
}
 8004c38:	bf00      	nop
 8004c3a:	371c      	adds	r7, #28
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr
 8004c44:	40010000 	.word	0x40010000
 8004c48:	40010400 	.word	0x40010400

08004c4c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b087      	sub	sp, #28
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a1b      	ldr	r3, [r3, #32]
 8004c5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a1b      	ldr	r3, [r3, #32]
 8004c60:	f023 0210 	bic.w	r2, r3, #16
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	699b      	ldr	r3, [r3, #24]
 8004c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	021b      	lsls	r3, r3, #8
 8004c8a:	68fa      	ldr	r2, [r7, #12]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	f023 0320 	bic.w	r3, r3, #32
 8004c96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	011b      	lsls	r3, r3, #4
 8004c9e:	697a      	ldr	r2, [r7, #20]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	4a22      	ldr	r2, [pc, #136]	@ (8004d30 <TIM_OC2_SetConfig+0xe4>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d003      	beq.n	8004cb4 <TIM_OC2_SetConfig+0x68>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4a21      	ldr	r2, [pc, #132]	@ (8004d34 <TIM_OC2_SetConfig+0xe8>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d10d      	bne.n	8004cd0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	011b      	lsls	r3, r3, #4
 8004cc2:	697a      	ldr	r2, [r7, #20]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004cce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	4a17      	ldr	r2, [pc, #92]	@ (8004d30 <TIM_OC2_SetConfig+0xe4>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d003      	beq.n	8004ce0 <TIM_OC2_SetConfig+0x94>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	4a16      	ldr	r2, [pc, #88]	@ (8004d34 <TIM_OC2_SetConfig+0xe8>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d113      	bne.n	8004d08 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ce6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004cee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	695b      	ldr	r3, [r3, #20]
 8004cf4:	009b      	lsls	r3, r3, #2
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	699b      	ldr	r3, [r3, #24]
 8004d00:	009b      	lsls	r3, r3, #2
 8004d02:	693a      	ldr	r2, [r7, #16]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	693a      	ldr	r2, [r7, #16]
 8004d0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	68fa      	ldr	r2, [r7, #12]
 8004d12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	685a      	ldr	r2, [r3, #4]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	697a      	ldr	r2, [r7, #20]
 8004d20:	621a      	str	r2, [r3, #32]
}
 8004d22:	bf00      	nop
 8004d24:	371c      	adds	r7, #28
 8004d26:	46bd      	mov	sp, r7
 8004d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2c:	4770      	bx	lr
 8004d2e:	bf00      	nop
 8004d30:	40010000 	.word	0x40010000
 8004d34:	40010400 	.word	0x40010400

08004d38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b087      	sub	sp, #28
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6a1b      	ldr	r3, [r3, #32]
 8004d46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6a1b      	ldr	r3, [r3, #32]
 8004d4c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	69db      	ldr	r3, [r3, #28]
 8004d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f023 0303 	bic.w	r3, r3, #3
 8004d6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	68fa      	ldr	r2, [r7, #12]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004d80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	021b      	lsls	r3, r3, #8
 8004d88:	697a      	ldr	r2, [r7, #20]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	4a21      	ldr	r2, [pc, #132]	@ (8004e18 <TIM_OC3_SetConfig+0xe0>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d003      	beq.n	8004d9e <TIM_OC3_SetConfig+0x66>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	4a20      	ldr	r2, [pc, #128]	@ (8004e1c <TIM_OC3_SetConfig+0xe4>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d10d      	bne.n	8004dba <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004da4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	021b      	lsls	r3, r3, #8
 8004dac:	697a      	ldr	r2, [r7, #20]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004db8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4a16      	ldr	r2, [pc, #88]	@ (8004e18 <TIM_OC3_SetConfig+0xe0>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d003      	beq.n	8004dca <TIM_OC3_SetConfig+0x92>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a15      	ldr	r2, [pc, #84]	@ (8004e1c <TIM_OC3_SetConfig+0xe4>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d113      	bne.n	8004df2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004dd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004dd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	695b      	ldr	r3, [r3, #20]
 8004dde:	011b      	lsls	r3, r3, #4
 8004de0:	693a      	ldr	r2, [r7, #16]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	699b      	ldr	r3, [r3, #24]
 8004dea:	011b      	lsls	r3, r3, #4
 8004dec:	693a      	ldr	r2, [r7, #16]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	68fa      	ldr	r2, [r7, #12]
 8004dfc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	685a      	ldr	r2, [r3, #4]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	697a      	ldr	r2, [r7, #20]
 8004e0a:	621a      	str	r2, [r3, #32]
}
 8004e0c:	bf00      	nop
 8004e0e:	371c      	adds	r7, #28
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr
 8004e18:	40010000 	.word	0x40010000
 8004e1c:	40010400 	.word	0x40010400

08004e20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b087      	sub	sp, #28
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6a1b      	ldr	r3, [r3, #32]
 8004e2e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6a1b      	ldr	r3, [r3, #32]
 8004e34:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	69db      	ldr	r3, [r3, #28]
 8004e46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	021b      	lsls	r3, r3, #8
 8004e5e:	68fa      	ldr	r2, [r7, #12]
 8004e60:	4313      	orrs	r3, r2
 8004e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	031b      	lsls	r3, r3, #12
 8004e72:	693a      	ldr	r2, [r7, #16]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	4a12      	ldr	r2, [pc, #72]	@ (8004ec4 <TIM_OC4_SetConfig+0xa4>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d003      	beq.n	8004e88 <TIM_OC4_SetConfig+0x68>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	4a11      	ldr	r2, [pc, #68]	@ (8004ec8 <TIM_OC4_SetConfig+0xa8>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d109      	bne.n	8004e9c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	695b      	ldr	r3, [r3, #20]
 8004e94:	019b      	lsls	r3, r3, #6
 8004e96:	697a      	ldr	r2, [r7, #20]
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	697a      	ldr	r2, [r7, #20]
 8004ea0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	68fa      	ldr	r2, [r7, #12]
 8004ea6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	685a      	ldr	r2, [r3, #4]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	693a      	ldr	r2, [r7, #16]
 8004eb4:	621a      	str	r2, [r3, #32]
}
 8004eb6:	bf00      	nop
 8004eb8:	371c      	adds	r7, #28
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr
 8004ec2:	bf00      	nop
 8004ec4:	40010000 	.word	0x40010000
 8004ec8:	40010400 	.word	0x40010400

08004ecc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b087      	sub	sp, #28
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	60b9      	str	r1, [r7, #8]
 8004ed6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6a1b      	ldr	r3, [r3, #32]
 8004edc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6a1b      	ldr	r3, [r3, #32]
 8004ee2:	f023 0201 	bic.w	r2, r3, #1
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	699b      	ldr	r3, [r3, #24]
 8004eee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ef6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	011b      	lsls	r3, r3, #4
 8004efc:	693a      	ldr	r2, [r7, #16]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f023 030a 	bic.w	r3, r3, #10
 8004f08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f0a:	697a      	ldr	r2, [r7, #20]
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	693a      	ldr	r2, [r7, #16]
 8004f16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	697a      	ldr	r2, [r7, #20]
 8004f1c:	621a      	str	r2, [r3, #32]
}
 8004f1e:	bf00      	nop
 8004f20:	371c      	adds	r7, #28
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr

08004f2a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f2a:	b480      	push	{r7}
 8004f2c:	b087      	sub	sp, #28
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	60f8      	str	r0, [r7, #12]
 8004f32:	60b9      	str	r1, [r7, #8]
 8004f34:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6a1b      	ldr	r3, [r3, #32]
 8004f40:	f023 0210 	bic.w	r2, r3, #16
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	699b      	ldr	r3, [r3, #24]
 8004f4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	031b      	lsls	r3, r3, #12
 8004f5a:	693a      	ldr	r2, [r7, #16]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f66:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	011b      	lsls	r3, r3, #4
 8004f6c:	697a      	ldr	r2, [r7, #20]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	693a      	ldr	r2, [r7, #16]
 8004f76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	697a      	ldr	r2, [r7, #20]
 8004f7c:	621a      	str	r2, [r3, #32]
}
 8004f7e:	bf00      	nop
 8004f80:	371c      	adds	r7, #28
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr

08004f8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f8a:	b480      	push	{r7}
 8004f8c:	b085      	sub	sp, #20
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	6078      	str	r0, [r7, #4]
 8004f92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fa0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fa2:	683a      	ldr	r2, [r7, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	f043 0307 	orr.w	r3, r3, #7
 8004fac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	68fa      	ldr	r2, [r7, #12]
 8004fb2:	609a      	str	r2, [r3, #8]
}
 8004fb4:	bf00      	nop
 8004fb6:	3714      	adds	r7, #20
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b087      	sub	sp, #28
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	60f8      	str	r0, [r7, #12]
 8004fc8:	60b9      	str	r1, [r7, #8]
 8004fca:	607a      	str	r2, [r7, #4]
 8004fcc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004fda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	021a      	lsls	r2, r3, #8
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	431a      	orrs	r2, r3
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	697a      	ldr	r2, [r7, #20]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	609a      	str	r2, [r3, #8]
}
 8004ff4:	bf00      	nop
 8004ff6:	371c      	adds	r7, #28
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005000:	b480      	push	{r7}
 8005002:	b087      	sub	sp, #28
 8005004:	af00      	add	r7, sp, #0
 8005006:	60f8      	str	r0, [r7, #12]
 8005008:	60b9      	str	r1, [r7, #8]
 800500a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	f003 031f 	and.w	r3, r3, #31
 8005012:	2201      	movs	r2, #1
 8005014:	fa02 f303 	lsl.w	r3, r2, r3
 8005018:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6a1a      	ldr	r2, [r3, #32]
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	43db      	mvns	r3, r3
 8005022:	401a      	ands	r2, r3
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6a1a      	ldr	r2, [r3, #32]
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	f003 031f 	and.w	r3, r3, #31
 8005032:	6879      	ldr	r1, [r7, #4]
 8005034:	fa01 f303 	lsl.w	r3, r1, r3
 8005038:	431a      	orrs	r2, r3
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	621a      	str	r2, [r3, #32]
}
 800503e:	bf00      	nop
 8005040:	371c      	adds	r7, #28
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
	...

0800504c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800504c:	b480      	push	{r7}
 800504e:	b085      	sub	sp, #20
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
 8005054:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800505c:	2b01      	cmp	r3, #1
 800505e:	d101      	bne.n	8005064 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005060:	2302      	movs	r3, #2
 8005062:	e05a      	b.n	800511a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2202      	movs	r2, #2
 8005070:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800508a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68fa      	ldr	r2, [r7, #12]
 8005092:	4313      	orrs	r3, r2
 8005094:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	68fa      	ldr	r2, [r7, #12]
 800509c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a21      	ldr	r2, [pc, #132]	@ (8005128 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d022      	beq.n	80050ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050b0:	d01d      	beq.n	80050ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a1d      	ldr	r2, [pc, #116]	@ (800512c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d018      	beq.n	80050ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a1b      	ldr	r2, [pc, #108]	@ (8005130 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d013      	beq.n	80050ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a1a      	ldr	r2, [pc, #104]	@ (8005134 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d00e      	beq.n	80050ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a18      	ldr	r2, [pc, #96]	@ (8005138 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d009      	beq.n	80050ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a17      	ldr	r2, [pc, #92]	@ (800513c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d004      	beq.n	80050ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a15      	ldr	r2, [pc, #84]	@ (8005140 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d10c      	bne.n	8005108 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	68ba      	ldr	r2, [r7, #8]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68ba      	ldr	r2, [r7, #8]
 8005106:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2200      	movs	r2, #0
 8005114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3714      	adds	r7, #20
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr
 8005126:	bf00      	nop
 8005128:	40010000 	.word	0x40010000
 800512c:	40000400 	.word	0x40000400
 8005130:	40000800 	.word	0x40000800
 8005134:	40000c00 	.word	0x40000c00
 8005138:	40010400 	.word	0x40010400
 800513c:	40014000 	.word	0x40014000
 8005140:	40001800 	.word	0x40001800

08005144 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005144:	b480      	push	{r7}
 8005146:	b083      	sub	sp, #12
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800514c:	bf00      	nop
 800514e:	370c      	adds	r7, #12
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr

08005158 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005158:	b480      	push	{r7}
 800515a:	b083      	sub	sp, #12
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005160:	bf00      	nop
 8005162:	370c      	adds	r7, #12
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr

0800516c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b082      	sub	sp, #8
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d101      	bne.n	800517e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	e042      	b.n	8005204 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005184:	b2db      	uxtb	r3, r3
 8005186:	2b00      	cmp	r3, #0
 8005188:	d106      	bne.n	8005198 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f7fc fb92 	bl	80018bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2224      	movs	r2, #36	@ 0x24
 800519c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	68da      	ldr	r2, [r3, #12]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80051ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f000 f973 	bl	800549c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	691a      	ldr	r2, [r3, #16]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80051c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	695a      	ldr	r2, [r3, #20]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80051d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	68da      	ldr	r2, [r3, #12]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80051e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2220      	movs	r2, #32
 80051f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2220      	movs	r2, #32
 80051f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005202:	2300      	movs	r3, #0
}
 8005204:	4618      	mov	r0, r3
 8005206:	3708      	adds	r7, #8
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}

0800520c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b08a      	sub	sp, #40	@ 0x28
 8005210:	af02      	add	r7, sp, #8
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	603b      	str	r3, [r7, #0]
 8005218:	4613      	mov	r3, r2
 800521a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800521c:	2300      	movs	r3, #0
 800521e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005226:	b2db      	uxtb	r3, r3
 8005228:	2b20      	cmp	r3, #32
 800522a:	d175      	bne.n	8005318 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d002      	beq.n	8005238 <HAL_UART_Transmit+0x2c>
 8005232:	88fb      	ldrh	r3, [r7, #6]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d101      	bne.n	800523c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e06e      	b.n	800531a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2200      	movs	r2, #0
 8005240:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2221      	movs	r2, #33	@ 0x21
 8005246:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800524a:	f7fc fed9 	bl	8002000 <HAL_GetTick>
 800524e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	88fa      	ldrh	r2, [r7, #6]
 8005254:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	88fa      	ldrh	r2, [r7, #6]
 800525a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005264:	d108      	bne.n	8005278 <HAL_UART_Transmit+0x6c>
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	691b      	ldr	r3, [r3, #16]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d104      	bne.n	8005278 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800526e:	2300      	movs	r3, #0
 8005270:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	61bb      	str	r3, [r7, #24]
 8005276:	e003      	b.n	8005280 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800527c:	2300      	movs	r3, #0
 800527e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005280:	e02e      	b.n	80052e0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	9300      	str	r3, [sp, #0]
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	2200      	movs	r2, #0
 800528a:	2180      	movs	r1, #128	@ 0x80
 800528c:	68f8      	ldr	r0, [r7, #12]
 800528e:	f000 f848 	bl	8005322 <UART_WaitOnFlagUntilTimeout>
 8005292:	4603      	mov	r3, r0
 8005294:	2b00      	cmp	r3, #0
 8005296:	d005      	beq.n	80052a4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2220      	movs	r2, #32
 800529c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80052a0:	2303      	movs	r3, #3
 80052a2:	e03a      	b.n	800531a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80052a4:	69fb      	ldr	r3, [r7, #28]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d10b      	bne.n	80052c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80052aa:	69bb      	ldr	r3, [r7, #24]
 80052ac:	881b      	ldrh	r3, [r3, #0]
 80052ae:	461a      	mov	r2, r3
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	3302      	adds	r3, #2
 80052be:	61bb      	str	r3, [r7, #24]
 80052c0:	e007      	b.n	80052d2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80052c2:	69fb      	ldr	r3, [r7, #28]
 80052c4:	781a      	ldrb	r2, [r3, #0]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80052cc:	69fb      	ldr	r3, [r7, #28]
 80052ce:	3301      	adds	r3, #1
 80052d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	3b01      	subs	r3, #1
 80052da:	b29a      	uxth	r2, r3
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d1cb      	bne.n	8005282 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	9300      	str	r3, [sp, #0]
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	2200      	movs	r2, #0
 80052f2:	2140      	movs	r1, #64	@ 0x40
 80052f4:	68f8      	ldr	r0, [r7, #12]
 80052f6:	f000 f814 	bl	8005322 <UART_WaitOnFlagUntilTimeout>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d005      	beq.n	800530c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2220      	movs	r2, #32
 8005304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005308:	2303      	movs	r3, #3
 800530a:	e006      	b.n	800531a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2220      	movs	r2, #32
 8005310:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005314:	2300      	movs	r3, #0
 8005316:	e000      	b.n	800531a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005318:	2302      	movs	r3, #2
  }
}
 800531a:	4618      	mov	r0, r3
 800531c:	3720      	adds	r7, #32
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}

08005322 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005322:	b580      	push	{r7, lr}
 8005324:	b086      	sub	sp, #24
 8005326:	af00      	add	r7, sp, #0
 8005328:	60f8      	str	r0, [r7, #12]
 800532a:	60b9      	str	r1, [r7, #8]
 800532c:	603b      	str	r3, [r7, #0]
 800532e:	4613      	mov	r3, r2
 8005330:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005332:	e03b      	b.n	80053ac <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005334:	6a3b      	ldr	r3, [r7, #32]
 8005336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800533a:	d037      	beq.n	80053ac <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800533c:	f7fc fe60 	bl	8002000 <HAL_GetTick>
 8005340:	4602      	mov	r2, r0
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	1ad3      	subs	r3, r2, r3
 8005346:	6a3a      	ldr	r2, [r7, #32]
 8005348:	429a      	cmp	r2, r3
 800534a:	d302      	bcc.n	8005352 <UART_WaitOnFlagUntilTimeout+0x30>
 800534c:	6a3b      	ldr	r3, [r7, #32]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d101      	bne.n	8005356 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005352:	2303      	movs	r3, #3
 8005354:	e03a      	b.n	80053cc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	68db      	ldr	r3, [r3, #12]
 800535c:	f003 0304 	and.w	r3, r3, #4
 8005360:	2b00      	cmp	r3, #0
 8005362:	d023      	beq.n	80053ac <UART_WaitOnFlagUntilTimeout+0x8a>
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	2b80      	cmp	r3, #128	@ 0x80
 8005368:	d020      	beq.n	80053ac <UART_WaitOnFlagUntilTimeout+0x8a>
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	2b40      	cmp	r3, #64	@ 0x40
 800536e:	d01d      	beq.n	80053ac <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 0308 	and.w	r3, r3, #8
 800537a:	2b08      	cmp	r3, #8
 800537c:	d116      	bne.n	80053ac <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800537e:	2300      	movs	r3, #0
 8005380:	617b      	str	r3, [r7, #20]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	617b      	str	r3, [r7, #20]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	617b      	str	r3, [r7, #20]
 8005392:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005394:	68f8      	ldr	r0, [r7, #12]
 8005396:	f000 f81d 	bl	80053d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2208      	movs	r2, #8
 800539e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2200      	movs	r2, #0
 80053a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	e00f      	b.n	80053cc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	4013      	ands	r3, r2
 80053b6:	68ba      	ldr	r2, [r7, #8]
 80053b8:	429a      	cmp	r2, r3
 80053ba:	bf0c      	ite	eq
 80053bc:	2301      	moveq	r3, #1
 80053be:	2300      	movne	r3, #0
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	461a      	mov	r2, r3
 80053c4:	79fb      	ldrb	r3, [r7, #7]
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d0b4      	beq.n	8005334 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80053ca:	2300      	movs	r3, #0
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3718      	adds	r7, #24
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}

080053d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b095      	sub	sp, #84	@ 0x54
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	330c      	adds	r3, #12
 80053e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053e6:	e853 3f00 	ldrex	r3, [r3]
 80053ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80053ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	330c      	adds	r3, #12
 80053fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80053fc:	643a      	str	r2, [r7, #64]	@ 0x40
 80053fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005400:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005402:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005404:	e841 2300 	strex	r3, r2, [r1]
 8005408:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800540a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800540c:	2b00      	cmp	r3, #0
 800540e:	d1e5      	bne.n	80053dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	3314      	adds	r3, #20
 8005416:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005418:	6a3b      	ldr	r3, [r7, #32]
 800541a:	e853 3f00 	ldrex	r3, [r3]
 800541e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005420:	69fb      	ldr	r3, [r7, #28]
 8005422:	f023 0301 	bic.w	r3, r3, #1
 8005426:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	3314      	adds	r3, #20
 800542e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005430:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005432:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005434:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005436:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005438:	e841 2300 	strex	r3, r2, [r1]
 800543c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800543e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005440:	2b00      	cmp	r3, #0
 8005442:	d1e5      	bne.n	8005410 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005448:	2b01      	cmp	r3, #1
 800544a:	d119      	bne.n	8005480 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	330c      	adds	r3, #12
 8005452:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	e853 3f00 	ldrex	r3, [r3]
 800545a:	60bb      	str	r3, [r7, #8]
   return(result);
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	f023 0310 	bic.w	r3, r3, #16
 8005462:	647b      	str	r3, [r7, #68]	@ 0x44
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	330c      	adds	r3, #12
 800546a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800546c:	61ba      	str	r2, [r7, #24]
 800546e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005470:	6979      	ldr	r1, [r7, #20]
 8005472:	69ba      	ldr	r2, [r7, #24]
 8005474:	e841 2300 	strex	r3, r2, [r1]
 8005478:	613b      	str	r3, [r7, #16]
   return(result);
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d1e5      	bne.n	800544c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2220      	movs	r2, #32
 8005484:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2200      	movs	r2, #0
 800548c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800548e:	bf00      	nop
 8005490:	3754      	adds	r7, #84	@ 0x54
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr
	...

0800549c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800549c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054a0:	b0c0      	sub	sp, #256	@ 0x100
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	691b      	ldr	r3, [r3, #16]
 80054b0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80054b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054b8:	68d9      	ldr	r1, [r3, #12]
 80054ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054be:	681a      	ldr	r2, [r3, #0]
 80054c0:	ea40 0301 	orr.w	r3, r0, r1
 80054c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80054c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054ca:	689a      	ldr	r2, [r3, #8]
 80054cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054d0:	691b      	ldr	r3, [r3, #16]
 80054d2:	431a      	orrs	r2, r3
 80054d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054d8:	695b      	ldr	r3, [r3, #20]
 80054da:	431a      	orrs	r2, r3
 80054dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054e0:	69db      	ldr	r3, [r3, #28]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80054e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80054f4:	f021 010c 	bic.w	r1, r1, #12
 80054f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005502:	430b      	orrs	r3, r1
 8005504:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005506:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	695b      	ldr	r3, [r3, #20]
 800550e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005512:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005516:	6999      	ldr	r1, [r3, #24]
 8005518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	ea40 0301 	orr.w	r3, r0, r1
 8005522:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005528:	681a      	ldr	r2, [r3, #0]
 800552a:	4b8f      	ldr	r3, [pc, #572]	@ (8005768 <UART_SetConfig+0x2cc>)
 800552c:	429a      	cmp	r2, r3
 800552e:	d005      	beq.n	800553c <UART_SetConfig+0xa0>
 8005530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	4b8d      	ldr	r3, [pc, #564]	@ (800576c <UART_SetConfig+0x2d0>)
 8005538:	429a      	cmp	r2, r3
 800553a:	d104      	bne.n	8005546 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800553c:	f7fe f8d8 	bl	80036f0 <HAL_RCC_GetPCLK2Freq>
 8005540:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005544:	e003      	b.n	800554e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005546:	f7fe f8bf 	bl	80036c8 <HAL_RCC_GetPCLK1Freq>
 800554a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800554e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005552:	69db      	ldr	r3, [r3, #28]
 8005554:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005558:	f040 810c 	bne.w	8005774 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800555c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005560:	2200      	movs	r2, #0
 8005562:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005566:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800556a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800556e:	4622      	mov	r2, r4
 8005570:	462b      	mov	r3, r5
 8005572:	1891      	adds	r1, r2, r2
 8005574:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005576:	415b      	adcs	r3, r3
 8005578:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800557a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800557e:	4621      	mov	r1, r4
 8005580:	eb12 0801 	adds.w	r8, r2, r1
 8005584:	4629      	mov	r1, r5
 8005586:	eb43 0901 	adc.w	r9, r3, r1
 800558a:	f04f 0200 	mov.w	r2, #0
 800558e:	f04f 0300 	mov.w	r3, #0
 8005592:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005596:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800559a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800559e:	4690      	mov	r8, r2
 80055a0:	4699      	mov	r9, r3
 80055a2:	4623      	mov	r3, r4
 80055a4:	eb18 0303 	adds.w	r3, r8, r3
 80055a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80055ac:	462b      	mov	r3, r5
 80055ae:	eb49 0303 	adc.w	r3, r9, r3
 80055b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80055b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80055c2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80055c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80055ca:	460b      	mov	r3, r1
 80055cc:	18db      	adds	r3, r3, r3
 80055ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80055d0:	4613      	mov	r3, r2
 80055d2:	eb42 0303 	adc.w	r3, r2, r3
 80055d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80055d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80055dc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80055e0:	f7fa fe7e 	bl	80002e0 <__aeabi_uldivmod>
 80055e4:	4602      	mov	r2, r0
 80055e6:	460b      	mov	r3, r1
 80055e8:	4b61      	ldr	r3, [pc, #388]	@ (8005770 <UART_SetConfig+0x2d4>)
 80055ea:	fba3 2302 	umull	r2, r3, r3, r2
 80055ee:	095b      	lsrs	r3, r3, #5
 80055f0:	011c      	lsls	r4, r3, #4
 80055f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055f6:	2200      	movs	r2, #0
 80055f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80055fc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005600:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005604:	4642      	mov	r2, r8
 8005606:	464b      	mov	r3, r9
 8005608:	1891      	adds	r1, r2, r2
 800560a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800560c:	415b      	adcs	r3, r3
 800560e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005610:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005614:	4641      	mov	r1, r8
 8005616:	eb12 0a01 	adds.w	sl, r2, r1
 800561a:	4649      	mov	r1, r9
 800561c:	eb43 0b01 	adc.w	fp, r3, r1
 8005620:	f04f 0200 	mov.w	r2, #0
 8005624:	f04f 0300 	mov.w	r3, #0
 8005628:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800562c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005630:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005634:	4692      	mov	sl, r2
 8005636:	469b      	mov	fp, r3
 8005638:	4643      	mov	r3, r8
 800563a:	eb1a 0303 	adds.w	r3, sl, r3
 800563e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005642:	464b      	mov	r3, r9
 8005644:	eb4b 0303 	adc.w	r3, fp, r3
 8005648:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800564c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005658:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800565c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005660:	460b      	mov	r3, r1
 8005662:	18db      	adds	r3, r3, r3
 8005664:	643b      	str	r3, [r7, #64]	@ 0x40
 8005666:	4613      	mov	r3, r2
 8005668:	eb42 0303 	adc.w	r3, r2, r3
 800566c:	647b      	str	r3, [r7, #68]	@ 0x44
 800566e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005672:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005676:	f7fa fe33 	bl	80002e0 <__aeabi_uldivmod>
 800567a:	4602      	mov	r2, r0
 800567c:	460b      	mov	r3, r1
 800567e:	4611      	mov	r1, r2
 8005680:	4b3b      	ldr	r3, [pc, #236]	@ (8005770 <UART_SetConfig+0x2d4>)
 8005682:	fba3 2301 	umull	r2, r3, r3, r1
 8005686:	095b      	lsrs	r3, r3, #5
 8005688:	2264      	movs	r2, #100	@ 0x64
 800568a:	fb02 f303 	mul.w	r3, r2, r3
 800568e:	1acb      	subs	r3, r1, r3
 8005690:	00db      	lsls	r3, r3, #3
 8005692:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005696:	4b36      	ldr	r3, [pc, #216]	@ (8005770 <UART_SetConfig+0x2d4>)
 8005698:	fba3 2302 	umull	r2, r3, r3, r2
 800569c:	095b      	lsrs	r3, r3, #5
 800569e:	005b      	lsls	r3, r3, #1
 80056a0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80056a4:	441c      	add	r4, r3
 80056a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056aa:	2200      	movs	r2, #0
 80056ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80056b0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80056b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80056b8:	4642      	mov	r2, r8
 80056ba:	464b      	mov	r3, r9
 80056bc:	1891      	adds	r1, r2, r2
 80056be:	63b9      	str	r1, [r7, #56]	@ 0x38
 80056c0:	415b      	adcs	r3, r3
 80056c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80056c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80056c8:	4641      	mov	r1, r8
 80056ca:	1851      	adds	r1, r2, r1
 80056cc:	6339      	str	r1, [r7, #48]	@ 0x30
 80056ce:	4649      	mov	r1, r9
 80056d0:	414b      	adcs	r3, r1
 80056d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80056d4:	f04f 0200 	mov.w	r2, #0
 80056d8:	f04f 0300 	mov.w	r3, #0
 80056dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80056e0:	4659      	mov	r1, fp
 80056e2:	00cb      	lsls	r3, r1, #3
 80056e4:	4651      	mov	r1, sl
 80056e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056ea:	4651      	mov	r1, sl
 80056ec:	00ca      	lsls	r2, r1, #3
 80056ee:	4610      	mov	r0, r2
 80056f0:	4619      	mov	r1, r3
 80056f2:	4603      	mov	r3, r0
 80056f4:	4642      	mov	r2, r8
 80056f6:	189b      	adds	r3, r3, r2
 80056f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80056fc:	464b      	mov	r3, r9
 80056fe:	460a      	mov	r2, r1
 8005700:	eb42 0303 	adc.w	r3, r2, r3
 8005704:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005714:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005718:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800571c:	460b      	mov	r3, r1
 800571e:	18db      	adds	r3, r3, r3
 8005720:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005722:	4613      	mov	r3, r2
 8005724:	eb42 0303 	adc.w	r3, r2, r3
 8005728:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800572a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800572e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005732:	f7fa fdd5 	bl	80002e0 <__aeabi_uldivmod>
 8005736:	4602      	mov	r2, r0
 8005738:	460b      	mov	r3, r1
 800573a:	4b0d      	ldr	r3, [pc, #52]	@ (8005770 <UART_SetConfig+0x2d4>)
 800573c:	fba3 1302 	umull	r1, r3, r3, r2
 8005740:	095b      	lsrs	r3, r3, #5
 8005742:	2164      	movs	r1, #100	@ 0x64
 8005744:	fb01 f303 	mul.w	r3, r1, r3
 8005748:	1ad3      	subs	r3, r2, r3
 800574a:	00db      	lsls	r3, r3, #3
 800574c:	3332      	adds	r3, #50	@ 0x32
 800574e:	4a08      	ldr	r2, [pc, #32]	@ (8005770 <UART_SetConfig+0x2d4>)
 8005750:	fba2 2303 	umull	r2, r3, r2, r3
 8005754:	095b      	lsrs	r3, r3, #5
 8005756:	f003 0207 	and.w	r2, r3, #7
 800575a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4422      	add	r2, r4
 8005762:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005764:	e106      	b.n	8005974 <UART_SetConfig+0x4d8>
 8005766:	bf00      	nop
 8005768:	40011000 	.word	0x40011000
 800576c:	40011400 	.word	0x40011400
 8005770:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005774:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005778:	2200      	movs	r2, #0
 800577a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800577e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005782:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005786:	4642      	mov	r2, r8
 8005788:	464b      	mov	r3, r9
 800578a:	1891      	adds	r1, r2, r2
 800578c:	6239      	str	r1, [r7, #32]
 800578e:	415b      	adcs	r3, r3
 8005790:	627b      	str	r3, [r7, #36]	@ 0x24
 8005792:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005796:	4641      	mov	r1, r8
 8005798:	1854      	adds	r4, r2, r1
 800579a:	4649      	mov	r1, r9
 800579c:	eb43 0501 	adc.w	r5, r3, r1
 80057a0:	f04f 0200 	mov.w	r2, #0
 80057a4:	f04f 0300 	mov.w	r3, #0
 80057a8:	00eb      	lsls	r3, r5, #3
 80057aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80057ae:	00e2      	lsls	r2, r4, #3
 80057b0:	4614      	mov	r4, r2
 80057b2:	461d      	mov	r5, r3
 80057b4:	4643      	mov	r3, r8
 80057b6:	18e3      	adds	r3, r4, r3
 80057b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80057bc:	464b      	mov	r3, r9
 80057be:	eb45 0303 	adc.w	r3, r5, r3
 80057c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80057c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80057d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80057d6:	f04f 0200 	mov.w	r2, #0
 80057da:	f04f 0300 	mov.w	r3, #0
 80057de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80057e2:	4629      	mov	r1, r5
 80057e4:	008b      	lsls	r3, r1, #2
 80057e6:	4621      	mov	r1, r4
 80057e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057ec:	4621      	mov	r1, r4
 80057ee:	008a      	lsls	r2, r1, #2
 80057f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80057f4:	f7fa fd74 	bl	80002e0 <__aeabi_uldivmod>
 80057f8:	4602      	mov	r2, r0
 80057fa:	460b      	mov	r3, r1
 80057fc:	4b60      	ldr	r3, [pc, #384]	@ (8005980 <UART_SetConfig+0x4e4>)
 80057fe:	fba3 2302 	umull	r2, r3, r3, r2
 8005802:	095b      	lsrs	r3, r3, #5
 8005804:	011c      	lsls	r4, r3, #4
 8005806:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800580a:	2200      	movs	r2, #0
 800580c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005810:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005814:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005818:	4642      	mov	r2, r8
 800581a:	464b      	mov	r3, r9
 800581c:	1891      	adds	r1, r2, r2
 800581e:	61b9      	str	r1, [r7, #24]
 8005820:	415b      	adcs	r3, r3
 8005822:	61fb      	str	r3, [r7, #28]
 8005824:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005828:	4641      	mov	r1, r8
 800582a:	1851      	adds	r1, r2, r1
 800582c:	6139      	str	r1, [r7, #16]
 800582e:	4649      	mov	r1, r9
 8005830:	414b      	adcs	r3, r1
 8005832:	617b      	str	r3, [r7, #20]
 8005834:	f04f 0200 	mov.w	r2, #0
 8005838:	f04f 0300 	mov.w	r3, #0
 800583c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005840:	4659      	mov	r1, fp
 8005842:	00cb      	lsls	r3, r1, #3
 8005844:	4651      	mov	r1, sl
 8005846:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800584a:	4651      	mov	r1, sl
 800584c:	00ca      	lsls	r2, r1, #3
 800584e:	4610      	mov	r0, r2
 8005850:	4619      	mov	r1, r3
 8005852:	4603      	mov	r3, r0
 8005854:	4642      	mov	r2, r8
 8005856:	189b      	adds	r3, r3, r2
 8005858:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800585c:	464b      	mov	r3, r9
 800585e:	460a      	mov	r2, r1
 8005860:	eb42 0303 	adc.w	r3, r2, r3
 8005864:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005872:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005874:	f04f 0200 	mov.w	r2, #0
 8005878:	f04f 0300 	mov.w	r3, #0
 800587c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005880:	4649      	mov	r1, r9
 8005882:	008b      	lsls	r3, r1, #2
 8005884:	4641      	mov	r1, r8
 8005886:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800588a:	4641      	mov	r1, r8
 800588c:	008a      	lsls	r2, r1, #2
 800588e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005892:	f7fa fd25 	bl	80002e0 <__aeabi_uldivmod>
 8005896:	4602      	mov	r2, r0
 8005898:	460b      	mov	r3, r1
 800589a:	4611      	mov	r1, r2
 800589c:	4b38      	ldr	r3, [pc, #224]	@ (8005980 <UART_SetConfig+0x4e4>)
 800589e:	fba3 2301 	umull	r2, r3, r3, r1
 80058a2:	095b      	lsrs	r3, r3, #5
 80058a4:	2264      	movs	r2, #100	@ 0x64
 80058a6:	fb02 f303 	mul.w	r3, r2, r3
 80058aa:	1acb      	subs	r3, r1, r3
 80058ac:	011b      	lsls	r3, r3, #4
 80058ae:	3332      	adds	r3, #50	@ 0x32
 80058b0:	4a33      	ldr	r2, [pc, #204]	@ (8005980 <UART_SetConfig+0x4e4>)
 80058b2:	fba2 2303 	umull	r2, r3, r2, r3
 80058b6:	095b      	lsrs	r3, r3, #5
 80058b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058bc:	441c      	add	r4, r3
 80058be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058c2:	2200      	movs	r2, #0
 80058c4:	673b      	str	r3, [r7, #112]	@ 0x70
 80058c6:	677a      	str	r2, [r7, #116]	@ 0x74
 80058c8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80058cc:	4642      	mov	r2, r8
 80058ce:	464b      	mov	r3, r9
 80058d0:	1891      	adds	r1, r2, r2
 80058d2:	60b9      	str	r1, [r7, #8]
 80058d4:	415b      	adcs	r3, r3
 80058d6:	60fb      	str	r3, [r7, #12]
 80058d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058dc:	4641      	mov	r1, r8
 80058de:	1851      	adds	r1, r2, r1
 80058e0:	6039      	str	r1, [r7, #0]
 80058e2:	4649      	mov	r1, r9
 80058e4:	414b      	adcs	r3, r1
 80058e6:	607b      	str	r3, [r7, #4]
 80058e8:	f04f 0200 	mov.w	r2, #0
 80058ec:	f04f 0300 	mov.w	r3, #0
 80058f0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80058f4:	4659      	mov	r1, fp
 80058f6:	00cb      	lsls	r3, r1, #3
 80058f8:	4651      	mov	r1, sl
 80058fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058fe:	4651      	mov	r1, sl
 8005900:	00ca      	lsls	r2, r1, #3
 8005902:	4610      	mov	r0, r2
 8005904:	4619      	mov	r1, r3
 8005906:	4603      	mov	r3, r0
 8005908:	4642      	mov	r2, r8
 800590a:	189b      	adds	r3, r3, r2
 800590c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800590e:	464b      	mov	r3, r9
 8005910:	460a      	mov	r2, r1
 8005912:	eb42 0303 	adc.w	r3, r2, r3
 8005916:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	2200      	movs	r2, #0
 8005920:	663b      	str	r3, [r7, #96]	@ 0x60
 8005922:	667a      	str	r2, [r7, #100]	@ 0x64
 8005924:	f04f 0200 	mov.w	r2, #0
 8005928:	f04f 0300 	mov.w	r3, #0
 800592c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005930:	4649      	mov	r1, r9
 8005932:	008b      	lsls	r3, r1, #2
 8005934:	4641      	mov	r1, r8
 8005936:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800593a:	4641      	mov	r1, r8
 800593c:	008a      	lsls	r2, r1, #2
 800593e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005942:	f7fa fccd 	bl	80002e0 <__aeabi_uldivmod>
 8005946:	4602      	mov	r2, r0
 8005948:	460b      	mov	r3, r1
 800594a:	4b0d      	ldr	r3, [pc, #52]	@ (8005980 <UART_SetConfig+0x4e4>)
 800594c:	fba3 1302 	umull	r1, r3, r3, r2
 8005950:	095b      	lsrs	r3, r3, #5
 8005952:	2164      	movs	r1, #100	@ 0x64
 8005954:	fb01 f303 	mul.w	r3, r1, r3
 8005958:	1ad3      	subs	r3, r2, r3
 800595a:	011b      	lsls	r3, r3, #4
 800595c:	3332      	adds	r3, #50	@ 0x32
 800595e:	4a08      	ldr	r2, [pc, #32]	@ (8005980 <UART_SetConfig+0x4e4>)
 8005960:	fba2 2303 	umull	r2, r3, r2, r3
 8005964:	095b      	lsrs	r3, r3, #5
 8005966:	f003 020f 	and.w	r2, r3, #15
 800596a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4422      	add	r2, r4
 8005972:	609a      	str	r2, [r3, #8]
}
 8005974:	bf00      	nop
 8005976:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800597a:	46bd      	mov	sp, r7
 800597c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005980:	51eb851f 	.word	0x51eb851f

08005984 <__NVIC_SetPriority>:
{
 8005984:	b480      	push	{r7}
 8005986:	b083      	sub	sp, #12
 8005988:	af00      	add	r7, sp, #0
 800598a:	4603      	mov	r3, r0
 800598c:	6039      	str	r1, [r7, #0]
 800598e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005994:	2b00      	cmp	r3, #0
 8005996:	db0a      	blt.n	80059ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	b2da      	uxtb	r2, r3
 800599c:	490c      	ldr	r1, [pc, #48]	@ (80059d0 <__NVIC_SetPriority+0x4c>)
 800599e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059a2:	0112      	lsls	r2, r2, #4
 80059a4:	b2d2      	uxtb	r2, r2
 80059a6:	440b      	add	r3, r1
 80059a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80059ac:	e00a      	b.n	80059c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	b2da      	uxtb	r2, r3
 80059b2:	4908      	ldr	r1, [pc, #32]	@ (80059d4 <__NVIC_SetPriority+0x50>)
 80059b4:	79fb      	ldrb	r3, [r7, #7]
 80059b6:	f003 030f 	and.w	r3, r3, #15
 80059ba:	3b04      	subs	r3, #4
 80059bc:	0112      	lsls	r2, r2, #4
 80059be:	b2d2      	uxtb	r2, r2
 80059c0:	440b      	add	r3, r1
 80059c2:	761a      	strb	r2, [r3, #24]
}
 80059c4:	bf00      	nop
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr
 80059d0:	e000e100 	.word	0xe000e100
 80059d4:	e000ed00 	.word	0xe000ed00

080059d8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80059d8:	b580      	push	{r7, lr}
 80059da:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80059dc:	4b05      	ldr	r3, [pc, #20]	@ (80059f4 <SysTick_Handler+0x1c>)
 80059de:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80059e0:	f002 f8f2 	bl	8007bc8 <xTaskGetSchedulerState>
 80059e4:	4603      	mov	r3, r0
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d001      	beq.n	80059ee <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80059ea:	f003 f9f5 	bl	8008dd8 <xPortSysTickHandler>
  }
}
 80059ee:	bf00      	nop
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	bf00      	nop
 80059f4:	e000e010 	.word	0xe000e010

080059f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80059f8:	b580      	push	{r7, lr}
 80059fa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80059fc:	2100      	movs	r1, #0
 80059fe:	f06f 0004 	mvn.w	r0, #4
 8005a02:	f7ff ffbf 	bl	8005984 <__NVIC_SetPriority>
#endif
}
 8005a06:	bf00      	nop
 8005a08:	bd80      	pop	{r7, pc}
	...

08005a0c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a12:	f3ef 8305 	mrs	r3, IPSR
 8005a16:	603b      	str	r3, [r7, #0]
  return(result);
 8005a18:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d003      	beq.n	8005a26 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005a1e:	f06f 0305 	mvn.w	r3, #5
 8005a22:	607b      	str	r3, [r7, #4]
 8005a24:	e00c      	b.n	8005a40 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005a26:	4b0a      	ldr	r3, [pc, #40]	@ (8005a50 <osKernelInitialize+0x44>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d105      	bne.n	8005a3a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005a2e:	4b08      	ldr	r3, [pc, #32]	@ (8005a50 <osKernelInitialize+0x44>)
 8005a30:	2201      	movs	r2, #1
 8005a32:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005a34:	2300      	movs	r3, #0
 8005a36:	607b      	str	r3, [r7, #4]
 8005a38:	e002      	b.n	8005a40 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a3e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005a40:	687b      	ldr	r3, [r7, #4]
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	370c      	adds	r7, #12
 8005a46:	46bd      	mov	sp, r7
 8005a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4c:	4770      	bx	lr
 8005a4e:	bf00      	nop
 8005a50:	20000224 	.word	0x20000224

08005a54 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b082      	sub	sp, #8
 8005a58:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a5a:	f3ef 8305 	mrs	r3, IPSR
 8005a5e:	603b      	str	r3, [r7, #0]
  return(result);
 8005a60:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d003      	beq.n	8005a6e <osKernelStart+0x1a>
    stat = osErrorISR;
 8005a66:	f06f 0305 	mvn.w	r3, #5
 8005a6a:	607b      	str	r3, [r7, #4]
 8005a6c:	e010      	b.n	8005a90 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005a6e:	4b0b      	ldr	r3, [pc, #44]	@ (8005a9c <osKernelStart+0x48>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	2b01      	cmp	r3, #1
 8005a74:	d109      	bne.n	8005a8a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005a76:	f7ff ffbf 	bl	80059f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005a7a:	4b08      	ldr	r3, [pc, #32]	@ (8005a9c <osKernelStart+0x48>)
 8005a7c:	2202      	movs	r2, #2
 8005a7e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005a80:	f001 fc2e 	bl	80072e0 <vTaskStartScheduler>
      stat = osOK;
 8005a84:	2300      	movs	r3, #0
 8005a86:	607b      	str	r3, [r7, #4]
 8005a88:	e002      	b.n	8005a90 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a8e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005a90:	687b      	ldr	r3, [r7, #4]
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3708      	adds	r7, #8
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}
 8005a9a:	bf00      	nop
 8005a9c:	20000224 	.word	0x20000224

08005aa0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b08e      	sub	sp, #56	@ 0x38
 8005aa4:	af04      	add	r7, sp, #16
 8005aa6:	60f8      	str	r0, [r7, #12]
 8005aa8:	60b9      	str	r1, [r7, #8]
 8005aaa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005aac:	2300      	movs	r3, #0
 8005aae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ab0:	f3ef 8305 	mrs	r3, IPSR
 8005ab4:	617b      	str	r3, [r7, #20]
  return(result);
 8005ab6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d17e      	bne.n	8005bba <osThreadNew+0x11a>
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d07b      	beq.n	8005bba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005ac2:	2380      	movs	r3, #128	@ 0x80
 8005ac4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005ac6:	2318      	movs	r3, #24
 8005ac8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005aca:	2300      	movs	r3, #0
 8005acc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005ace:	f04f 33ff 	mov.w	r3, #4294967295
 8005ad2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d045      	beq.n	8005b66 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d002      	beq.n	8005ae8 <osThreadNew+0x48>
        name = attr->name;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	699b      	ldr	r3, [r3, #24]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d002      	beq.n	8005af6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	699b      	ldr	r3, [r3, #24]
 8005af4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d008      	beq.n	8005b0e <osThreadNew+0x6e>
 8005afc:	69fb      	ldr	r3, [r7, #28]
 8005afe:	2b38      	cmp	r3, #56	@ 0x38
 8005b00:	d805      	bhi.n	8005b0e <osThreadNew+0x6e>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	f003 0301 	and.w	r3, r3, #1
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d001      	beq.n	8005b12 <osThreadNew+0x72>
        return (NULL);
 8005b0e:	2300      	movs	r3, #0
 8005b10:	e054      	b.n	8005bbc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	695b      	ldr	r3, [r3, #20]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d003      	beq.n	8005b22 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	695b      	ldr	r3, [r3, #20]
 8005b1e:	089b      	lsrs	r3, r3, #2
 8005b20:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d00e      	beq.n	8005b48 <osThreadNew+0xa8>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	68db      	ldr	r3, [r3, #12]
 8005b2e:	2ba7      	cmp	r3, #167	@ 0xa7
 8005b30:	d90a      	bls.n	8005b48 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d006      	beq.n	8005b48 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d002      	beq.n	8005b48 <osThreadNew+0xa8>
        mem = 1;
 8005b42:	2301      	movs	r3, #1
 8005b44:	61bb      	str	r3, [r7, #24]
 8005b46:	e010      	b.n	8005b6a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d10c      	bne.n	8005b6a <osThreadNew+0xca>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	68db      	ldr	r3, [r3, #12]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d108      	bne.n	8005b6a <osThreadNew+0xca>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	691b      	ldr	r3, [r3, #16]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d104      	bne.n	8005b6a <osThreadNew+0xca>
          mem = 0;
 8005b60:	2300      	movs	r3, #0
 8005b62:	61bb      	str	r3, [r7, #24]
 8005b64:	e001      	b.n	8005b6a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005b66:	2300      	movs	r3, #0
 8005b68:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005b6a:	69bb      	ldr	r3, [r7, #24]
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d110      	bne.n	8005b92 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005b74:	687a      	ldr	r2, [r7, #4]
 8005b76:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005b78:	9202      	str	r2, [sp, #8]
 8005b7a:	9301      	str	r3, [sp, #4]
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	9300      	str	r3, [sp, #0]
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	6a3a      	ldr	r2, [r7, #32]
 8005b84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005b86:	68f8      	ldr	r0, [r7, #12]
 8005b88:	f001 f9b6 	bl	8006ef8 <xTaskCreateStatic>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	613b      	str	r3, [r7, #16]
 8005b90:	e013      	b.n	8005bba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005b92:	69bb      	ldr	r3, [r7, #24]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d110      	bne.n	8005bba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005b98:	6a3b      	ldr	r3, [r7, #32]
 8005b9a:	b29a      	uxth	r2, r3
 8005b9c:	f107 0310 	add.w	r3, r7, #16
 8005ba0:	9301      	str	r3, [sp, #4]
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	9300      	str	r3, [sp, #0]
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005baa:	68f8      	ldr	r0, [r7, #12]
 8005bac:	f001 fa04 	bl	8006fb8 <xTaskCreate>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d001      	beq.n	8005bba <osThreadNew+0x11a>
            hTask = NULL;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005bba:	693b      	ldr	r3, [r7, #16]
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	3728      	adds	r7, #40	@ 0x28
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}

08005bc4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b084      	sub	sp, #16
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005bcc:	f3ef 8305 	mrs	r3, IPSR
 8005bd0:	60bb      	str	r3, [r7, #8]
  return(result);
 8005bd2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d003      	beq.n	8005be0 <osDelay+0x1c>
    stat = osErrorISR;
 8005bd8:	f06f 0305 	mvn.w	r3, #5
 8005bdc:	60fb      	str	r3, [r7, #12]
 8005bde:	e007      	b.n	8005bf0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005be0:	2300      	movs	r3, #0
 8005be2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d002      	beq.n	8005bf0 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f001 fb42 	bl	8007274 <vTaskDelay>
    }
  }

  return (stat);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3710      	adds	r7, #16
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}

08005bfa <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8005bfa:	b580      	push	{r7, lr}
 8005bfc:	b088      	sub	sp, #32
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8005c02:	2300      	movs	r3, #0
 8005c04:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c06:	f3ef 8305 	mrs	r3, IPSR
 8005c0a:	60bb      	str	r3, [r7, #8]
  return(result);
 8005c0c:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d174      	bne.n	8005cfc <osMutexNew+0x102>
    if (attr != NULL) {
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d003      	beq.n	8005c20 <osMutexNew+0x26>
      type = attr->attr_bits;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	61bb      	str	r3, [r7, #24]
 8005c1e:	e001      	b.n	8005c24 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8005c20:	2300      	movs	r3, #0
 8005c22:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8005c24:	69bb      	ldr	r3, [r7, #24]
 8005c26:	f003 0301 	and.w	r3, r3, #1
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d002      	beq.n	8005c34 <osMutexNew+0x3a>
      rmtx = 1U;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	617b      	str	r3, [r7, #20]
 8005c32:	e001      	b.n	8005c38 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8005c34:	2300      	movs	r3, #0
 8005c36:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8005c38:	69bb      	ldr	r3, [r7, #24]
 8005c3a:	f003 0308 	and.w	r3, r3, #8
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d15c      	bne.n	8005cfc <osMutexNew+0x102>
      mem = -1;
 8005c42:	f04f 33ff 	mov.w	r3, #4294967295
 8005c46:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d015      	beq.n	8005c7a <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d006      	beq.n	8005c64 <osMutexNew+0x6a>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	68db      	ldr	r3, [r3, #12]
 8005c5a:	2b4f      	cmp	r3, #79	@ 0x4f
 8005c5c:	d902      	bls.n	8005c64 <osMutexNew+0x6a>
          mem = 1;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	613b      	str	r3, [r7, #16]
 8005c62:	e00c      	b.n	8005c7e <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d108      	bne.n	8005c7e <osMutexNew+0x84>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d104      	bne.n	8005c7e <osMutexNew+0x84>
            mem = 0;
 8005c74:	2300      	movs	r3, #0
 8005c76:	613b      	str	r3, [r7, #16]
 8005c78:	e001      	b.n	8005c7e <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d112      	bne.n	8005caa <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d007      	beq.n	8005c9a <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	4619      	mov	r1, r3
 8005c90:	2004      	movs	r0, #4
 8005c92:	f000 fb92 	bl	80063ba <xQueueCreateMutexStatic>
 8005c96:	61f8      	str	r0, [r7, #28]
 8005c98:	e016      	b.n	8005cc8 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	4619      	mov	r1, r3
 8005ca0:	2001      	movs	r0, #1
 8005ca2:	f000 fb8a 	bl	80063ba <xQueueCreateMutexStatic>
 8005ca6:	61f8      	str	r0, [r7, #28]
 8005ca8:	e00e      	b.n	8005cc8 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d10b      	bne.n	8005cc8 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d004      	beq.n	8005cc0 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8005cb6:	2004      	movs	r0, #4
 8005cb8:	f000 fb67 	bl	800638a <xQueueCreateMutex>
 8005cbc:	61f8      	str	r0, [r7, #28]
 8005cbe:	e003      	b.n	8005cc8 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8005cc0:	2001      	movs	r0, #1
 8005cc2:	f000 fb62 	bl	800638a <xQueueCreateMutex>
 8005cc6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8005cc8:	69fb      	ldr	r3, [r7, #28]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d00c      	beq.n	8005ce8 <osMutexNew+0xee>
        if (attr != NULL) {
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d003      	beq.n	8005cdc <osMutexNew+0xe2>
          name = attr->name;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	60fb      	str	r3, [r7, #12]
 8005cda:	e001      	b.n	8005ce0 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8005cdc:	2300      	movs	r3, #0
 8005cde:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8005ce0:	68f9      	ldr	r1, [r7, #12]
 8005ce2:	69f8      	ldr	r0, [r7, #28]
 8005ce4:	f001 f8aa 	bl	8006e3c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d006      	beq.n	8005cfc <osMutexNew+0x102>
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d003      	beq.n	8005cfc <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	f043 0301 	orr.w	r3, r3, #1
 8005cfa:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8005cfc:	69fb      	ldr	r3, [r7, #28]
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3720      	adds	r7, #32
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}

08005d06 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8005d06:	b580      	push	{r7, lr}
 8005d08:	b086      	sub	sp, #24
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	6078      	str	r0, [r7, #4]
 8005d0e:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f023 0301 	bic.w	r3, r3, #1
 8005d16:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f003 0301 	and.w	r3, r3, #1
 8005d1e:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005d20:	2300      	movs	r3, #0
 8005d22:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d24:	f3ef 8305 	mrs	r3, IPSR
 8005d28:	60bb      	str	r3, [r7, #8]
  return(result);
 8005d2a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d003      	beq.n	8005d38 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8005d30:	f06f 0305 	mvn.w	r3, #5
 8005d34:	617b      	str	r3, [r7, #20]
 8005d36:	e02c      	b.n	8005d92 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d103      	bne.n	8005d46 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8005d3e:	f06f 0303 	mvn.w	r3, #3
 8005d42:	617b      	str	r3, [r7, #20]
 8005d44:	e025      	b.n	8005d92 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d011      	beq.n	8005d70 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8005d4c:	6839      	ldr	r1, [r7, #0]
 8005d4e:	6938      	ldr	r0, [r7, #16]
 8005d50:	f000 fb83 	bl	800645a <xQueueTakeMutexRecursive>
 8005d54:	4603      	mov	r3, r0
 8005d56:	2b01      	cmp	r3, #1
 8005d58:	d01b      	beq.n	8005d92 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d003      	beq.n	8005d68 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8005d60:	f06f 0301 	mvn.w	r3, #1
 8005d64:	617b      	str	r3, [r7, #20]
 8005d66:	e014      	b.n	8005d92 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8005d68:	f06f 0302 	mvn.w	r3, #2
 8005d6c:	617b      	str	r3, [r7, #20]
 8005d6e:	e010      	b.n	8005d92 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8005d70:	6839      	ldr	r1, [r7, #0]
 8005d72:	6938      	ldr	r0, [r7, #16]
 8005d74:	f000 fe2a 	bl	80069cc <xQueueSemaphoreTake>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d009      	beq.n	8005d92 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d003      	beq.n	8005d8c <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8005d84:	f06f 0301 	mvn.w	r3, #1
 8005d88:	617b      	str	r3, [r7, #20]
 8005d8a:	e002      	b.n	8005d92 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8005d8c:	f06f 0302 	mvn.w	r3, #2
 8005d90:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8005d92:	697b      	ldr	r3, [r7, #20]
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3718      	adds	r7, #24
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b086      	sub	sp, #24
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	f023 0301 	bic.w	r3, r3, #1
 8005daa:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f003 0301 	and.w	r3, r3, #1
 8005db2:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005db4:	2300      	movs	r3, #0
 8005db6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005db8:	f3ef 8305 	mrs	r3, IPSR
 8005dbc:	60bb      	str	r3, [r7, #8]
  return(result);
 8005dbe:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d003      	beq.n	8005dcc <osMutexRelease+0x30>
    stat = osErrorISR;
 8005dc4:	f06f 0305 	mvn.w	r3, #5
 8005dc8:	617b      	str	r3, [r7, #20]
 8005dca:	e01f      	b.n	8005e0c <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d103      	bne.n	8005dda <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8005dd2:	f06f 0303 	mvn.w	r3, #3
 8005dd6:	617b      	str	r3, [r7, #20]
 8005dd8:	e018      	b.n	8005e0c <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d009      	beq.n	8005df4 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8005de0:	6938      	ldr	r0, [r7, #16]
 8005de2:	f000 fb05 	bl	80063f0 <xQueueGiveMutexRecursive>
 8005de6:	4603      	mov	r3, r0
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d00f      	beq.n	8005e0c <osMutexRelease+0x70>
        stat = osErrorResource;
 8005dec:	f06f 0302 	mvn.w	r3, #2
 8005df0:	617b      	str	r3, [r7, #20]
 8005df2:	e00b      	b.n	8005e0c <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8005df4:	2300      	movs	r3, #0
 8005df6:	2200      	movs	r2, #0
 8005df8:	2100      	movs	r1, #0
 8005dfa:	6938      	ldr	r0, [r7, #16]
 8005dfc:	f000 fb64 	bl	80064c8 <xQueueGenericSend>
 8005e00:	4603      	mov	r3, r0
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d002      	beq.n	8005e0c <osMutexRelease+0x70>
        stat = osErrorResource;
 8005e06:	f06f 0302 	mvn.w	r3, #2
 8005e0a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8005e0c:	697b      	ldr	r3, [r7, #20]
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3718      	adds	r7, #24
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}

08005e16 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005e16:	b580      	push	{r7, lr}
 8005e18:	b08a      	sub	sp, #40	@ 0x28
 8005e1a:	af02      	add	r7, sp, #8
 8005e1c:	60f8      	str	r0, [r7, #12]
 8005e1e:	60b9      	str	r1, [r7, #8]
 8005e20:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005e22:	2300      	movs	r3, #0
 8005e24:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e26:	f3ef 8305 	mrs	r3, IPSR
 8005e2a:	613b      	str	r3, [r7, #16]
  return(result);
 8005e2c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d15f      	bne.n	8005ef2 <osMessageQueueNew+0xdc>
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d05c      	beq.n	8005ef2 <osMessageQueueNew+0xdc>
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d059      	beq.n	8005ef2 <osMessageQueueNew+0xdc>
    mem = -1;
 8005e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8005e42:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d029      	beq.n	8005e9e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d012      	beq.n	8005e78 <osMessageQueueNew+0x62>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	2b4f      	cmp	r3, #79	@ 0x4f
 8005e58:	d90e      	bls.n	8005e78 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d00a      	beq.n	8005e78 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	695a      	ldr	r2, [r3, #20]
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	68b9      	ldr	r1, [r7, #8]
 8005e6a:	fb01 f303 	mul.w	r3, r1, r3
 8005e6e:	429a      	cmp	r2, r3
 8005e70:	d302      	bcc.n	8005e78 <osMessageQueueNew+0x62>
        mem = 1;
 8005e72:	2301      	movs	r3, #1
 8005e74:	61bb      	str	r3, [r7, #24]
 8005e76:	e014      	b.n	8005ea2 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d110      	bne.n	8005ea2 <osMessageQueueNew+0x8c>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d10c      	bne.n	8005ea2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d108      	bne.n	8005ea2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	695b      	ldr	r3, [r3, #20]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d104      	bne.n	8005ea2 <osMessageQueueNew+0x8c>
          mem = 0;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	61bb      	str	r3, [r7, #24]
 8005e9c:	e001      	b.n	8005ea2 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005ea2:	69bb      	ldr	r3, [r7, #24]
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d10b      	bne.n	8005ec0 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	691a      	ldr	r2, [r3, #16]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	2100      	movs	r1, #0
 8005eb2:	9100      	str	r1, [sp, #0]
 8005eb4:	68b9      	ldr	r1, [r7, #8]
 8005eb6:	68f8      	ldr	r0, [r7, #12]
 8005eb8:	f000 f972 	bl	80061a0 <xQueueGenericCreateStatic>
 8005ebc:	61f8      	str	r0, [r7, #28]
 8005ebe:	e008      	b.n	8005ed2 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005ec0:	69bb      	ldr	r3, [r7, #24]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d105      	bne.n	8005ed2 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	68b9      	ldr	r1, [r7, #8]
 8005eca:	68f8      	ldr	r0, [r7, #12]
 8005ecc:	f000 f9e5 	bl	800629a <xQueueGenericCreate>
 8005ed0:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d00c      	beq.n	8005ef2 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d003      	beq.n	8005ee6 <osMessageQueueNew+0xd0>
        name = attr->name;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	617b      	str	r3, [r7, #20]
 8005ee4:	e001      	b.n	8005eea <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005eea:	6979      	ldr	r1, [r7, #20]
 8005eec:	69f8      	ldr	r0, [r7, #28]
 8005eee:	f000 ffa5 	bl	8006e3c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005ef2:	69fb      	ldr	r3, [r7, #28]
}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	3720      	adds	r7, #32
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}

08005efc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005efc:	b480      	push	{r7}
 8005efe:	b085      	sub	sp, #20
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	60f8      	str	r0, [r7, #12]
 8005f04:	60b9      	str	r1, [r7, #8]
 8005f06:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	4a07      	ldr	r2, [pc, #28]	@ (8005f28 <vApplicationGetIdleTaskMemory+0x2c>)
 8005f0c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	4a06      	ldr	r2, [pc, #24]	@ (8005f2c <vApplicationGetIdleTaskMemory+0x30>)
 8005f12:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2280      	movs	r2, #128	@ 0x80
 8005f18:	601a      	str	r2, [r3, #0]
}
 8005f1a:	bf00      	nop
 8005f1c:	3714      	adds	r7, #20
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f24:	4770      	bx	lr
 8005f26:	bf00      	nop
 8005f28:	20000228 	.word	0x20000228
 8005f2c:	200002d0 	.word	0x200002d0

08005f30 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005f30:	b480      	push	{r7}
 8005f32:	b085      	sub	sp, #20
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	60f8      	str	r0, [r7, #12]
 8005f38:	60b9      	str	r1, [r7, #8]
 8005f3a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	4a07      	ldr	r2, [pc, #28]	@ (8005f5c <vApplicationGetTimerTaskMemory+0x2c>)
 8005f40:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	4a06      	ldr	r2, [pc, #24]	@ (8005f60 <vApplicationGetTimerTaskMemory+0x30>)
 8005f46:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005f4e:	601a      	str	r2, [r3, #0]
}
 8005f50:	bf00      	nop
 8005f52:	3714      	adds	r7, #20
 8005f54:	46bd      	mov	sp, r7
 8005f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5a:	4770      	bx	lr
 8005f5c:	200004d0 	.word	0x200004d0
 8005f60:	20000578 	.word	0x20000578

08005f64 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f103 0208 	add.w	r2, r3, #8
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f04f 32ff 	mov.w	r2, #4294967295
 8005f7c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	f103 0208 	add.w	r2, r3, #8
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f103 0208 	add.w	r2, r3, #8
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2200      	movs	r2, #0
 8005f96:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005f98:	bf00      	nop
 8005f9a:	370c      	adds	r7, #12
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005fb2:	bf00      	nop
 8005fb4:	370c      	adds	r7, #12
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr

08005fbe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005fbe:	b480      	push	{r7}
 8005fc0:	b085      	sub	sp, #20
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
 8005fc6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	68fa      	ldr	r2, [r7, #12]
 8005fd2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	689a      	ldr	r2, [r3, #8]
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	683a      	ldr	r2, [r7, #0]
 8005fe2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	683a      	ldr	r2, [r7, #0]
 8005fe8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	1c5a      	adds	r2, r3, #1
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	601a      	str	r2, [r3, #0]
}
 8005ffa:	bf00      	nop
 8005ffc:	3714      	adds	r7, #20
 8005ffe:	46bd      	mov	sp, r7
 8006000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006004:	4770      	bx	lr

08006006 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006006:	b480      	push	{r7}
 8006008:	b085      	sub	sp, #20
 800600a:	af00      	add	r7, sp, #0
 800600c:	6078      	str	r0, [r7, #4]
 800600e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800601c:	d103      	bne.n	8006026 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	691b      	ldr	r3, [r3, #16]
 8006022:	60fb      	str	r3, [r7, #12]
 8006024:	e00c      	b.n	8006040 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	3308      	adds	r3, #8
 800602a:	60fb      	str	r3, [r7, #12]
 800602c:	e002      	b.n	8006034 <vListInsert+0x2e>
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	60fb      	str	r3, [r7, #12]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	68ba      	ldr	r2, [r7, #8]
 800603c:	429a      	cmp	r2, r3
 800603e:	d2f6      	bcs.n	800602e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	685a      	ldr	r2, [r3, #4]
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	683a      	ldr	r2, [r7, #0]
 800604e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	68fa      	ldr	r2, [r7, #12]
 8006054:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	683a      	ldr	r2, [r7, #0]
 800605a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	687a      	ldr	r2, [r7, #4]
 8006060:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	1c5a      	adds	r2, r3, #1
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	601a      	str	r2, [r3, #0]
}
 800606c:	bf00      	nop
 800606e:	3714      	adds	r7, #20
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006078:	b480      	push	{r7}
 800607a:	b085      	sub	sp, #20
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	691b      	ldr	r3, [r3, #16]
 8006084:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	687a      	ldr	r2, [r7, #4]
 800608c:	6892      	ldr	r2, [r2, #8]
 800608e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	687a      	ldr	r2, [r7, #4]
 8006096:	6852      	ldr	r2, [r2, #4]
 8006098:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	687a      	ldr	r2, [r7, #4]
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d103      	bne.n	80060ac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	689a      	ldr	r2, [r3, #8]
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2200      	movs	r2, #0
 80060b0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	1e5a      	subs	r2, r3, #1
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3714      	adds	r7, #20
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr

080060cc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b084      	sub	sp, #16
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d10b      	bne.n	80060f8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80060e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060e4:	f383 8811 	msr	BASEPRI, r3
 80060e8:	f3bf 8f6f 	isb	sy
 80060ec:	f3bf 8f4f 	dsb	sy
 80060f0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80060f2:	bf00      	nop
 80060f4:	bf00      	nop
 80060f6:	e7fd      	b.n	80060f4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80060f8:	f002 fdde 	bl	8008cb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681a      	ldr	r2, [r3, #0]
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006104:	68f9      	ldr	r1, [r7, #12]
 8006106:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006108:	fb01 f303 	mul.w	r3, r1, r3
 800610c:	441a      	add	r2, r3
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2200      	movs	r2, #0
 8006116:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006128:	3b01      	subs	r3, #1
 800612a:	68f9      	ldr	r1, [r7, #12]
 800612c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800612e:	fb01 f303 	mul.w	r3, r1, r3
 8006132:	441a      	add	r2, r3
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	22ff      	movs	r2, #255	@ 0xff
 800613c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	22ff      	movs	r2, #255	@ 0xff
 8006144:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d114      	bne.n	8006178 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d01a      	beq.n	800618c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	3310      	adds	r3, #16
 800615a:	4618      	mov	r0, r3
 800615c:	f001 fb5e 	bl	800781c <xTaskRemoveFromEventList>
 8006160:	4603      	mov	r3, r0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d012      	beq.n	800618c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006166:	4b0d      	ldr	r3, [pc, #52]	@ (800619c <xQueueGenericReset+0xd0>)
 8006168:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800616c:	601a      	str	r2, [r3, #0]
 800616e:	f3bf 8f4f 	dsb	sy
 8006172:	f3bf 8f6f 	isb	sy
 8006176:	e009      	b.n	800618c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	3310      	adds	r3, #16
 800617c:	4618      	mov	r0, r3
 800617e:	f7ff fef1 	bl	8005f64 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	3324      	adds	r3, #36	@ 0x24
 8006186:	4618      	mov	r0, r3
 8006188:	f7ff feec 	bl	8005f64 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800618c:	f002 fdc6 	bl	8008d1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006190:	2301      	movs	r3, #1
}
 8006192:	4618      	mov	r0, r3
 8006194:	3710      	adds	r7, #16
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	e000ed04 	.word	0xe000ed04

080061a0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b08e      	sub	sp, #56	@ 0x38
 80061a4:	af02      	add	r7, sp, #8
 80061a6:	60f8      	str	r0, [r7, #12]
 80061a8:	60b9      	str	r1, [r7, #8]
 80061aa:	607a      	str	r2, [r7, #4]
 80061ac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d10b      	bne.n	80061cc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80061b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b8:	f383 8811 	msr	BASEPRI, r3
 80061bc:	f3bf 8f6f 	isb	sy
 80061c0:	f3bf 8f4f 	dsb	sy
 80061c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80061c6:	bf00      	nop
 80061c8:	bf00      	nop
 80061ca:	e7fd      	b.n	80061c8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d10b      	bne.n	80061ea <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80061d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061d6:	f383 8811 	msr	BASEPRI, r3
 80061da:	f3bf 8f6f 	isb	sy
 80061de:	f3bf 8f4f 	dsb	sy
 80061e2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80061e4:	bf00      	nop
 80061e6:	bf00      	nop
 80061e8:	e7fd      	b.n	80061e6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d002      	beq.n	80061f6 <xQueueGenericCreateStatic+0x56>
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d001      	beq.n	80061fa <xQueueGenericCreateStatic+0x5a>
 80061f6:	2301      	movs	r3, #1
 80061f8:	e000      	b.n	80061fc <xQueueGenericCreateStatic+0x5c>
 80061fa:	2300      	movs	r3, #0
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d10b      	bne.n	8006218 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006204:	f383 8811 	msr	BASEPRI, r3
 8006208:	f3bf 8f6f 	isb	sy
 800620c:	f3bf 8f4f 	dsb	sy
 8006210:	623b      	str	r3, [r7, #32]
}
 8006212:	bf00      	nop
 8006214:	bf00      	nop
 8006216:	e7fd      	b.n	8006214 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d102      	bne.n	8006224 <xQueueGenericCreateStatic+0x84>
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d101      	bne.n	8006228 <xQueueGenericCreateStatic+0x88>
 8006224:	2301      	movs	r3, #1
 8006226:	e000      	b.n	800622a <xQueueGenericCreateStatic+0x8a>
 8006228:	2300      	movs	r3, #0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d10b      	bne.n	8006246 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800622e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006232:	f383 8811 	msr	BASEPRI, r3
 8006236:	f3bf 8f6f 	isb	sy
 800623a:	f3bf 8f4f 	dsb	sy
 800623e:	61fb      	str	r3, [r7, #28]
}
 8006240:	bf00      	nop
 8006242:	bf00      	nop
 8006244:	e7fd      	b.n	8006242 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006246:	2350      	movs	r3, #80	@ 0x50
 8006248:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	2b50      	cmp	r3, #80	@ 0x50
 800624e:	d00b      	beq.n	8006268 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006254:	f383 8811 	msr	BASEPRI, r3
 8006258:	f3bf 8f6f 	isb	sy
 800625c:	f3bf 8f4f 	dsb	sy
 8006260:	61bb      	str	r3, [r7, #24]
}
 8006262:	bf00      	nop
 8006264:	bf00      	nop
 8006266:	e7fd      	b.n	8006264 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006268:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800626e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006270:	2b00      	cmp	r3, #0
 8006272:	d00d      	beq.n	8006290 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006276:	2201      	movs	r2, #1
 8006278:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800627c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006282:	9300      	str	r3, [sp, #0]
 8006284:	4613      	mov	r3, r2
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	68b9      	ldr	r1, [r7, #8]
 800628a:	68f8      	ldr	r0, [r7, #12]
 800628c:	f000 f840 	bl	8006310 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006292:	4618      	mov	r0, r3
 8006294:	3730      	adds	r7, #48	@ 0x30
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}

0800629a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800629a:	b580      	push	{r7, lr}
 800629c:	b08a      	sub	sp, #40	@ 0x28
 800629e:	af02      	add	r7, sp, #8
 80062a0:	60f8      	str	r0, [r7, #12]
 80062a2:	60b9      	str	r1, [r7, #8]
 80062a4:	4613      	mov	r3, r2
 80062a6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d10b      	bne.n	80062c6 <xQueueGenericCreate+0x2c>
	__asm volatile
 80062ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062b2:	f383 8811 	msr	BASEPRI, r3
 80062b6:	f3bf 8f6f 	isb	sy
 80062ba:	f3bf 8f4f 	dsb	sy
 80062be:	613b      	str	r3, [r7, #16]
}
 80062c0:	bf00      	nop
 80062c2:	bf00      	nop
 80062c4:	e7fd      	b.n	80062c2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	68ba      	ldr	r2, [r7, #8]
 80062ca:	fb02 f303 	mul.w	r3, r2, r3
 80062ce:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80062d0:	69fb      	ldr	r3, [r7, #28]
 80062d2:	3350      	adds	r3, #80	@ 0x50
 80062d4:	4618      	mov	r0, r3
 80062d6:	f002 fe11 	bl	8008efc <pvPortMalloc>
 80062da:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80062dc:	69bb      	ldr	r3, [r7, #24]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d011      	beq.n	8006306 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80062e2:	69bb      	ldr	r3, [r7, #24]
 80062e4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	3350      	adds	r3, #80	@ 0x50
 80062ea:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80062ec:	69bb      	ldr	r3, [r7, #24]
 80062ee:	2200      	movs	r2, #0
 80062f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80062f4:	79fa      	ldrb	r2, [r7, #7]
 80062f6:	69bb      	ldr	r3, [r7, #24]
 80062f8:	9300      	str	r3, [sp, #0]
 80062fa:	4613      	mov	r3, r2
 80062fc:	697a      	ldr	r2, [r7, #20]
 80062fe:	68b9      	ldr	r1, [r7, #8]
 8006300:	68f8      	ldr	r0, [r7, #12]
 8006302:	f000 f805 	bl	8006310 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006306:	69bb      	ldr	r3, [r7, #24]
	}
 8006308:	4618      	mov	r0, r3
 800630a:	3720      	adds	r7, #32
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}

08006310 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b084      	sub	sp, #16
 8006314:	af00      	add	r7, sp, #0
 8006316:	60f8      	str	r0, [r7, #12]
 8006318:	60b9      	str	r1, [r7, #8]
 800631a:	607a      	str	r2, [r7, #4]
 800631c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d103      	bne.n	800632c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006324:	69bb      	ldr	r3, [r7, #24]
 8006326:	69ba      	ldr	r2, [r7, #24]
 8006328:	601a      	str	r2, [r3, #0]
 800632a:	e002      	b.n	8006332 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800632c:	69bb      	ldr	r3, [r7, #24]
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006332:	69bb      	ldr	r3, [r7, #24]
 8006334:	68fa      	ldr	r2, [r7, #12]
 8006336:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006338:	69bb      	ldr	r3, [r7, #24]
 800633a:	68ba      	ldr	r2, [r7, #8]
 800633c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800633e:	2101      	movs	r1, #1
 8006340:	69b8      	ldr	r0, [r7, #24]
 8006342:	f7ff fec3 	bl	80060cc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	78fa      	ldrb	r2, [r7, #3]
 800634a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800634e:	bf00      	nop
 8006350:	3710      	adds	r7, #16
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}

08006356 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006356:	b580      	push	{r7, lr}
 8006358:	b082      	sub	sp, #8
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d00e      	beq.n	8006382 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2200      	movs	r2, #0
 8006368:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2200      	movs	r2, #0
 8006374:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006376:	2300      	movs	r3, #0
 8006378:	2200      	movs	r2, #0
 800637a:	2100      	movs	r1, #0
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f000 f8a3 	bl	80064c8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006382:	bf00      	nop
 8006384:	3708      	adds	r7, #8
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}

0800638a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800638a:	b580      	push	{r7, lr}
 800638c:	b086      	sub	sp, #24
 800638e:	af00      	add	r7, sp, #0
 8006390:	4603      	mov	r3, r0
 8006392:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006394:	2301      	movs	r3, #1
 8006396:	617b      	str	r3, [r7, #20]
 8006398:	2300      	movs	r3, #0
 800639a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800639c:	79fb      	ldrb	r3, [r7, #7]
 800639e:	461a      	mov	r2, r3
 80063a0:	6939      	ldr	r1, [r7, #16]
 80063a2:	6978      	ldr	r0, [r7, #20]
 80063a4:	f7ff ff79 	bl	800629a <xQueueGenericCreate>
 80063a8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80063aa:	68f8      	ldr	r0, [r7, #12]
 80063ac:	f7ff ffd3 	bl	8006356 <prvInitialiseMutex>

		return xNewQueue;
 80063b0:	68fb      	ldr	r3, [r7, #12]
	}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3718      	adds	r7, #24
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}

080063ba <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80063ba:	b580      	push	{r7, lr}
 80063bc:	b088      	sub	sp, #32
 80063be:	af02      	add	r7, sp, #8
 80063c0:	4603      	mov	r3, r0
 80063c2:	6039      	str	r1, [r7, #0]
 80063c4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80063c6:	2301      	movs	r3, #1
 80063c8:	617b      	str	r3, [r7, #20]
 80063ca:	2300      	movs	r3, #0
 80063cc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80063ce:	79fb      	ldrb	r3, [r7, #7]
 80063d0:	9300      	str	r3, [sp, #0]
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	2200      	movs	r2, #0
 80063d6:	6939      	ldr	r1, [r7, #16]
 80063d8:	6978      	ldr	r0, [r7, #20]
 80063da:	f7ff fee1 	bl	80061a0 <xQueueGenericCreateStatic>
 80063de:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80063e0:	68f8      	ldr	r0, [r7, #12]
 80063e2:	f7ff ffb8 	bl	8006356 <prvInitialiseMutex>

		return xNewQueue;
 80063e6:	68fb      	ldr	r3, [r7, #12]
	}
 80063e8:	4618      	mov	r0, r3
 80063ea:	3718      	adds	r7, #24
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}

080063f0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80063f0:	b590      	push	{r4, r7, lr}
 80063f2:	b087      	sub	sp, #28
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d10b      	bne.n	800641a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8006402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006406:	f383 8811 	msr	BASEPRI, r3
 800640a:	f3bf 8f6f 	isb	sy
 800640e:	f3bf 8f4f 	dsb	sy
 8006412:	60fb      	str	r3, [r7, #12]
}
 8006414:	bf00      	nop
 8006416:	bf00      	nop
 8006418:	e7fd      	b.n	8006416 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	689c      	ldr	r4, [r3, #8]
 800641e:	f001 fbc3 	bl	8007ba8 <xTaskGetCurrentTaskHandle>
 8006422:	4603      	mov	r3, r0
 8006424:	429c      	cmp	r4, r3
 8006426:	d111      	bne.n	800644c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	68db      	ldr	r3, [r3, #12]
 800642c:	1e5a      	subs	r2, r3, #1
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	68db      	ldr	r3, [r3, #12]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d105      	bne.n	8006446 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800643a:	2300      	movs	r3, #0
 800643c:	2200      	movs	r2, #0
 800643e:	2100      	movs	r1, #0
 8006440:	6938      	ldr	r0, [r7, #16]
 8006442:	f000 f841 	bl	80064c8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8006446:	2301      	movs	r3, #1
 8006448:	617b      	str	r3, [r7, #20]
 800644a:	e001      	b.n	8006450 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800644c:	2300      	movs	r3, #0
 800644e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8006450:	697b      	ldr	r3, [r7, #20]
	}
 8006452:	4618      	mov	r0, r3
 8006454:	371c      	adds	r7, #28
 8006456:	46bd      	mov	sp, r7
 8006458:	bd90      	pop	{r4, r7, pc}

0800645a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800645a:	b590      	push	{r4, r7, lr}
 800645c:	b087      	sub	sp, #28
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
 8006462:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d10b      	bne.n	8006486 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800646e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006472:	f383 8811 	msr	BASEPRI, r3
 8006476:	f3bf 8f6f 	isb	sy
 800647a:	f3bf 8f4f 	dsb	sy
 800647e:	60fb      	str	r3, [r7, #12]
}
 8006480:	bf00      	nop
 8006482:	bf00      	nop
 8006484:	e7fd      	b.n	8006482 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	689c      	ldr	r4, [r3, #8]
 800648a:	f001 fb8d 	bl	8007ba8 <xTaskGetCurrentTaskHandle>
 800648e:	4603      	mov	r3, r0
 8006490:	429c      	cmp	r4, r3
 8006492:	d107      	bne.n	80064a4 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	1c5a      	adds	r2, r3, #1
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800649e:	2301      	movs	r3, #1
 80064a0:	617b      	str	r3, [r7, #20]
 80064a2:	e00c      	b.n	80064be <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80064a4:	6839      	ldr	r1, [r7, #0]
 80064a6:	6938      	ldr	r0, [r7, #16]
 80064a8:	f000 fa90 	bl	80069cc <xQueueSemaphoreTake>
 80064ac:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d004      	beq.n	80064be <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	68db      	ldr	r3, [r3, #12]
 80064b8:	1c5a      	adds	r2, r3, #1
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80064be:	697b      	ldr	r3, [r7, #20]
	}
 80064c0:	4618      	mov	r0, r3
 80064c2:	371c      	adds	r7, #28
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd90      	pop	{r4, r7, pc}

080064c8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b08e      	sub	sp, #56	@ 0x38
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	60f8      	str	r0, [r7, #12]
 80064d0:	60b9      	str	r1, [r7, #8]
 80064d2:	607a      	str	r2, [r7, #4]
 80064d4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80064d6:	2300      	movs	r3, #0
 80064d8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80064de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d10b      	bne.n	80064fc <xQueueGenericSend+0x34>
	__asm volatile
 80064e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064e8:	f383 8811 	msr	BASEPRI, r3
 80064ec:	f3bf 8f6f 	isb	sy
 80064f0:	f3bf 8f4f 	dsb	sy
 80064f4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80064f6:	bf00      	nop
 80064f8:	bf00      	nop
 80064fa:	e7fd      	b.n	80064f8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d103      	bne.n	800650a <xQueueGenericSend+0x42>
 8006502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006506:	2b00      	cmp	r3, #0
 8006508:	d101      	bne.n	800650e <xQueueGenericSend+0x46>
 800650a:	2301      	movs	r3, #1
 800650c:	e000      	b.n	8006510 <xQueueGenericSend+0x48>
 800650e:	2300      	movs	r3, #0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d10b      	bne.n	800652c <xQueueGenericSend+0x64>
	__asm volatile
 8006514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006518:	f383 8811 	msr	BASEPRI, r3
 800651c:	f3bf 8f6f 	isb	sy
 8006520:	f3bf 8f4f 	dsb	sy
 8006524:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006526:	bf00      	nop
 8006528:	bf00      	nop
 800652a:	e7fd      	b.n	8006528 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	2b02      	cmp	r3, #2
 8006530:	d103      	bne.n	800653a <xQueueGenericSend+0x72>
 8006532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006534:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006536:	2b01      	cmp	r3, #1
 8006538:	d101      	bne.n	800653e <xQueueGenericSend+0x76>
 800653a:	2301      	movs	r3, #1
 800653c:	e000      	b.n	8006540 <xQueueGenericSend+0x78>
 800653e:	2300      	movs	r3, #0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d10b      	bne.n	800655c <xQueueGenericSend+0x94>
	__asm volatile
 8006544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006548:	f383 8811 	msr	BASEPRI, r3
 800654c:	f3bf 8f6f 	isb	sy
 8006550:	f3bf 8f4f 	dsb	sy
 8006554:	623b      	str	r3, [r7, #32]
}
 8006556:	bf00      	nop
 8006558:	bf00      	nop
 800655a:	e7fd      	b.n	8006558 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800655c:	f001 fb34 	bl	8007bc8 <xTaskGetSchedulerState>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d102      	bne.n	800656c <xQueueGenericSend+0xa4>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d101      	bne.n	8006570 <xQueueGenericSend+0xa8>
 800656c:	2301      	movs	r3, #1
 800656e:	e000      	b.n	8006572 <xQueueGenericSend+0xaa>
 8006570:	2300      	movs	r3, #0
 8006572:	2b00      	cmp	r3, #0
 8006574:	d10b      	bne.n	800658e <xQueueGenericSend+0xc6>
	__asm volatile
 8006576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800657a:	f383 8811 	msr	BASEPRI, r3
 800657e:	f3bf 8f6f 	isb	sy
 8006582:	f3bf 8f4f 	dsb	sy
 8006586:	61fb      	str	r3, [r7, #28]
}
 8006588:	bf00      	nop
 800658a:	bf00      	nop
 800658c:	e7fd      	b.n	800658a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800658e:	f002 fb93 	bl	8008cb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006594:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006598:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800659a:	429a      	cmp	r2, r3
 800659c:	d302      	bcc.n	80065a4 <xQueueGenericSend+0xdc>
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	2b02      	cmp	r3, #2
 80065a2:	d129      	bne.n	80065f8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80065a4:	683a      	ldr	r2, [r7, #0]
 80065a6:	68b9      	ldr	r1, [r7, #8]
 80065a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80065aa:	f000 fb37 	bl	8006c1c <prvCopyDataToQueue>
 80065ae:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80065b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d010      	beq.n	80065da <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80065b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ba:	3324      	adds	r3, #36	@ 0x24
 80065bc:	4618      	mov	r0, r3
 80065be:	f001 f92d 	bl	800781c <xTaskRemoveFromEventList>
 80065c2:	4603      	mov	r3, r0
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d013      	beq.n	80065f0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80065c8:	4b3f      	ldr	r3, [pc, #252]	@ (80066c8 <xQueueGenericSend+0x200>)
 80065ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065ce:	601a      	str	r2, [r3, #0]
 80065d0:	f3bf 8f4f 	dsb	sy
 80065d4:	f3bf 8f6f 	isb	sy
 80065d8:	e00a      	b.n	80065f0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80065da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d007      	beq.n	80065f0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80065e0:	4b39      	ldr	r3, [pc, #228]	@ (80066c8 <xQueueGenericSend+0x200>)
 80065e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065e6:	601a      	str	r2, [r3, #0]
 80065e8:	f3bf 8f4f 	dsb	sy
 80065ec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80065f0:	f002 fb94 	bl	8008d1c <vPortExitCritical>
				return pdPASS;
 80065f4:	2301      	movs	r3, #1
 80065f6:	e063      	b.n	80066c0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d103      	bne.n	8006606 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80065fe:	f002 fb8d 	bl	8008d1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006602:	2300      	movs	r3, #0
 8006604:	e05c      	b.n	80066c0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006608:	2b00      	cmp	r3, #0
 800660a:	d106      	bne.n	800661a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800660c:	f107 0314 	add.w	r3, r7, #20
 8006610:	4618      	mov	r0, r3
 8006612:	f001 f967 	bl	80078e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006616:	2301      	movs	r3, #1
 8006618:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800661a:	f002 fb7f 	bl	8008d1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800661e:	f000 fecf 	bl	80073c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006622:	f002 fb49 	bl	8008cb8 <vPortEnterCritical>
 8006626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006628:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800662c:	b25b      	sxtb	r3, r3
 800662e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006632:	d103      	bne.n	800663c <xQueueGenericSend+0x174>
 8006634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006636:	2200      	movs	r2, #0
 8006638:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800663c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800663e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006642:	b25b      	sxtb	r3, r3
 8006644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006648:	d103      	bne.n	8006652 <xQueueGenericSend+0x18a>
 800664a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800664c:	2200      	movs	r2, #0
 800664e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006652:	f002 fb63 	bl	8008d1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006656:	1d3a      	adds	r2, r7, #4
 8006658:	f107 0314 	add.w	r3, r7, #20
 800665c:	4611      	mov	r1, r2
 800665e:	4618      	mov	r0, r3
 8006660:	f001 f956 	bl	8007910 <xTaskCheckForTimeOut>
 8006664:	4603      	mov	r3, r0
 8006666:	2b00      	cmp	r3, #0
 8006668:	d124      	bne.n	80066b4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800666a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800666c:	f000 fbce 	bl	8006e0c <prvIsQueueFull>
 8006670:	4603      	mov	r3, r0
 8006672:	2b00      	cmp	r3, #0
 8006674:	d018      	beq.n	80066a8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006678:	3310      	adds	r3, #16
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	4611      	mov	r1, r2
 800667e:	4618      	mov	r0, r3
 8006680:	f001 f87a 	bl	8007778 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006684:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006686:	f000 fb59 	bl	8006d3c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800668a:	f000 fea7 	bl	80073dc <xTaskResumeAll>
 800668e:	4603      	mov	r3, r0
 8006690:	2b00      	cmp	r3, #0
 8006692:	f47f af7c 	bne.w	800658e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006696:	4b0c      	ldr	r3, [pc, #48]	@ (80066c8 <xQueueGenericSend+0x200>)
 8006698:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800669c:	601a      	str	r2, [r3, #0]
 800669e:	f3bf 8f4f 	dsb	sy
 80066a2:	f3bf 8f6f 	isb	sy
 80066a6:	e772      	b.n	800658e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80066a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066aa:	f000 fb47 	bl	8006d3c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80066ae:	f000 fe95 	bl	80073dc <xTaskResumeAll>
 80066b2:	e76c      	b.n	800658e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80066b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066b6:	f000 fb41 	bl	8006d3c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80066ba:	f000 fe8f 	bl	80073dc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80066be:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3738      	adds	r7, #56	@ 0x38
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}
 80066c8:	e000ed04 	.word	0xe000ed04

080066cc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b090      	sub	sp, #64	@ 0x40
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	60f8      	str	r0, [r7, #12]
 80066d4:	60b9      	str	r1, [r7, #8]
 80066d6:	607a      	str	r2, [r7, #4]
 80066d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80066de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d10b      	bne.n	80066fc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80066e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066e8:	f383 8811 	msr	BASEPRI, r3
 80066ec:	f3bf 8f6f 	isb	sy
 80066f0:	f3bf 8f4f 	dsb	sy
 80066f4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80066f6:	bf00      	nop
 80066f8:	bf00      	nop
 80066fa:	e7fd      	b.n	80066f8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d103      	bne.n	800670a <xQueueGenericSendFromISR+0x3e>
 8006702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006706:	2b00      	cmp	r3, #0
 8006708:	d101      	bne.n	800670e <xQueueGenericSendFromISR+0x42>
 800670a:	2301      	movs	r3, #1
 800670c:	e000      	b.n	8006710 <xQueueGenericSendFromISR+0x44>
 800670e:	2300      	movs	r3, #0
 8006710:	2b00      	cmp	r3, #0
 8006712:	d10b      	bne.n	800672c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006718:	f383 8811 	msr	BASEPRI, r3
 800671c:	f3bf 8f6f 	isb	sy
 8006720:	f3bf 8f4f 	dsb	sy
 8006724:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006726:	bf00      	nop
 8006728:	bf00      	nop
 800672a:	e7fd      	b.n	8006728 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	2b02      	cmp	r3, #2
 8006730:	d103      	bne.n	800673a <xQueueGenericSendFromISR+0x6e>
 8006732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006736:	2b01      	cmp	r3, #1
 8006738:	d101      	bne.n	800673e <xQueueGenericSendFromISR+0x72>
 800673a:	2301      	movs	r3, #1
 800673c:	e000      	b.n	8006740 <xQueueGenericSendFromISR+0x74>
 800673e:	2300      	movs	r3, #0
 8006740:	2b00      	cmp	r3, #0
 8006742:	d10b      	bne.n	800675c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006748:	f383 8811 	msr	BASEPRI, r3
 800674c:	f3bf 8f6f 	isb	sy
 8006750:	f3bf 8f4f 	dsb	sy
 8006754:	623b      	str	r3, [r7, #32]
}
 8006756:	bf00      	nop
 8006758:	bf00      	nop
 800675a:	e7fd      	b.n	8006758 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800675c:	f002 fb8c 	bl	8008e78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006760:	f3ef 8211 	mrs	r2, BASEPRI
 8006764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006768:	f383 8811 	msr	BASEPRI, r3
 800676c:	f3bf 8f6f 	isb	sy
 8006770:	f3bf 8f4f 	dsb	sy
 8006774:	61fa      	str	r2, [r7, #28]
 8006776:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006778:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800677a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800677c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800677e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006784:	429a      	cmp	r2, r3
 8006786:	d302      	bcc.n	800678e <xQueueGenericSendFromISR+0xc2>
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	2b02      	cmp	r3, #2
 800678c:	d12f      	bne.n	80067ee <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800678e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006790:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006794:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800679a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800679c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800679e:	683a      	ldr	r2, [r7, #0]
 80067a0:	68b9      	ldr	r1, [r7, #8]
 80067a2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80067a4:	f000 fa3a 	bl	8006c1c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80067a8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80067ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067b0:	d112      	bne.n	80067d8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d016      	beq.n	80067e8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067bc:	3324      	adds	r3, #36	@ 0x24
 80067be:	4618      	mov	r0, r3
 80067c0:	f001 f82c 	bl	800781c <xTaskRemoveFromEventList>
 80067c4:	4603      	mov	r3, r0
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d00e      	beq.n	80067e8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d00b      	beq.n	80067e8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2201      	movs	r2, #1
 80067d4:	601a      	str	r2, [r3, #0]
 80067d6:	e007      	b.n	80067e8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80067d8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80067dc:	3301      	adds	r3, #1
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	b25a      	sxtb	r2, r3
 80067e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80067e8:	2301      	movs	r3, #1
 80067ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80067ec:	e001      	b.n	80067f2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80067ee:	2300      	movs	r3, #0
 80067f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067f4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80067fc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80067fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006800:	4618      	mov	r0, r3
 8006802:	3740      	adds	r7, #64	@ 0x40
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}

08006808 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b08c      	sub	sp, #48	@ 0x30
 800680c:	af00      	add	r7, sp, #0
 800680e:	60f8      	str	r0, [r7, #12]
 8006810:	60b9      	str	r1, [r7, #8]
 8006812:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006814:	2300      	movs	r3, #0
 8006816:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800681c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800681e:	2b00      	cmp	r3, #0
 8006820:	d10b      	bne.n	800683a <xQueueReceive+0x32>
	__asm volatile
 8006822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006826:	f383 8811 	msr	BASEPRI, r3
 800682a:	f3bf 8f6f 	isb	sy
 800682e:	f3bf 8f4f 	dsb	sy
 8006832:	623b      	str	r3, [r7, #32]
}
 8006834:	bf00      	nop
 8006836:	bf00      	nop
 8006838:	e7fd      	b.n	8006836 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d103      	bne.n	8006848 <xQueueReceive+0x40>
 8006840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006844:	2b00      	cmp	r3, #0
 8006846:	d101      	bne.n	800684c <xQueueReceive+0x44>
 8006848:	2301      	movs	r3, #1
 800684a:	e000      	b.n	800684e <xQueueReceive+0x46>
 800684c:	2300      	movs	r3, #0
 800684e:	2b00      	cmp	r3, #0
 8006850:	d10b      	bne.n	800686a <xQueueReceive+0x62>
	__asm volatile
 8006852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006856:	f383 8811 	msr	BASEPRI, r3
 800685a:	f3bf 8f6f 	isb	sy
 800685e:	f3bf 8f4f 	dsb	sy
 8006862:	61fb      	str	r3, [r7, #28]
}
 8006864:	bf00      	nop
 8006866:	bf00      	nop
 8006868:	e7fd      	b.n	8006866 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800686a:	f001 f9ad 	bl	8007bc8 <xTaskGetSchedulerState>
 800686e:	4603      	mov	r3, r0
 8006870:	2b00      	cmp	r3, #0
 8006872:	d102      	bne.n	800687a <xQueueReceive+0x72>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d101      	bne.n	800687e <xQueueReceive+0x76>
 800687a:	2301      	movs	r3, #1
 800687c:	e000      	b.n	8006880 <xQueueReceive+0x78>
 800687e:	2300      	movs	r3, #0
 8006880:	2b00      	cmp	r3, #0
 8006882:	d10b      	bne.n	800689c <xQueueReceive+0x94>
	__asm volatile
 8006884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006888:	f383 8811 	msr	BASEPRI, r3
 800688c:	f3bf 8f6f 	isb	sy
 8006890:	f3bf 8f4f 	dsb	sy
 8006894:	61bb      	str	r3, [r7, #24]
}
 8006896:	bf00      	nop
 8006898:	bf00      	nop
 800689a:	e7fd      	b.n	8006898 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800689c:	f002 fa0c 	bl	8008cb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80068a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068a4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80068a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d01f      	beq.n	80068ec <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80068ac:	68b9      	ldr	r1, [r7, #8]
 80068ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068b0:	f000 fa1e 	bl	8006cf0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80068b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b6:	1e5a      	subs	r2, r3, #1
 80068b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ba:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068be:	691b      	ldr	r3, [r3, #16]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d00f      	beq.n	80068e4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c6:	3310      	adds	r3, #16
 80068c8:	4618      	mov	r0, r3
 80068ca:	f000 ffa7 	bl	800781c <xTaskRemoveFromEventList>
 80068ce:	4603      	mov	r3, r0
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d007      	beq.n	80068e4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80068d4:	4b3c      	ldr	r3, [pc, #240]	@ (80069c8 <xQueueReceive+0x1c0>)
 80068d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068da:	601a      	str	r2, [r3, #0]
 80068dc:	f3bf 8f4f 	dsb	sy
 80068e0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80068e4:	f002 fa1a 	bl	8008d1c <vPortExitCritical>
				return pdPASS;
 80068e8:	2301      	movs	r3, #1
 80068ea:	e069      	b.n	80069c0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d103      	bne.n	80068fa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80068f2:	f002 fa13 	bl	8008d1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80068f6:	2300      	movs	r3, #0
 80068f8:	e062      	b.n	80069c0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80068fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d106      	bne.n	800690e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006900:	f107 0310 	add.w	r3, r7, #16
 8006904:	4618      	mov	r0, r3
 8006906:	f000 ffed 	bl	80078e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800690a:	2301      	movs	r3, #1
 800690c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800690e:	f002 fa05 	bl	8008d1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006912:	f000 fd55 	bl	80073c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006916:	f002 f9cf 	bl	8008cb8 <vPortEnterCritical>
 800691a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800691c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006920:	b25b      	sxtb	r3, r3
 8006922:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006926:	d103      	bne.n	8006930 <xQueueReceive+0x128>
 8006928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800692a:	2200      	movs	r2, #0
 800692c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006932:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006936:	b25b      	sxtb	r3, r3
 8006938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800693c:	d103      	bne.n	8006946 <xQueueReceive+0x13e>
 800693e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006940:	2200      	movs	r2, #0
 8006942:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006946:	f002 f9e9 	bl	8008d1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800694a:	1d3a      	adds	r2, r7, #4
 800694c:	f107 0310 	add.w	r3, r7, #16
 8006950:	4611      	mov	r1, r2
 8006952:	4618      	mov	r0, r3
 8006954:	f000 ffdc 	bl	8007910 <xTaskCheckForTimeOut>
 8006958:	4603      	mov	r3, r0
 800695a:	2b00      	cmp	r3, #0
 800695c:	d123      	bne.n	80069a6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800695e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006960:	f000 fa3e 	bl	8006de0 <prvIsQueueEmpty>
 8006964:	4603      	mov	r3, r0
 8006966:	2b00      	cmp	r3, #0
 8006968:	d017      	beq.n	800699a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800696a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800696c:	3324      	adds	r3, #36	@ 0x24
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	4611      	mov	r1, r2
 8006972:	4618      	mov	r0, r3
 8006974:	f000 ff00 	bl	8007778 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006978:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800697a:	f000 f9df 	bl	8006d3c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800697e:	f000 fd2d 	bl	80073dc <xTaskResumeAll>
 8006982:	4603      	mov	r3, r0
 8006984:	2b00      	cmp	r3, #0
 8006986:	d189      	bne.n	800689c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006988:	4b0f      	ldr	r3, [pc, #60]	@ (80069c8 <xQueueReceive+0x1c0>)
 800698a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800698e:	601a      	str	r2, [r3, #0]
 8006990:	f3bf 8f4f 	dsb	sy
 8006994:	f3bf 8f6f 	isb	sy
 8006998:	e780      	b.n	800689c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800699a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800699c:	f000 f9ce 	bl	8006d3c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80069a0:	f000 fd1c 	bl	80073dc <xTaskResumeAll>
 80069a4:	e77a      	b.n	800689c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80069a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069a8:	f000 f9c8 	bl	8006d3c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80069ac:	f000 fd16 	bl	80073dc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80069b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069b2:	f000 fa15 	bl	8006de0 <prvIsQueueEmpty>
 80069b6:	4603      	mov	r3, r0
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	f43f af6f 	beq.w	800689c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80069be:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3730      	adds	r7, #48	@ 0x30
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}
 80069c8:	e000ed04 	.word	0xe000ed04

080069cc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b08e      	sub	sp, #56	@ 0x38
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
 80069d4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80069d6:	2300      	movs	r3, #0
 80069d8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80069de:	2300      	movs	r3, #0
 80069e0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80069e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d10b      	bne.n	8006a00 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80069e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ec:	f383 8811 	msr	BASEPRI, r3
 80069f0:	f3bf 8f6f 	isb	sy
 80069f4:	f3bf 8f4f 	dsb	sy
 80069f8:	623b      	str	r3, [r7, #32]
}
 80069fa:	bf00      	nop
 80069fc:	bf00      	nop
 80069fe:	e7fd      	b.n	80069fc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d00b      	beq.n	8006a20 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006a08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a0c:	f383 8811 	msr	BASEPRI, r3
 8006a10:	f3bf 8f6f 	isb	sy
 8006a14:	f3bf 8f4f 	dsb	sy
 8006a18:	61fb      	str	r3, [r7, #28]
}
 8006a1a:	bf00      	nop
 8006a1c:	bf00      	nop
 8006a1e:	e7fd      	b.n	8006a1c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006a20:	f001 f8d2 	bl	8007bc8 <xTaskGetSchedulerState>
 8006a24:	4603      	mov	r3, r0
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d102      	bne.n	8006a30 <xQueueSemaphoreTake+0x64>
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d101      	bne.n	8006a34 <xQueueSemaphoreTake+0x68>
 8006a30:	2301      	movs	r3, #1
 8006a32:	e000      	b.n	8006a36 <xQueueSemaphoreTake+0x6a>
 8006a34:	2300      	movs	r3, #0
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d10b      	bne.n	8006a52 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a3e:	f383 8811 	msr	BASEPRI, r3
 8006a42:	f3bf 8f6f 	isb	sy
 8006a46:	f3bf 8f4f 	dsb	sy
 8006a4a:	61bb      	str	r3, [r7, #24]
}
 8006a4c:	bf00      	nop
 8006a4e:	bf00      	nop
 8006a50:	e7fd      	b.n	8006a4e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006a52:	f002 f931 	bl	8008cb8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a5a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d024      	beq.n	8006aac <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a64:	1e5a      	subs	r2, r3, #1
 8006a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a68:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006a6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d104      	bne.n	8006a7c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006a72:	f001 fa23 	bl	8007ebc <pvTaskIncrementMutexHeldCount>
 8006a76:	4602      	mov	r2, r0
 8006a78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a7a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a7e:	691b      	ldr	r3, [r3, #16]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d00f      	beq.n	8006aa4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a86:	3310      	adds	r3, #16
 8006a88:	4618      	mov	r0, r3
 8006a8a:	f000 fec7 	bl	800781c <xTaskRemoveFromEventList>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d007      	beq.n	8006aa4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006a94:	4b54      	ldr	r3, [pc, #336]	@ (8006be8 <xQueueSemaphoreTake+0x21c>)
 8006a96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a9a:	601a      	str	r2, [r3, #0]
 8006a9c:	f3bf 8f4f 	dsb	sy
 8006aa0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006aa4:	f002 f93a 	bl	8008d1c <vPortExitCritical>
				return pdPASS;
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	e098      	b.n	8006bde <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d112      	bne.n	8006ad8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d00b      	beq.n	8006ad0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006ab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006abc:	f383 8811 	msr	BASEPRI, r3
 8006ac0:	f3bf 8f6f 	isb	sy
 8006ac4:	f3bf 8f4f 	dsb	sy
 8006ac8:	617b      	str	r3, [r7, #20]
}
 8006aca:	bf00      	nop
 8006acc:	bf00      	nop
 8006ace:	e7fd      	b.n	8006acc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006ad0:	f002 f924 	bl	8008d1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	e082      	b.n	8006bde <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d106      	bne.n	8006aec <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006ade:	f107 030c 	add.w	r3, r7, #12
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f000 fefe 	bl	80078e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006aec:	f002 f916 	bl	8008d1c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006af0:	f000 fc66 	bl	80073c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006af4:	f002 f8e0 	bl	8008cb8 <vPortEnterCritical>
 8006af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006afa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006afe:	b25b      	sxtb	r3, r3
 8006b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b04:	d103      	bne.n	8006b0e <xQueueSemaphoreTake+0x142>
 8006b06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b08:	2200      	movs	r2, #0
 8006b0a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b10:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006b14:	b25b      	sxtb	r3, r3
 8006b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b1a:	d103      	bne.n	8006b24 <xQueueSemaphoreTake+0x158>
 8006b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b1e:	2200      	movs	r2, #0
 8006b20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b24:	f002 f8fa 	bl	8008d1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006b28:	463a      	mov	r2, r7
 8006b2a:	f107 030c 	add.w	r3, r7, #12
 8006b2e:	4611      	mov	r1, r2
 8006b30:	4618      	mov	r0, r3
 8006b32:	f000 feed 	bl	8007910 <xTaskCheckForTimeOut>
 8006b36:	4603      	mov	r3, r0
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d132      	bne.n	8006ba2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006b3c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006b3e:	f000 f94f 	bl	8006de0 <prvIsQueueEmpty>
 8006b42:	4603      	mov	r3, r0
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d026      	beq.n	8006b96 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d109      	bne.n	8006b64 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006b50:	f002 f8b2 	bl	8008cb8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f001 f853 	bl	8007c04 <xTaskPriorityInherit>
 8006b5e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006b60:	f002 f8dc 	bl	8008d1c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b66:	3324      	adds	r3, #36	@ 0x24
 8006b68:	683a      	ldr	r2, [r7, #0]
 8006b6a:	4611      	mov	r1, r2
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f000 fe03 	bl	8007778 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006b72:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006b74:	f000 f8e2 	bl	8006d3c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006b78:	f000 fc30 	bl	80073dc <xTaskResumeAll>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	f47f af67 	bne.w	8006a52 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006b84:	4b18      	ldr	r3, [pc, #96]	@ (8006be8 <xQueueSemaphoreTake+0x21c>)
 8006b86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b8a:	601a      	str	r2, [r3, #0]
 8006b8c:	f3bf 8f4f 	dsb	sy
 8006b90:	f3bf 8f6f 	isb	sy
 8006b94:	e75d      	b.n	8006a52 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006b96:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006b98:	f000 f8d0 	bl	8006d3c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006b9c:	f000 fc1e 	bl	80073dc <xTaskResumeAll>
 8006ba0:	e757      	b.n	8006a52 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006ba2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006ba4:	f000 f8ca 	bl	8006d3c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006ba8:	f000 fc18 	bl	80073dc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006bac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006bae:	f000 f917 	bl	8006de0 <prvIsQueueEmpty>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	f43f af4c 	beq.w	8006a52 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d00d      	beq.n	8006bdc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006bc0:	f002 f87a 	bl	8008cb8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006bc4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006bc6:	f000 f811 	bl	8006bec <prvGetDisinheritPriorityAfterTimeout>
 8006bca:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bce:	689b      	ldr	r3, [r3, #8]
 8006bd0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f001 f8ee 	bl	8007db4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006bd8:	f002 f8a0 	bl	8008d1c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006bdc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3738      	adds	r7, #56	@ 0x38
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}
 8006be6:	bf00      	nop
 8006be8:	e000ed04 	.word	0xe000ed04

08006bec <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006bec:	b480      	push	{r7}
 8006bee:	b085      	sub	sp, #20
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d006      	beq.n	8006c0a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006c06:	60fb      	str	r3, [r7, #12]
 8006c08:	e001      	b.n	8006c0e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
	}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3714      	adds	r7, #20
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr

08006c1c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b086      	sub	sp, #24
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	60f8      	str	r0, [r7, #12]
 8006c24:	60b9      	str	r1, [r7, #8]
 8006c26:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c30:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d10d      	bne.n	8006c56 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d14d      	bne.n	8006cde <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	689b      	ldr	r3, [r3, #8]
 8006c46:	4618      	mov	r0, r3
 8006c48:	f001 f844 	bl	8007cd4 <xTaskPriorityDisinherit>
 8006c4c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2200      	movs	r2, #0
 8006c52:	609a      	str	r2, [r3, #8]
 8006c54:	e043      	b.n	8006cde <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d119      	bne.n	8006c90 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	6858      	ldr	r0, [r3, #4]
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c64:	461a      	mov	r2, r3
 8006c66:	68b9      	ldr	r1, [r7, #8]
 8006c68:	f002 fbf2 	bl	8009450 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	685a      	ldr	r2, [r3, #4]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c74:	441a      	add	r2, r3
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	685a      	ldr	r2, [r3, #4]
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	689b      	ldr	r3, [r3, #8]
 8006c82:	429a      	cmp	r2, r3
 8006c84:	d32b      	bcc.n	8006cde <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681a      	ldr	r2, [r3, #0]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	605a      	str	r2, [r3, #4]
 8006c8e:	e026      	b.n	8006cde <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	68d8      	ldr	r0, [r3, #12]
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c98:	461a      	mov	r2, r3
 8006c9a:	68b9      	ldr	r1, [r7, #8]
 8006c9c:	f002 fbd8 	bl	8009450 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	68da      	ldr	r2, [r3, #12]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ca8:	425b      	negs	r3, r3
 8006caa:	441a      	add	r2, r3
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	68da      	ldr	r2, [r3, #12]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	429a      	cmp	r2, r3
 8006cba:	d207      	bcs.n	8006ccc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	689a      	ldr	r2, [r3, #8]
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cc4:	425b      	negs	r3, r3
 8006cc6:	441a      	add	r2, r3
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2b02      	cmp	r3, #2
 8006cd0:	d105      	bne.n	8006cde <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d002      	beq.n	8006cde <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	3b01      	subs	r3, #1
 8006cdc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	1c5a      	adds	r2, r3, #1
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006ce6:	697b      	ldr	r3, [r7, #20]
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3718      	adds	r7, #24
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd80      	pop	{r7, pc}

08006cf0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b082      	sub	sp, #8
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
 8006cf8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d018      	beq.n	8006d34 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	68da      	ldr	r2, [r3, #12]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d0a:	441a      	add	r2, r3
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	68da      	ldr	r2, [r3, #12]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	689b      	ldr	r3, [r3, #8]
 8006d18:	429a      	cmp	r2, r3
 8006d1a:	d303      	bcc.n	8006d24 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681a      	ldr	r2, [r3, #0]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	68d9      	ldr	r1, [r3, #12]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d2c:	461a      	mov	r2, r3
 8006d2e:	6838      	ldr	r0, [r7, #0]
 8006d30:	f002 fb8e 	bl	8009450 <memcpy>
	}
}
 8006d34:	bf00      	nop
 8006d36:	3708      	adds	r7, #8
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}

08006d3c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b084      	sub	sp, #16
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006d44:	f001 ffb8 	bl	8008cb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006d4e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006d50:	e011      	b.n	8006d76 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d012      	beq.n	8006d80 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	3324      	adds	r3, #36	@ 0x24
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f000 fd5c 	bl	800781c <xTaskRemoveFromEventList>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d001      	beq.n	8006d6e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006d6a:	f000 fe35 	bl	80079d8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006d6e:	7bfb      	ldrb	r3, [r7, #15]
 8006d70:	3b01      	subs	r3, #1
 8006d72:	b2db      	uxtb	r3, r3
 8006d74:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006d76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	dce9      	bgt.n	8006d52 <prvUnlockQueue+0x16>
 8006d7e:	e000      	b.n	8006d82 <prvUnlockQueue+0x46>
					break;
 8006d80:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	22ff      	movs	r2, #255	@ 0xff
 8006d86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006d8a:	f001 ffc7 	bl	8008d1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006d8e:	f001 ff93 	bl	8008cb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006d98:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006d9a:	e011      	b.n	8006dc0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	691b      	ldr	r3, [r3, #16]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d012      	beq.n	8006dca <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	3310      	adds	r3, #16
 8006da8:	4618      	mov	r0, r3
 8006daa:	f000 fd37 	bl	800781c <xTaskRemoveFromEventList>
 8006dae:	4603      	mov	r3, r0
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d001      	beq.n	8006db8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006db4:	f000 fe10 	bl	80079d8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006db8:	7bbb      	ldrb	r3, [r7, #14]
 8006dba:	3b01      	subs	r3, #1
 8006dbc:	b2db      	uxtb	r3, r3
 8006dbe:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006dc0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	dce9      	bgt.n	8006d9c <prvUnlockQueue+0x60>
 8006dc8:	e000      	b.n	8006dcc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006dca:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	22ff      	movs	r2, #255	@ 0xff
 8006dd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006dd4:	f001 ffa2 	bl	8008d1c <vPortExitCritical>
}
 8006dd8:	bf00      	nop
 8006dda:	3710      	adds	r7, #16
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}

08006de0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b084      	sub	sp, #16
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006de8:	f001 ff66 	bl	8008cb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d102      	bne.n	8006dfa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006df4:	2301      	movs	r3, #1
 8006df6:	60fb      	str	r3, [r7, #12]
 8006df8:	e001      	b.n	8006dfe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006dfe:	f001 ff8d 	bl	8008d1c <vPortExitCritical>

	return xReturn;
 8006e02:	68fb      	ldr	r3, [r7, #12]
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3710      	adds	r7, #16
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}

08006e0c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b084      	sub	sp, #16
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006e14:	f001 ff50 	bl	8008cb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e20:	429a      	cmp	r2, r3
 8006e22:	d102      	bne.n	8006e2a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006e24:	2301      	movs	r3, #1
 8006e26:	60fb      	str	r3, [r7, #12]
 8006e28:	e001      	b.n	8006e2e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006e2e:	f001 ff75 	bl	8008d1c <vPortExitCritical>

	return xReturn;
 8006e32:	68fb      	ldr	r3, [r7, #12]
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3710      	adds	r7, #16
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}

08006e3c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b085      	sub	sp, #20
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
 8006e44:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006e46:	2300      	movs	r3, #0
 8006e48:	60fb      	str	r3, [r7, #12]
 8006e4a:	e014      	b.n	8006e76 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006e4c:	4a0f      	ldr	r2, [pc, #60]	@ (8006e8c <vQueueAddToRegistry+0x50>)
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d10b      	bne.n	8006e70 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006e58:	490c      	ldr	r1, [pc, #48]	@ (8006e8c <vQueueAddToRegistry+0x50>)
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	683a      	ldr	r2, [r7, #0]
 8006e5e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006e62:	4a0a      	ldr	r2, [pc, #40]	@ (8006e8c <vQueueAddToRegistry+0x50>)
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	00db      	lsls	r3, r3, #3
 8006e68:	4413      	add	r3, r2
 8006e6a:	687a      	ldr	r2, [r7, #4]
 8006e6c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006e6e:	e006      	b.n	8006e7e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	3301      	adds	r3, #1
 8006e74:	60fb      	str	r3, [r7, #12]
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	2b07      	cmp	r3, #7
 8006e7a:	d9e7      	bls.n	8006e4c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006e7c:	bf00      	nop
 8006e7e:	bf00      	nop
 8006e80:	3714      	adds	r7, #20
 8006e82:	46bd      	mov	sp, r7
 8006e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e88:	4770      	bx	lr
 8006e8a:	bf00      	nop
 8006e8c:	20000978 	.word	0x20000978

08006e90 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b086      	sub	sp, #24
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	60f8      	str	r0, [r7, #12]
 8006e98:	60b9      	str	r1, [r7, #8]
 8006e9a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006ea0:	f001 ff0a 	bl	8008cb8 <vPortEnterCritical>
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006eaa:	b25b      	sxtb	r3, r3
 8006eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eb0:	d103      	bne.n	8006eba <vQueueWaitForMessageRestricted+0x2a>
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006ec0:	b25b      	sxtb	r3, r3
 8006ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ec6:	d103      	bne.n	8006ed0 <vQueueWaitForMessageRestricted+0x40>
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ed0:	f001 ff24 	bl	8008d1c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d106      	bne.n	8006eea <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	3324      	adds	r3, #36	@ 0x24
 8006ee0:	687a      	ldr	r2, [r7, #4]
 8006ee2:	68b9      	ldr	r1, [r7, #8]
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f000 fc6d 	bl	80077c4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006eea:	6978      	ldr	r0, [r7, #20]
 8006eec:	f7ff ff26 	bl	8006d3c <prvUnlockQueue>
	}
 8006ef0:	bf00      	nop
 8006ef2:	3718      	adds	r7, #24
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}

08006ef8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b08e      	sub	sp, #56	@ 0x38
 8006efc:	af04      	add	r7, sp, #16
 8006efe:	60f8      	str	r0, [r7, #12]
 8006f00:	60b9      	str	r1, [r7, #8]
 8006f02:	607a      	str	r2, [r7, #4]
 8006f04:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d10b      	bne.n	8006f24 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006f0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f10:	f383 8811 	msr	BASEPRI, r3
 8006f14:	f3bf 8f6f 	isb	sy
 8006f18:	f3bf 8f4f 	dsb	sy
 8006f1c:	623b      	str	r3, [r7, #32]
}
 8006f1e:	bf00      	nop
 8006f20:	bf00      	nop
 8006f22:	e7fd      	b.n	8006f20 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006f24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d10b      	bne.n	8006f42 <xTaskCreateStatic+0x4a>
	__asm volatile
 8006f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f2e:	f383 8811 	msr	BASEPRI, r3
 8006f32:	f3bf 8f6f 	isb	sy
 8006f36:	f3bf 8f4f 	dsb	sy
 8006f3a:	61fb      	str	r3, [r7, #28]
}
 8006f3c:	bf00      	nop
 8006f3e:	bf00      	nop
 8006f40:	e7fd      	b.n	8006f3e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006f42:	23a8      	movs	r3, #168	@ 0xa8
 8006f44:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	2ba8      	cmp	r3, #168	@ 0xa8
 8006f4a:	d00b      	beq.n	8006f64 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006f4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f50:	f383 8811 	msr	BASEPRI, r3
 8006f54:	f3bf 8f6f 	isb	sy
 8006f58:	f3bf 8f4f 	dsb	sy
 8006f5c:	61bb      	str	r3, [r7, #24]
}
 8006f5e:	bf00      	nop
 8006f60:	bf00      	nop
 8006f62:	e7fd      	b.n	8006f60 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006f64:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006f66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d01e      	beq.n	8006faa <xTaskCreateStatic+0xb2>
 8006f6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d01b      	beq.n	8006faa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f74:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f78:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f7a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f7e:	2202      	movs	r2, #2
 8006f80:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006f84:	2300      	movs	r3, #0
 8006f86:	9303      	str	r3, [sp, #12]
 8006f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f8a:	9302      	str	r3, [sp, #8]
 8006f8c:	f107 0314 	add.w	r3, r7, #20
 8006f90:	9301      	str	r3, [sp, #4]
 8006f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f94:	9300      	str	r3, [sp, #0]
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	687a      	ldr	r2, [r7, #4]
 8006f9a:	68b9      	ldr	r1, [r7, #8]
 8006f9c:	68f8      	ldr	r0, [r7, #12]
 8006f9e:	f000 f851 	bl	8007044 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006fa2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006fa4:	f000 f8f6 	bl	8007194 <prvAddNewTaskToReadyList>
 8006fa8:	e001      	b.n	8006fae <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006faa:	2300      	movs	r3, #0
 8006fac:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006fae:	697b      	ldr	r3, [r7, #20]
	}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3728      	adds	r7, #40	@ 0x28
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}

08006fb8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b08c      	sub	sp, #48	@ 0x30
 8006fbc:	af04      	add	r7, sp, #16
 8006fbe:	60f8      	str	r0, [r7, #12]
 8006fc0:	60b9      	str	r1, [r7, #8]
 8006fc2:	603b      	str	r3, [r7, #0]
 8006fc4:	4613      	mov	r3, r2
 8006fc6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006fc8:	88fb      	ldrh	r3, [r7, #6]
 8006fca:	009b      	lsls	r3, r3, #2
 8006fcc:	4618      	mov	r0, r3
 8006fce:	f001 ff95 	bl	8008efc <pvPortMalloc>
 8006fd2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d00e      	beq.n	8006ff8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006fda:	20a8      	movs	r0, #168	@ 0xa8
 8006fdc:	f001 ff8e 	bl	8008efc <pvPortMalloc>
 8006fe0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006fe2:	69fb      	ldr	r3, [r7, #28]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d003      	beq.n	8006ff0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006fe8:	69fb      	ldr	r3, [r7, #28]
 8006fea:	697a      	ldr	r2, [r7, #20]
 8006fec:	631a      	str	r2, [r3, #48]	@ 0x30
 8006fee:	e005      	b.n	8006ffc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006ff0:	6978      	ldr	r0, [r7, #20]
 8006ff2:	f002 f851 	bl	8009098 <vPortFree>
 8006ff6:	e001      	b.n	8006ffc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006ffc:	69fb      	ldr	r3, [r7, #28]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d017      	beq.n	8007032 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007002:	69fb      	ldr	r3, [r7, #28]
 8007004:	2200      	movs	r2, #0
 8007006:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800700a:	88fa      	ldrh	r2, [r7, #6]
 800700c:	2300      	movs	r3, #0
 800700e:	9303      	str	r3, [sp, #12]
 8007010:	69fb      	ldr	r3, [r7, #28]
 8007012:	9302      	str	r3, [sp, #8]
 8007014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007016:	9301      	str	r3, [sp, #4]
 8007018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800701a:	9300      	str	r3, [sp, #0]
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	68b9      	ldr	r1, [r7, #8]
 8007020:	68f8      	ldr	r0, [r7, #12]
 8007022:	f000 f80f 	bl	8007044 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007026:	69f8      	ldr	r0, [r7, #28]
 8007028:	f000 f8b4 	bl	8007194 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800702c:	2301      	movs	r3, #1
 800702e:	61bb      	str	r3, [r7, #24]
 8007030:	e002      	b.n	8007038 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007032:	f04f 33ff 	mov.w	r3, #4294967295
 8007036:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007038:	69bb      	ldr	r3, [r7, #24]
	}
 800703a:	4618      	mov	r0, r3
 800703c:	3720      	adds	r7, #32
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}
	...

08007044 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b088      	sub	sp, #32
 8007048:	af00      	add	r7, sp, #0
 800704a:	60f8      	str	r0, [r7, #12]
 800704c:	60b9      	str	r1, [r7, #8]
 800704e:	607a      	str	r2, [r7, #4]
 8007050:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007054:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	009b      	lsls	r3, r3, #2
 800705a:	461a      	mov	r2, r3
 800705c:	21a5      	movs	r1, #165	@ 0xa5
 800705e:	f002 f95d 	bl	800931c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007064:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800706c:	3b01      	subs	r3, #1
 800706e:	009b      	lsls	r3, r3, #2
 8007070:	4413      	add	r3, r2
 8007072:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007074:	69bb      	ldr	r3, [r7, #24]
 8007076:	f023 0307 	bic.w	r3, r3, #7
 800707a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800707c:	69bb      	ldr	r3, [r7, #24]
 800707e:	f003 0307 	and.w	r3, r3, #7
 8007082:	2b00      	cmp	r3, #0
 8007084:	d00b      	beq.n	800709e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800708a:	f383 8811 	msr	BASEPRI, r3
 800708e:	f3bf 8f6f 	isb	sy
 8007092:	f3bf 8f4f 	dsb	sy
 8007096:	617b      	str	r3, [r7, #20]
}
 8007098:	bf00      	nop
 800709a:	bf00      	nop
 800709c:	e7fd      	b.n	800709a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d01f      	beq.n	80070e4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80070a4:	2300      	movs	r3, #0
 80070a6:	61fb      	str	r3, [r7, #28]
 80070a8:	e012      	b.n	80070d0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80070aa:	68ba      	ldr	r2, [r7, #8]
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	4413      	add	r3, r2
 80070b0:	7819      	ldrb	r1, [r3, #0]
 80070b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070b4:	69fb      	ldr	r3, [r7, #28]
 80070b6:	4413      	add	r3, r2
 80070b8:	3334      	adds	r3, #52	@ 0x34
 80070ba:	460a      	mov	r2, r1
 80070bc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80070be:	68ba      	ldr	r2, [r7, #8]
 80070c0:	69fb      	ldr	r3, [r7, #28]
 80070c2:	4413      	add	r3, r2
 80070c4:	781b      	ldrb	r3, [r3, #0]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d006      	beq.n	80070d8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80070ca:	69fb      	ldr	r3, [r7, #28]
 80070cc:	3301      	adds	r3, #1
 80070ce:	61fb      	str	r3, [r7, #28]
 80070d0:	69fb      	ldr	r3, [r7, #28]
 80070d2:	2b0f      	cmp	r3, #15
 80070d4:	d9e9      	bls.n	80070aa <prvInitialiseNewTask+0x66>
 80070d6:	e000      	b.n	80070da <prvInitialiseNewTask+0x96>
			{
				break;
 80070d8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80070da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070dc:	2200      	movs	r2, #0
 80070de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80070e2:	e003      	b.n	80070ec <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80070e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e6:	2200      	movs	r2, #0
 80070e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80070ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070ee:	2b37      	cmp	r3, #55	@ 0x37
 80070f0:	d901      	bls.n	80070f6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80070f2:	2337      	movs	r3, #55	@ 0x37
 80070f4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80070f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80070fa:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80070fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007100:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007104:	2200      	movs	r2, #0
 8007106:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800710a:	3304      	adds	r3, #4
 800710c:	4618      	mov	r0, r3
 800710e:	f7fe ff49 	bl	8005fa4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007114:	3318      	adds	r3, #24
 8007116:	4618      	mov	r0, r3
 8007118:	f7fe ff44 	bl	8005fa4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800711c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800711e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007120:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007124:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800712a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800712c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800712e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007130:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007134:	2200      	movs	r2, #0
 8007136:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800713a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800713c:	2200      	movs	r2, #0
 800713e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007144:	3354      	adds	r3, #84	@ 0x54
 8007146:	224c      	movs	r2, #76	@ 0x4c
 8007148:	2100      	movs	r1, #0
 800714a:	4618      	mov	r0, r3
 800714c:	f002 f8e6 	bl	800931c <memset>
 8007150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007152:	4a0d      	ldr	r2, [pc, #52]	@ (8007188 <prvInitialiseNewTask+0x144>)
 8007154:	659a      	str	r2, [r3, #88]	@ 0x58
 8007156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007158:	4a0c      	ldr	r2, [pc, #48]	@ (800718c <prvInitialiseNewTask+0x148>)
 800715a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800715c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800715e:	4a0c      	ldr	r2, [pc, #48]	@ (8007190 <prvInitialiseNewTask+0x14c>)
 8007160:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007162:	683a      	ldr	r2, [r7, #0]
 8007164:	68f9      	ldr	r1, [r7, #12]
 8007166:	69b8      	ldr	r0, [r7, #24]
 8007168:	f001 fc72 	bl	8008a50 <pxPortInitialiseStack>
 800716c:	4602      	mov	r2, r0
 800716e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007170:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007174:	2b00      	cmp	r3, #0
 8007176:	d002      	beq.n	800717e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800717a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800717c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800717e:	bf00      	nop
 8007180:	3720      	adds	r7, #32
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}
 8007186:	bf00      	nop
 8007188:	20004c0c 	.word	0x20004c0c
 800718c:	20004c74 	.word	0x20004c74
 8007190:	20004cdc 	.word	0x20004cdc

08007194 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b082      	sub	sp, #8
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800719c:	f001 fd8c 	bl	8008cb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80071a0:	4b2d      	ldr	r3, [pc, #180]	@ (8007258 <prvAddNewTaskToReadyList+0xc4>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	3301      	adds	r3, #1
 80071a6:	4a2c      	ldr	r2, [pc, #176]	@ (8007258 <prvAddNewTaskToReadyList+0xc4>)
 80071a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80071aa:	4b2c      	ldr	r3, [pc, #176]	@ (800725c <prvAddNewTaskToReadyList+0xc8>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d109      	bne.n	80071c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80071b2:	4a2a      	ldr	r2, [pc, #168]	@ (800725c <prvAddNewTaskToReadyList+0xc8>)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80071b8:	4b27      	ldr	r3, [pc, #156]	@ (8007258 <prvAddNewTaskToReadyList+0xc4>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d110      	bne.n	80071e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80071c0:	f000 fc2e 	bl	8007a20 <prvInitialiseTaskLists>
 80071c4:	e00d      	b.n	80071e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80071c6:	4b26      	ldr	r3, [pc, #152]	@ (8007260 <prvAddNewTaskToReadyList+0xcc>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d109      	bne.n	80071e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80071ce:	4b23      	ldr	r3, [pc, #140]	@ (800725c <prvAddNewTaskToReadyList+0xc8>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071d8:	429a      	cmp	r2, r3
 80071da:	d802      	bhi.n	80071e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80071dc:	4a1f      	ldr	r2, [pc, #124]	@ (800725c <prvAddNewTaskToReadyList+0xc8>)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80071e2:	4b20      	ldr	r3, [pc, #128]	@ (8007264 <prvAddNewTaskToReadyList+0xd0>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	3301      	adds	r3, #1
 80071e8:	4a1e      	ldr	r2, [pc, #120]	@ (8007264 <prvAddNewTaskToReadyList+0xd0>)
 80071ea:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80071ec:	4b1d      	ldr	r3, [pc, #116]	@ (8007264 <prvAddNewTaskToReadyList+0xd0>)
 80071ee:	681a      	ldr	r2, [r3, #0]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071f8:	4b1b      	ldr	r3, [pc, #108]	@ (8007268 <prvAddNewTaskToReadyList+0xd4>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d903      	bls.n	8007208 <prvAddNewTaskToReadyList+0x74>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007204:	4a18      	ldr	r2, [pc, #96]	@ (8007268 <prvAddNewTaskToReadyList+0xd4>)
 8007206:	6013      	str	r3, [r2, #0]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800720c:	4613      	mov	r3, r2
 800720e:	009b      	lsls	r3, r3, #2
 8007210:	4413      	add	r3, r2
 8007212:	009b      	lsls	r3, r3, #2
 8007214:	4a15      	ldr	r2, [pc, #84]	@ (800726c <prvAddNewTaskToReadyList+0xd8>)
 8007216:	441a      	add	r2, r3
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	3304      	adds	r3, #4
 800721c:	4619      	mov	r1, r3
 800721e:	4610      	mov	r0, r2
 8007220:	f7fe fecd 	bl	8005fbe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007224:	f001 fd7a 	bl	8008d1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007228:	4b0d      	ldr	r3, [pc, #52]	@ (8007260 <prvAddNewTaskToReadyList+0xcc>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d00e      	beq.n	800724e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007230:	4b0a      	ldr	r3, [pc, #40]	@ (800725c <prvAddNewTaskToReadyList+0xc8>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800723a:	429a      	cmp	r2, r3
 800723c:	d207      	bcs.n	800724e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800723e:	4b0c      	ldr	r3, [pc, #48]	@ (8007270 <prvAddNewTaskToReadyList+0xdc>)
 8007240:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007244:	601a      	str	r2, [r3, #0]
 8007246:	f3bf 8f4f 	dsb	sy
 800724a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800724e:	bf00      	nop
 8007250:	3708      	adds	r7, #8
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}
 8007256:	bf00      	nop
 8007258:	20000e8c 	.word	0x20000e8c
 800725c:	200009b8 	.word	0x200009b8
 8007260:	20000e98 	.word	0x20000e98
 8007264:	20000ea8 	.word	0x20000ea8
 8007268:	20000e94 	.word	0x20000e94
 800726c:	200009bc 	.word	0x200009bc
 8007270:	e000ed04 	.word	0xe000ed04

08007274 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007274:	b580      	push	{r7, lr}
 8007276:	b084      	sub	sp, #16
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800727c:	2300      	movs	r3, #0
 800727e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d018      	beq.n	80072b8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007286:	4b14      	ldr	r3, [pc, #80]	@ (80072d8 <vTaskDelay+0x64>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d00b      	beq.n	80072a6 <vTaskDelay+0x32>
	__asm volatile
 800728e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007292:	f383 8811 	msr	BASEPRI, r3
 8007296:	f3bf 8f6f 	isb	sy
 800729a:	f3bf 8f4f 	dsb	sy
 800729e:	60bb      	str	r3, [r7, #8]
}
 80072a0:	bf00      	nop
 80072a2:	bf00      	nop
 80072a4:	e7fd      	b.n	80072a2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80072a6:	f000 f88b 	bl	80073c0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80072aa:	2100      	movs	r1, #0
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f001 f821 	bl	80082f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80072b2:	f000 f893 	bl	80073dc <xTaskResumeAll>
 80072b6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d107      	bne.n	80072ce <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80072be:	4b07      	ldr	r3, [pc, #28]	@ (80072dc <vTaskDelay+0x68>)
 80072c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072c4:	601a      	str	r2, [r3, #0]
 80072c6:	f3bf 8f4f 	dsb	sy
 80072ca:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80072ce:	bf00      	nop
 80072d0:	3710      	adds	r7, #16
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	20000eb4 	.word	0x20000eb4
 80072dc:	e000ed04 	.word	0xe000ed04

080072e0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b08a      	sub	sp, #40	@ 0x28
 80072e4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80072e6:	2300      	movs	r3, #0
 80072e8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80072ea:	2300      	movs	r3, #0
 80072ec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80072ee:	463a      	mov	r2, r7
 80072f0:	1d39      	adds	r1, r7, #4
 80072f2:	f107 0308 	add.w	r3, r7, #8
 80072f6:	4618      	mov	r0, r3
 80072f8:	f7fe fe00 	bl	8005efc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80072fc:	6839      	ldr	r1, [r7, #0]
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	68ba      	ldr	r2, [r7, #8]
 8007302:	9202      	str	r2, [sp, #8]
 8007304:	9301      	str	r3, [sp, #4]
 8007306:	2300      	movs	r3, #0
 8007308:	9300      	str	r3, [sp, #0]
 800730a:	2300      	movs	r3, #0
 800730c:	460a      	mov	r2, r1
 800730e:	4924      	ldr	r1, [pc, #144]	@ (80073a0 <vTaskStartScheduler+0xc0>)
 8007310:	4824      	ldr	r0, [pc, #144]	@ (80073a4 <vTaskStartScheduler+0xc4>)
 8007312:	f7ff fdf1 	bl	8006ef8 <xTaskCreateStatic>
 8007316:	4603      	mov	r3, r0
 8007318:	4a23      	ldr	r2, [pc, #140]	@ (80073a8 <vTaskStartScheduler+0xc8>)
 800731a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800731c:	4b22      	ldr	r3, [pc, #136]	@ (80073a8 <vTaskStartScheduler+0xc8>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d002      	beq.n	800732a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007324:	2301      	movs	r3, #1
 8007326:	617b      	str	r3, [r7, #20]
 8007328:	e001      	b.n	800732e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800732a:	2300      	movs	r3, #0
 800732c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800732e:	697b      	ldr	r3, [r7, #20]
 8007330:	2b01      	cmp	r3, #1
 8007332:	d102      	bne.n	800733a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007334:	f001 f832 	bl	800839c <xTimerCreateTimerTask>
 8007338:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800733a:	697b      	ldr	r3, [r7, #20]
 800733c:	2b01      	cmp	r3, #1
 800733e:	d11b      	bne.n	8007378 <vTaskStartScheduler+0x98>
	__asm volatile
 8007340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007344:	f383 8811 	msr	BASEPRI, r3
 8007348:	f3bf 8f6f 	isb	sy
 800734c:	f3bf 8f4f 	dsb	sy
 8007350:	613b      	str	r3, [r7, #16]
}
 8007352:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007354:	4b15      	ldr	r3, [pc, #84]	@ (80073ac <vTaskStartScheduler+0xcc>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	3354      	adds	r3, #84	@ 0x54
 800735a:	4a15      	ldr	r2, [pc, #84]	@ (80073b0 <vTaskStartScheduler+0xd0>)
 800735c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800735e:	4b15      	ldr	r3, [pc, #84]	@ (80073b4 <vTaskStartScheduler+0xd4>)
 8007360:	f04f 32ff 	mov.w	r2, #4294967295
 8007364:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007366:	4b14      	ldr	r3, [pc, #80]	@ (80073b8 <vTaskStartScheduler+0xd8>)
 8007368:	2201      	movs	r2, #1
 800736a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800736c:	4b13      	ldr	r3, [pc, #76]	@ (80073bc <vTaskStartScheduler+0xdc>)
 800736e:	2200      	movs	r2, #0
 8007370:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007372:	f001 fbfd 	bl	8008b70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007376:	e00f      	b.n	8007398 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800737e:	d10b      	bne.n	8007398 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007384:	f383 8811 	msr	BASEPRI, r3
 8007388:	f3bf 8f6f 	isb	sy
 800738c:	f3bf 8f4f 	dsb	sy
 8007390:	60fb      	str	r3, [r7, #12]
}
 8007392:	bf00      	nop
 8007394:	bf00      	nop
 8007396:	e7fd      	b.n	8007394 <vTaskStartScheduler+0xb4>
}
 8007398:	bf00      	nop
 800739a:	3718      	adds	r7, #24
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}
 80073a0:	08009ee8 	.word	0x08009ee8
 80073a4:	080079f1 	.word	0x080079f1
 80073a8:	20000eb0 	.word	0x20000eb0
 80073ac:	200009b8 	.word	0x200009b8
 80073b0:	20000020 	.word	0x20000020
 80073b4:	20000eac 	.word	0x20000eac
 80073b8:	20000e98 	.word	0x20000e98
 80073bc:	20000e90 	.word	0x20000e90

080073c0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80073c0:	b480      	push	{r7}
 80073c2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80073c4:	4b04      	ldr	r3, [pc, #16]	@ (80073d8 <vTaskSuspendAll+0x18>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	3301      	adds	r3, #1
 80073ca:	4a03      	ldr	r2, [pc, #12]	@ (80073d8 <vTaskSuspendAll+0x18>)
 80073cc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80073ce:	bf00      	nop
 80073d0:	46bd      	mov	sp, r7
 80073d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d6:	4770      	bx	lr
 80073d8:	20000eb4 	.word	0x20000eb4

080073dc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b084      	sub	sp, #16
 80073e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80073e2:	2300      	movs	r3, #0
 80073e4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80073e6:	2300      	movs	r3, #0
 80073e8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80073ea:	4b42      	ldr	r3, [pc, #264]	@ (80074f4 <xTaskResumeAll+0x118>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d10b      	bne.n	800740a <xTaskResumeAll+0x2e>
	__asm volatile
 80073f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073f6:	f383 8811 	msr	BASEPRI, r3
 80073fa:	f3bf 8f6f 	isb	sy
 80073fe:	f3bf 8f4f 	dsb	sy
 8007402:	603b      	str	r3, [r7, #0]
}
 8007404:	bf00      	nop
 8007406:	bf00      	nop
 8007408:	e7fd      	b.n	8007406 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800740a:	f001 fc55 	bl	8008cb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800740e:	4b39      	ldr	r3, [pc, #228]	@ (80074f4 <xTaskResumeAll+0x118>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	3b01      	subs	r3, #1
 8007414:	4a37      	ldr	r2, [pc, #220]	@ (80074f4 <xTaskResumeAll+0x118>)
 8007416:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007418:	4b36      	ldr	r3, [pc, #216]	@ (80074f4 <xTaskResumeAll+0x118>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d162      	bne.n	80074e6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007420:	4b35      	ldr	r3, [pc, #212]	@ (80074f8 <xTaskResumeAll+0x11c>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d05e      	beq.n	80074e6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007428:	e02f      	b.n	800748a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800742a:	4b34      	ldr	r3, [pc, #208]	@ (80074fc <xTaskResumeAll+0x120>)
 800742c:	68db      	ldr	r3, [r3, #12]
 800742e:	68db      	ldr	r3, [r3, #12]
 8007430:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	3318      	adds	r3, #24
 8007436:	4618      	mov	r0, r3
 8007438:	f7fe fe1e 	bl	8006078 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	3304      	adds	r3, #4
 8007440:	4618      	mov	r0, r3
 8007442:	f7fe fe19 	bl	8006078 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800744a:	4b2d      	ldr	r3, [pc, #180]	@ (8007500 <xTaskResumeAll+0x124>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	429a      	cmp	r2, r3
 8007450:	d903      	bls.n	800745a <xTaskResumeAll+0x7e>
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007456:	4a2a      	ldr	r2, [pc, #168]	@ (8007500 <xTaskResumeAll+0x124>)
 8007458:	6013      	str	r3, [r2, #0]
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800745e:	4613      	mov	r3, r2
 8007460:	009b      	lsls	r3, r3, #2
 8007462:	4413      	add	r3, r2
 8007464:	009b      	lsls	r3, r3, #2
 8007466:	4a27      	ldr	r2, [pc, #156]	@ (8007504 <xTaskResumeAll+0x128>)
 8007468:	441a      	add	r2, r3
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	3304      	adds	r3, #4
 800746e:	4619      	mov	r1, r3
 8007470:	4610      	mov	r0, r2
 8007472:	f7fe fda4 	bl	8005fbe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800747a:	4b23      	ldr	r3, [pc, #140]	@ (8007508 <xTaskResumeAll+0x12c>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007480:	429a      	cmp	r2, r3
 8007482:	d302      	bcc.n	800748a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007484:	4b21      	ldr	r3, [pc, #132]	@ (800750c <xTaskResumeAll+0x130>)
 8007486:	2201      	movs	r2, #1
 8007488:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800748a:	4b1c      	ldr	r3, [pc, #112]	@ (80074fc <xTaskResumeAll+0x120>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d1cb      	bne.n	800742a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d001      	beq.n	800749c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007498:	f000 fb66 	bl	8007b68 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800749c:	4b1c      	ldr	r3, [pc, #112]	@ (8007510 <xTaskResumeAll+0x134>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d010      	beq.n	80074ca <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80074a8:	f000 f846 	bl	8007538 <xTaskIncrementTick>
 80074ac:	4603      	mov	r3, r0
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d002      	beq.n	80074b8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80074b2:	4b16      	ldr	r3, [pc, #88]	@ (800750c <xTaskResumeAll+0x130>)
 80074b4:	2201      	movs	r2, #1
 80074b6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	3b01      	subs	r3, #1
 80074bc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d1f1      	bne.n	80074a8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80074c4:	4b12      	ldr	r3, [pc, #72]	@ (8007510 <xTaskResumeAll+0x134>)
 80074c6:	2200      	movs	r2, #0
 80074c8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80074ca:	4b10      	ldr	r3, [pc, #64]	@ (800750c <xTaskResumeAll+0x130>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d009      	beq.n	80074e6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80074d2:	2301      	movs	r3, #1
 80074d4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80074d6:	4b0f      	ldr	r3, [pc, #60]	@ (8007514 <xTaskResumeAll+0x138>)
 80074d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074dc:	601a      	str	r2, [r3, #0]
 80074de:	f3bf 8f4f 	dsb	sy
 80074e2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80074e6:	f001 fc19 	bl	8008d1c <vPortExitCritical>

	return xAlreadyYielded;
 80074ea:	68bb      	ldr	r3, [r7, #8]
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	3710      	adds	r7, #16
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}
 80074f4:	20000eb4 	.word	0x20000eb4
 80074f8:	20000e8c 	.word	0x20000e8c
 80074fc:	20000e4c 	.word	0x20000e4c
 8007500:	20000e94 	.word	0x20000e94
 8007504:	200009bc 	.word	0x200009bc
 8007508:	200009b8 	.word	0x200009b8
 800750c:	20000ea0 	.word	0x20000ea0
 8007510:	20000e9c 	.word	0x20000e9c
 8007514:	e000ed04 	.word	0xe000ed04

08007518 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007518:	b480      	push	{r7}
 800751a:	b083      	sub	sp, #12
 800751c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800751e:	4b05      	ldr	r3, [pc, #20]	@ (8007534 <xTaskGetTickCount+0x1c>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007524:	687b      	ldr	r3, [r7, #4]
}
 8007526:	4618      	mov	r0, r3
 8007528:	370c      	adds	r7, #12
 800752a:	46bd      	mov	sp, r7
 800752c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007530:	4770      	bx	lr
 8007532:	bf00      	nop
 8007534:	20000e90 	.word	0x20000e90

08007538 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b086      	sub	sp, #24
 800753c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800753e:	2300      	movs	r3, #0
 8007540:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007542:	4b4f      	ldr	r3, [pc, #316]	@ (8007680 <xTaskIncrementTick+0x148>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	2b00      	cmp	r3, #0
 8007548:	f040 8090 	bne.w	800766c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800754c:	4b4d      	ldr	r3, [pc, #308]	@ (8007684 <xTaskIncrementTick+0x14c>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	3301      	adds	r3, #1
 8007552:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007554:	4a4b      	ldr	r2, [pc, #300]	@ (8007684 <xTaskIncrementTick+0x14c>)
 8007556:	693b      	ldr	r3, [r7, #16]
 8007558:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800755a:	693b      	ldr	r3, [r7, #16]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d121      	bne.n	80075a4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007560:	4b49      	ldr	r3, [pc, #292]	@ (8007688 <xTaskIncrementTick+0x150>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d00b      	beq.n	8007582 <xTaskIncrementTick+0x4a>
	__asm volatile
 800756a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800756e:	f383 8811 	msr	BASEPRI, r3
 8007572:	f3bf 8f6f 	isb	sy
 8007576:	f3bf 8f4f 	dsb	sy
 800757a:	603b      	str	r3, [r7, #0]
}
 800757c:	bf00      	nop
 800757e:	bf00      	nop
 8007580:	e7fd      	b.n	800757e <xTaskIncrementTick+0x46>
 8007582:	4b41      	ldr	r3, [pc, #260]	@ (8007688 <xTaskIncrementTick+0x150>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	60fb      	str	r3, [r7, #12]
 8007588:	4b40      	ldr	r3, [pc, #256]	@ (800768c <xTaskIncrementTick+0x154>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a3e      	ldr	r2, [pc, #248]	@ (8007688 <xTaskIncrementTick+0x150>)
 800758e:	6013      	str	r3, [r2, #0]
 8007590:	4a3e      	ldr	r2, [pc, #248]	@ (800768c <xTaskIncrementTick+0x154>)
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	6013      	str	r3, [r2, #0]
 8007596:	4b3e      	ldr	r3, [pc, #248]	@ (8007690 <xTaskIncrementTick+0x158>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	3301      	adds	r3, #1
 800759c:	4a3c      	ldr	r2, [pc, #240]	@ (8007690 <xTaskIncrementTick+0x158>)
 800759e:	6013      	str	r3, [r2, #0]
 80075a0:	f000 fae2 	bl	8007b68 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80075a4:	4b3b      	ldr	r3, [pc, #236]	@ (8007694 <xTaskIncrementTick+0x15c>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	693a      	ldr	r2, [r7, #16]
 80075aa:	429a      	cmp	r2, r3
 80075ac:	d349      	bcc.n	8007642 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80075ae:	4b36      	ldr	r3, [pc, #216]	@ (8007688 <xTaskIncrementTick+0x150>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d104      	bne.n	80075c2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075b8:	4b36      	ldr	r3, [pc, #216]	@ (8007694 <xTaskIncrementTick+0x15c>)
 80075ba:	f04f 32ff 	mov.w	r2, #4294967295
 80075be:	601a      	str	r2, [r3, #0]
					break;
 80075c0:	e03f      	b.n	8007642 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80075c2:	4b31      	ldr	r3, [pc, #196]	@ (8007688 <xTaskIncrementTick+0x150>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	68db      	ldr	r3, [r3, #12]
 80075c8:	68db      	ldr	r3, [r3, #12]
 80075ca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80075d2:	693a      	ldr	r2, [r7, #16]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d203      	bcs.n	80075e2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80075da:	4a2e      	ldr	r2, [pc, #184]	@ (8007694 <xTaskIncrementTick+0x15c>)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80075e0:	e02f      	b.n	8007642 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	3304      	adds	r3, #4
 80075e6:	4618      	mov	r0, r3
 80075e8:	f7fe fd46 	bl	8006078 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d004      	beq.n	80075fe <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	3318      	adds	r3, #24
 80075f8:	4618      	mov	r0, r3
 80075fa:	f7fe fd3d 	bl	8006078 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007602:	4b25      	ldr	r3, [pc, #148]	@ (8007698 <xTaskIncrementTick+0x160>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	429a      	cmp	r2, r3
 8007608:	d903      	bls.n	8007612 <xTaskIncrementTick+0xda>
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800760e:	4a22      	ldr	r2, [pc, #136]	@ (8007698 <xTaskIncrementTick+0x160>)
 8007610:	6013      	str	r3, [r2, #0]
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007616:	4613      	mov	r3, r2
 8007618:	009b      	lsls	r3, r3, #2
 800761a:	4413      	add	r3, r2
 800761c:	009b      	lsls	r3, r3, #2
 800761e:	4a1f      	ldr	r2, [pc, #124]	@ (800769c <xTaskIncrementTick+0x164>)
 8007620:	441a      	add	r2, r3
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	3304      	adds	r3, #4
 8007626:	4619      	mov	r1, r3
 8007628:	4610      	mov	r0, r2
 800762a:	f7fe fcc8 	bl	8005fbe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007632:	4b1b      	ldr	r3, [pc, #108]	@ (80076a0 <xTaskIncrementTick+0x168>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007638:	429a      	cmp	r2, r3
 800763a:	d3b8      	bcc.n	80075ae <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800763c:	2301      	movs	r3, #1
 800763e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007640:	e7b5      	b.n	80075ae <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007642:	4b17      	ldr	r3, [pc, #92]	@ (80076a0 <xTaskIncrementTick+0x168>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007648:	4914      	ldr	r1, [pc, #80]	@ (800769c <xTaskIncrementTick+0x164>)
 800764a:	4613      	mov	r3, r2
 800764c:	009b      	lsls	r3, r3, #2
 800764e:	4413      	add	r3, r2
 8007650:	009b      	lsls	r3, r3, #2
 8007652:	440b      	add	r3, r1
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	2b01      	cmp	r3, #1
 8007658:	d901      	bls.n	800765e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800765a:	2301      	movs	r3, #1
 800765c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800765e:	4b11      	ldr	r3, [pc, #68]	@ (80076a4 <xTaskIncrementTick+0x16c>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d007      	beq.n	8007676 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007666:	2301      	movs	r3, #1
 8007668:	617b      	str	r3, [r7, #20]
 800766a:	e004      	b.n	8007676 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800766c:	4b0e      	ldr	r3, [pc, #56]	@ (80076a8 <xTaskIncrementTick+0x170>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	3301      	adds	r3, #1
 8007672:	4a0d      	ldr	r2, [pc, #52]	@ (80076a8 <xTaskIncrementTick+0x170>)
 8007674:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007676:	697b      	ldr	r3, [r7, #20]
}
 8007678:	4618      	mov	r0, r3
 800767a:	3718      	adds	r7, #24
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}
 8007680:	20000eb4 	.word	0x20000eb4
 8007684:	20000e90 	.word	0x20000e90
 8007688:	20000e44 	.word	0x20000e44
 800768c:	20000e48 	.word	0x20000e48
 8007690:	20000ea4 	.word	0x20000ea4
 8007694:	20000eac 	.word	0x20000eac
 8007698:	20000e94 	.word	0x20000e94
 800769c:	200009bc 	.word	0x200009bc
 80076a0:	200009b8 	.word	0x200009b8
 80076a4:	20000ea0 	.word	0x20000ea0
 80076a8:	20000e9c 	.word	0x20000e9c

080076ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80076ac:	b480      	push	{r7}
 80076ae:	b085      	sub	sp, #20
 80076b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80076b2:	4b2b      	ldr	r3, [pc, #172]	@ (8007760 <vTaskSwitchContext+0xb4>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d003      	beq.n	80076c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80076ba:	4b2a      	ldr	r3, [pc, #168]	@ (8007764 <vTaskSwitchContext+0xb8>)
 80076bc:	2201      	movs	r2, #1
 80076be:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80076c0:	e047      	b.n	8007752 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80076c2:	4b28      	ldr	r3, [pc, #160]	@ (8007764 <vTaskSwitchContext+0xb8>)
 80076c4:	2200      	movs	r2, #0
 80076c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076c8:	4b27      	ldr	r3, [pc, #156]	@ (8007768 <vTaskSwitchContext+0xbc>)
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	60fb      	str	r3, [r7, #12]
 80076ce:	e011      	b.n	80076f4 <vTaskSwitchContext+0x48>
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d10b      	bne.n	80076ee <vTaskSwitchContext+0x42>
	__asm volatile
 80076d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076da:	f383 8811 	msr	BASEPRI, r3
 80076de:	f3bf 8f6f 	isb	sy
 80076e2:	f3bf 8f4f 	dsb	sy
 80076e6:	607b      	str	r3, [r7, #4]
}
 80076e8:	bf00      	nop
 80076ea:	bf00      	nop
 80076ec:	e7fd      	b.n	80076ea <vTaskSwitchContext+0x3e>
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	3b01      	subs	r3, #1
 80076f2:	60fb      	str	r3, [r7, #12]
 80076f4:	491d      	ldr	r1, [pc, #116]	@ (800776c <vTaskSwitchContext+0xc0>)
 80076f6:	68fa      	ldr	r2, [r7, #12]
 80076f8:	4613      	mov	r3, r2
 80076fa:	009b      	lsls	r3, r3, #2
 80076fc:	4413      	add	r3, r2
 80076fe:	009b      	lsls	r3, r3, #2
 8007700:	440b      	add	r3, r1
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d0e3      	beq.n	80076d0 <vTaskSwitchContext+0x24>
 8007708:	68fa      	ldr	r2, [r7, #12]
 800770a:	4613      	mov	r3, r2
 800770c:	009b      	lsls	r3, r3, #2
 800770e:	4413      	add	r3, r2
 8007710:	009b      	lsls	r3, r3, #2
 8007712:	4a16      	ldr	r2, [pc, #88]	@ (800776c <vTaskSwitchContext+0xc0>)
 8007714:	4413      	add	r3, r2
 8007716:	60bb      	str	r3, [r7, #8]
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	685a      	ldr	r2, [r3, #4]
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	605a      	str	r2, [r3, #4]
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	685a      	ldr	r2, [r3, #4]
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	3308      	adds	r3, #8
 800772a:	429a      	cmp	r2, r3
 800772c:	d104      	bne.n	8007738 <vTaskSwitchContext+0x8c>
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	685a      	ldr	r2, [r3, #4]
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	605a      	str	r2, [r3, #4]
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	68db      	ldr	r3, [r3, #12]
 800773e:	4a0c      	ldr	r2, [pc, #48]	@ (8007770 <vTaskSwitchContext+0xc4>)
 8007740:	6013      	str	r3, [r2, #0]
 8007742:	4a09      	ldr	r2, [pc, #36]	@ (8007768 <vTaskSwitchContext+0xbc>)
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007748:	4b09      	ldr	r3, [pc, #36]	@ (8007770 <vTaskSwitchContext+0xc4>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	3354      	adds	r3, #84	@ 0x54
 800774e:	4a09      	ldr	r2, [pc, #36]	@ (8007774 <vTaskSwitchContext+0xc8>)
 8007750:	6013      	str	r3, [r2, #0]
}
 8007752:	bf00      	nop
 8007754:	3714      	adds	r7, #20
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr
 800775e:	bf00      	nop
 8007760:	20000eb4 	.word	0x20000eb4
 8007764:	20000ea0 	.word	0x20000ea0
 8007768:	20000e94 	.word	0x20000e94
 800776c:	200009bc 	.word	0x200009bc
 8007770:	200009b8 	.word	0x200009b8
 8007774:	20000020 	.word	0x20000020

08007778 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b084      	sub	sp, #16
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
 8007780:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d10b      	bne.n	80077a0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800778c:	f383 8811 	msr	BASEPRI, r3
 8007790:	f3bf 8f6f 	isb	sy
 8007794:	f3bf 8f4f 	dsb	sy
 8007798:	60fb      	str	r3, [r7, #12]
}
 800779a:	bf00      	nop
 800779c:	bf00      	nop
 800779e:	e7fd      	b.n	800779c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80077a0:	4b07      	ldr	r3, [pc, #28]	@ (80077c0 <vTaskPlaceOnEventList+0x48>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	3318      	adds	r3, #24
 80077a6:	4619      	mov	r1, r3
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f7fe fc2c 	bl	8006006 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80077ae:	2101      	movs	r1, #1
 80077b0:	6838      	ldr	r0, [r7, #0]
 80077b2:	f000 fd9f 	bl	80082f4 <prvAddCurrentTaskToDelayedList>
}
 80077b6:	bf00      	nop
 80077b8:	3710      	adds	r7, #16
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}
 80077be:	bf00      	nop
 80077c0:	200009b8 	.word	0x200009b8

080077c4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b086      	sub	sp, #24
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	60b9      	str	r1, [r7, #8]
 80077ce:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d10b      	bne.n	80077ee <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80077d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077da:	f383 8811 	msr	BASEPRI, r3
 80077de:	f3bf 8f6f 	isb	sy
 80077e2:	f3bf 8f4f 	dsb	sy
 80077e6:	617b      	str	r3, [r7, #20]
}
 80077e8:	bf00      	nop
 80077ea:	bf00      	nop
 80077ec:	e7fd      	b.n	80077ea <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80077ee:	4b0a      	ldr	r3, [pc, #40]	@ (8007818 <vTaskPlaceOnEventListRestricted+0x54>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	3318      	adds	r3, #24
 80077f4:	4619      	mov	r1, r3
 80077f6:	68f8      	ldr	r0, [r7, #12]
 80077f8:	f7fe fbe1 	bl	8005fbe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d002      	beq.n	8007808 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007802:	f04f 33ff 	mov.w	r3, #4294967295
 8007806:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007808:	6879      	ldr	r1, [r7, #4]
 800780a:	68b8      	ldr	r0, [r7, #8]
 800780c:	f000 fd72 	bl	80082f4 <prvAddCurrentTaskToDelayedList>
	}
 8007810:	bf00      	nop
 8007812:	3718      	adds	r7, #24
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}
 8007818:	200009b8 	.word	0x200009b8

0800781c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b086      	sub	sp, #24
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	68db      	ldr	r3, [r3, #12]
 8007828:	68db      	ldr	r3, [r3, #12]
 800782a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d10b      	bne.n	800784a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007836:	f383 8811 	msr	BASEPRI, r3
 800783a:	f3bf 8f6f 	isb	sy
 800783e:	f3bf 8f4f 	dsb	sy
 8007842:	60fb      	str	r3, [r7, #12]
}
 8007844:	bf00      	nop
 8007846:	bf00      	nop
 8007848:	e7fd      	b.n	8007846 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	3318      	adds	r3, #24
 800784e:	4618      	mov	r0, r3
 8007850:	f7fe fc12 	bl	8006078 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007854:	4b1d      	ldr	r3, [pc, #116]	@ (80078cc <xTaskRemoveFromEventList+0xb0>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d11d      	bne.n	8007898 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800785c:	693b      	ldr	r3, [r7, #16]
 800785e:	3304      	adds	r3, #4
 8007860:	4618      	mov	r0, r3
 8007862:	f7fe fc09 	bl	8006078 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800786a:	4b19      	ldr	r3, [pc, #100]	@ (80078d0 <xTaskRemoveFromEventList+0xb4>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	429a      	cmp	r2, r3
 8007870:	d903      	bls.n	800787a <xTaskRemoveFromEventList+0x5e>
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007876:	4a16      	ldr	r2, [pc, #88]	@ (80078d0 <xTaskRemoveFromEventList+0xb4>)
 8007878:	6013      	str	r3, [r2, #0]
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800787e:	4613      	mov	r3, r2
 8007880:	009b      	lsls	r3, r3, #2
 8007882:	4413      	add	r3, r2
 8007884:	009b      	lsls	r3, r3, #2
 8007886:	4a13      	ldr	r2, [pc, #76]	@ (80078d4 <xTaskRemoveFromEventList+0xb8>)
 8007888:	441a      	add	r2, r3
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	3304      	adds	r3, #4
 800788e:	4619      	mov	r1, r3
 8007890:	4610      	mov	r0, r2
 8007892:	f7fe fb94 	bl	8005fbe <vListInsertEnd>
 8007896:	e005      	b.n	80078a4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	3318      	adds	r3, #24
 800789c:	4619      	mov	r1, r3
 800789e:	480e      	ldr	r0, [pc, #56]	@ (80078d8 <xTaskRemoveFromEventList+0xbc>)
 80078a0:	f7fe fb8d 	bl	8005fbe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078a8:	4b0c      	ldr	r3, [pc, #48]	@ (80078dc <xTaskRemoveFromEventList+0xc0>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d905      	bls.n	80078be <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80078b2:	2301      	movs	r3, #1
 80078b4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80078b6:	4b0a      	ldr	r3, [pc, #40]	@ (80078e0 <xTaskRemoveFromEventList+0xc4>)
 80078b8:	2201      	movs	r2, #1
 80078ba:	601a      	str	r2, [r3, #0]
 80078bc:	e001      	b.n	80078c2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80078be:	2300      	movs	r3, #0
 80078c0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80078c2:	697b      	ldr	r3, [r7, #20]
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	3718      	adds	r7, #24
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}
 80078cc:	20000eb4 	.word	0x20000eb4
 80078d0:	20000e94 	.word	0x20000e94
 80078d4:	200009bc 	.word	0x200009bc
 80078d8:	20000e4c 	.word	0x20000e4c
 80078dc:	200009b8 	.word	0x200009b8
 80078e0:	20000ea0 	.word	0x20000ea0

080078e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80078e4:	b480      	push	{r7}
 80078e6:	b083      	sub	sp, #12
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80078ec:	4b06      	ldr	r3, [pc, #24]	@ (8007908 <vTaskInternalSetTimeOutState+0x24>)
 80078ee:	681a      	ldr	r2, [r3, #0]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80078f4:	4b05      	ldr	r3, [pc, #20]	@ (800790c <vTaskInternalSetTimeOutState+0x28>)
 80078f6:	681a      	ldr	r2, [r3, #0]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	605a      	str	r2, [r3, #4]
}
 80078fc:	bf00      	nop
 80078fe:	370c      	adds	r7, #12
 8007900:	46bd      	mov	sp, r7
 8007902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007906:	4770      	bx	lr
 8007908:	20000ea4 	.word	0x20000ea4
 800790c:	20000e90 	.word	0x20000e90

08007910 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b088      	sub	sp, #32
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d10b      	bne.n	8007938 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007924:	f383 8811 	msr	BASEPRI, r3
 8007928:	f3bf 8f6f 	isb	sy
 800792c:	f3bf 8f4f 	dsb	sy
 8007930:	613b      	str	r3, [r7, #16]
}
 8007932:	bf00      	nop
 8007934:	bf00      	nop
 8007936:	e7fd      	b.n	8007934 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d10b      	bne.n	8007956 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800793e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007942:	f383 8811 	msr	BASEPRI, r3
 8007946:	f3bf 8f6f 	isb	sy
 800794a:	f3bf 8f4f 	dsb	sy
 800794e:	60fb      	str	r3, [r7, #12]
}
 8007950:	bf00      	nop
 8007952:	bf00      	nop
 8007954:	e7fd      	b.n	8007952 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007956:	f001 f9af 	bl	8008cb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800795a:	4b1d      	ldr	r3, [pc, #116]	@ (80079d0 <xTaskCheckForTimeOut+0xc0>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	69ba      	ldr	r2, [r7, #24]
 8007966:	1ad3      	subs	r3, r2, r3
 8007968:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007972:	d102      	bne.n	800797a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007974:	2300      	movs	r3, #0
 8007976:	61fb      	str	r3, [r7, #28]
 8007978:	e023      	b.n	80079c2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681a      	ldr	r2, [r3, #0]
 800797e:	4b15      	ldr	r3, [pc, #84]	@ (80079d4 <xTaskCheckForTimeOut+0xc4>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	429a      	cmp	r2, r3
 8007984:	d007      	beq.n	8007996 <xTaskCheckForTimeOut+0x86>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	685b      	ldr	r3, [r3, #4]
 800798a:	69ba      	ldr	r2, [r7, #24]
 800798c:	429a      	cmp	r2, r3
 800798e:	d302      	bcc.n	8007996 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007990:	2301      	movs	r3, #1
 8007992:	61fb      	str	r3, [r7, #28]
 8007994:	e015      	b.n	80079c2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	697a      	ldr	r2, [r7, #20]
 800799c:	429a      	cmp	r2, r3
 800799e:	d20b      	bcs.n	80079b8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	681a      	ldr	r2, [r3, #0]
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	1ad2      	subs	r2, r2, r3
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f7ff ff99 	bl	80078e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80079b2:	2300      	movs	r3, #0
 80079b4:	61fb      	str	r3, [r7, #28]
 80079b6:	e004      	b.n	80079c2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	2200      	movs	r2, #0
 80079bc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80079be:	2301      	movs	r3, #1
 80079c0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80079c2:	f001 f9ab 	bl	8008d1c <vPortExitCritical>

	return xReturn;
 80079c6:	69fb      	ldr	r3, [r7, #28]
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3720      	adds	r7, #32
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}
 80079d0:	20000e90 	.word	0x20000e90
 80079d4:	20000ea4 	.word	0x20000ea4

080079d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80079d8:	b480      	push	{r7}
 80079da:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80079dc:	4b03      	ldr	r3, [pc, #12]	@ (80079ec <vTaskMissedYield+0x14>)
 80079de:	2201      	movs	r2, #1
 80079e0:	601a      	str	r2, [r3, #0]
}
 80079e2:	bf00      	nop
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr
 80079ec:	20000ea0 	.word	0x20000ea0

080079f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b082      	sub	sp, #8
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80079f8:	f000 f852 	bl	8007aa0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80079fc:	4b06      	ldr	r3, [pc, #24]	@ (8007a18 <prvIdleTask+0x28>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d9f9      	bls.n	80079f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007a04:	4b05      	ldr	r3, [pc, #20]	@ (8007a1c <prvIdleTask+0x2c>)
 8007a06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a0a:	601a      	str	r2, [r3, #0]
 8007a0c:	f3bf 8f4f 	dsb	sy
 8007a10:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007a14:	e7f0      	b.n	80079f8 <prvIdleTask+0x8>
 8007a16:	bf00      	nop
 8007a18:	200009bc 	.word	0x200009bc
 8007a1c:	e000ed04 	.word	0xe000ed04

08007a20 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b082      	sub	sp, #8
 8007a24:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a26:	2300      	movs	r3, #0
 8007a28:	607b      	str	r3, [r7, #4]
 8007a2a:	e00c      	b.n	8007a46 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007a2c:	687a      	ldr	r2, [r7, #4]
 8007a2e:	4613      	mov	r3, r2
 8007a30:	009b      	lsls	r3, r3, #2
 8007a32:	4413      	add	r3, r2
 8007a34:	009b      	lsls	r3, r3, #2
 8007a36:	4a12      	ldr	r2, [pc, #72]	@ (8007a80 <prvInitialiseTaskLists+0x60>)
 8007a38:	4413      	add	r3, r2
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	f7fe fa92 	bl	8005f64 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	3301      	adds	r3, #1
 8007a44:	607b      	str	r3, [r7, #4]
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2b37      	cmp	r3, #55	@ 0x37
 8007a4a:	d9ef      	bls.n	8007a2c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007a4c:	480d      	ldr	r0, [pc, #52]	@ (8007a84 <prvInitialiseTaskLists+0x64>)
 8007a4e:	f7fe fa89 	bl	8005f64 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007a52:	480d      	ldr	r0, [pc, #52]	@ (8007a88 <prvInitialiseTaskLists+0x68>)
 8007a54:	f7fe fa86 	bl	8005f64 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007a58:	480c      	ldr	r0, [pc, #48]	@ (8007a8c <prvInitialiseTaskLists+0x6c>)
 8007a5a:	f7fe fa83 	bl	8005f64 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007a5e:	480c      	ldr	r0, [pc, #48]	@ (8007a90 <prvInitialiseTaskLists+0x70>)
 8007a60:	f7fe fa80 	bl	8005f64 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007a64:	480b      	ldr	r0, [pc, #44]	@ (8007a94 <prvInitialiseTaskLists+0x74>)
 8007a66:	f7fe fa7d 	bl	8005f64 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007a6a:	4b0b      	ldr	r3, [pc, #44]	@ (8007a98 <prvInitialiseTaskLists+0x78>)
 8007a6c:	4a05      	ldr	r2, [pc, #20]	@ (8007a84 <prvInitialiseTaskLists+0x64>)
 8007a6e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007a70:	4b0a      	ldr	r3, [pc, #40]	@ (8007a9c <prvInitialiseTaskLists+0x7c>)
 8007a72:	4a05      	ldr	r2, [pc, #20]	@ (8007a88 <prvInitialiseTaskLists+0x68>)
 8007a74:	601a      	str	r2, [r3, #0]
}
 8007a76:	bf00      	nop
 8007a78:	3708      	adds	r7, #8
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}
 8007a7e:	bf00      	nop
 8007a80:	200009bc 	.word	0x200009bc
 8007a84:	20000e1c 	.word	0x20000e1c
 8007a88:	20000e30 	.word	0x20000e30
 8007a8c:	20000e4c 	.word	0x20000e4c
 8007a90:	20000e60 	.word	0x20000e60
 8007a94:	20000e78 	.word	0x20000e78
 8007a98:	20000e44 	.word	0x20000e44
 8007a9c:	20000e48 	.word	0x20000e48

08007aa0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b082      	sub	sp, #8
 8007aa4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007aa6:	e019      	b.n	8007adc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007aa8:	f001 f906 	bl	8008cb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007aac:	4b10      	ldr	r3, [pc, #64]	@ (8007af0 <prvCheckTasksWaitingTermination+0x50>)
 8007aae:	68db      	ldr	r3, [r3, #12]
 8007ab0:	68db      	ldr	r3, [r3, #12]
 8007ab2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	3304      	adds	r3, #4
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f7fe fadd 	bl	8006078 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007abe:	4b0d      	ldr	r3, [pc, #52]	@ (8007af4 <prvCheckTasksWaitingTermination+0x54>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	3b01      	subs	r3, #1
 8007ac4:	4a0b      	ldr	r2, [pc, #44]	@ (8007af4 <prvCheckTasksWaitingTermination+0x54>)
 8007ac6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8007af8 <prvCheckTasksWaitingTermination+0x58>)
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	3b01      	subs	r3, #1
 8007ace:	4a0a      	ldr	r2, [pc, #40]	@ (8007af8 <prvCheckTasksWaitingTermination+0x58>)
 8007ad0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007ad2:	f001 f923 	bl	8008d1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f000 f810 	bl	8007afc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007adc:	4b06      	ldr	r3, [pc, #24]	@ (8007af8 <prvCheckTasksWaitingTermination+0x58>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d1e1      	bne.n	8007aa8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007ae4:	bf00      	nop
 8007ae6:	bf00      	nop
 8007ae8:	3708      	adds	r7, #8
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}
 8007aee:	bf00      	nop
 8007af0:	20000e60 	.word	0x20000e60
 8007af4:	20000e8c 	.word	0x20000e8c
 8007af8:	20000e74 	.word	0x20000e74

08007afc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b084      	sub	sp, #16
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	3354      	adds	r3, #84	@ 0x54
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f001 fc0f 	bl	800932c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d108      	bne.n	8007b2a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	f001 fabb 	bl	8009098 <vPortFree>
				vPortFree( pxTCB );
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f001 fab8 	bl	8009098 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007b28:	e019      	b.n	8007b5e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007b30:	2b01      	cmp	r3, #1
 8007b32:	d103      	bne.n	8007b3c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f001 faaf 	bl	8009098 <vPortFree>
	}
 8007b3a:	e010      	b.n	8007b5e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007b42:	2b02      	cmp	r3, #2
 8007b44:	d00b      	beq.n	8007b5e <prvDeleteTCB+0x62>
	__asm volatile
 8007b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b4a:	f383 8811 	msr	BASEPRI, r3
 8007b4e:	f3bf 8f6f 	isb	sy
 8007b52:	f3bf 8f4f 	dsb	sy
 8007b56:	60fb      	str	r3, [r7, #12]
}
 8007b58:	bf00      	nop
 8007b5a:	bf00      	nop
 8007b5c:	e7fd      	b.n	8007b5a <prvDeleteTCB+0x5e>
	}
 8007b5e:	bf00      	nop
 8007b60:	3710      	adds	r7, #16
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}
	...

08007b68 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b083      	sub	sp, #12
 8007b6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b6e:	4b0c      	ldr	r3, [pc, #48]	@ (8007ba0 <prvResetNextTaskUnblockTime+0x38>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d104      	bne.n	8007b82 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007b78:	4b0a      	ldr	r3, [pc, #40]	@ (8007ba4 <prvResetNextTaskUnblockTime+0x3c>)
 8007b7a:	f04f 32ff 	mov.w	r2, #4294967295
 8007b7e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007b80:	e008      	b.n	8007b94 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b82:	4b07      	ldr	r3, [pc, #28]	@ (8007ba0 <prvResetNextTaskUnblockTime+0x38>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	68db      	ldr	r3, [r3, #12]
 8007b88:	68db      	ldr	r3, [r3, #12]
 8007b8a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	685b      	ldr	r3, [r3, #4]
 8007b90:	4a04      	ldr	r2, [pc, #16]	@ (8007ba4 <prvResetNextTaskUnblockTime+0x3c>)
 8007b92:	6013      	str	r3, [r2, #0]
}
 8007b94:	bf00      	nop
 8007b96:	370c      	adds	r7, #12
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9e:	4770      	bx	lr
 8007ba0:	20000e44 	.word	0x20000e44
 8007ba4:	20000eac 	.word	0x20000eac

08007ba8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8007ba8:	b480      	push	{r7}
 8007baa:	b083      	sub	sp, #12
 8007bac:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8007bae:	4b05      	ldr	r3, [pc, #20]	@ (8007bc4 <xTaskGetCurrentTaskHandle+0x1c>)
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007bb4:	687b      	ldr	r3, [r7, #4]
	}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	370c      	adds	r7, #12
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc0:	4770      	bx	lr
 8007bc2:	bf00      	nop
 8007bc4:	200009b8 	.word	0x200009b8

08007bc8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007bce:	4b0b      	ldr	r3, [pc, #44]	@ (8007bfc <xTaskGetSchedulerState+0x34>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d102      	bne.n	8007bdc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	607b      	str	r3, [r7, #4]
 8007bda:	e008      	b.n	8007bee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bdc:	4b08      	ldr	r3, [pc, #32]	@ (8007c00 <xTaskGetSchedulerState+0x38>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d102      	bne.n	8007bea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007be4:	2302      	movs	r3, #2
 8007be6:	607b      	str	r3, [r7, #4]
 8007be8:	e001      	b.n	8007bee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007bea:	2300      	movs	r3, #0
 8007bec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007bee:	687b      	ldr	r3, [r7, #4]
	}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	370c      	adds	r7, #12
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr
 8007bfc:	20000e98 	.word	0x20000e98
 8007c00:	20000eb4 	.word	0x20000eb4

08007c04 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b084      	sub	sp, #16
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007c10:	2300      	movs	r3, #0
 8007c12:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d051      	beq.n	8007cbe <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c1e:	4b2a      	ldr	r3, [pc, #168]	@ (8007cc8 <xTaskPriorityInherit+0xc4>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c24:	429a      	cmp	r2, r3
 8007c26:	d241      	bcs.n	8007cac <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	699b      	ldr	r3, [r3, #24]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	db06      	blt.n	8007c3e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c30:	4b25      	ldr	r3, [pc, #148]	@ (8007cc8 <xTaskPriorityInherit+0xc4>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c36:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	6959      	ldr	r1, [r3, #20]
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c46:	4613      	mov	r3, r2
 8007c48:	009b      	lsls	r3, r3, #2
 8007c4a:	4413      	add	r3, r2
 8007c4c:	009b      	lsls	r3, r3, #2
 8007c4e:	4a1f      	ldr	r2, [pc, #124]	@ (8007ccc <xTaskPriorityInherit+0xc8>)
 8007c50:	4413      	add	r3, r2
 8007c52:	4299      	cmp	r1, r3
 8007c54:	d122      	bne.n	8007c9c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	3304      	adds	r3, #4
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	f7fe fa0c 	bl	8006078 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007c60:	4b19      	ldr	r3, [pc, #100]	@ (8007cc8 <xTaskPriorityInherit+0xc4>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c6e:	4b18      	ldr	r3, [pc, #96]	@ (8007cd0 <xTaskPriorityInherit+0xcc>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d903      	bls.n	8007c7e <xTaskPriorityInherit+0x7a>
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c7a:	4a15      	ldr	r2, [pc, #84]	@ (8007cd0 <xTaskPriorityInherit+0xcc>)
 8007c7c:	6013      	str	r3, [r2, #0]
 8007c7e:	68bb      	ldr	r3, [r7, #8]
 8007c80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c82:	4613      	mov	r3, r2
 8007c84:	009b      	lsls	r3, r3, #2
 8007c86:	4413      	add	r3, r2
 8007c88:	009b      	lsls	r3, r3, #2
 8007c8a:	4a10      	ldr	r2, [pc, #64]	@ (8007ccc <xTaskPriorityInherit+0xc8>)
 8007c8c:	441a      	add	r2, r3
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	3304      	adds	r3, #4
 8007c92:	4619      	mov	r1, r3
 8007c94:	4610      	mov	r0, r2
 8007c96:	f7fe f992 	bl	8005fbe <vListInsertEnd>
 8007c9a:	e004      	b.n	8007ca6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007c9c:	4b0a      	ldr	r3, [pc, #40]	@ (8007cc8 <xTaskPriorityInherit+0xc4>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	60fb      	str	r3, [r7, #12]
 8007caa:	e008      	b.n	8007cbe <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007cb0:	4b05      	ldr	r3, [pc, #20]	@ (8007cc8 <xTaskPriorityInherit+0xc4>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cb6:	429a      	cmp	r2, r3
 8007cb8:	d201      	bcs.n	8007cbe <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
	}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	3710      	adds	r7, #16
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	bd80      	pop	{r7, pc}
 8007cc8:	200009b8 	.word	0x200009b8
 8007ccc:	200009bc 	.word	0x200009bc
 8007cd0:	20000e94 	.word	0x20000e94

08007cd4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b086      	sub	sp, #24
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d058      	beq.n	8007d9c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007cea:	4b2f      	ldr	r3, [pc, #188]	@ (8007da8 <xTaskPriorityDisinherit+0xd4>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	693a      	ldr	r2, [r7, #16]
 8007cf0:	429a      	cmp	r2, r3
 8007cf2:	d00b      	beq.n	8007d0c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cf8:	f383 8811 	msr	BASEPRI, r3
 8007cfc:	f3bf 8f6f 	isb	sy
 8007d00:	f3bf 8f4f 	dsb	sy
 8007d04:	60fb      	str	r3, [r7, #12]
}
 8007d06:	bf00      	nop
 8007d08:	bf00      	nop
 8007d0a:	e7fd      	b.n	8007d08 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007d0c:	693b      	ldr	r3, [r7, #16]
 8007d0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d10b      	bne.n	8007d2c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d18:	f383 8811 	msr	BASEPRI, r3
 8007d1c:	f3bf 8f6f 	isb	sy
 8007d20:	f3bf 8f4f 	dsb	sy
 8007d24:	60bb      	str	r3, [r7, #8]
}
 8007d26:	bf00      	nop
 8007d28:	bf00      	nop
 8007d2a:	e7fd      	b.n	8007d28 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d30:	1e5a      	subs	r2, r3, #1
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d3e:	429a      	cmp	r2, r3
 8007d40:	d02c      	beq.n	8007d9c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d128      	bne.n	8007d9c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	3304      	adds	r3, #4
 8007d4e:	4618      	mov	r0, r3
 8007d50:	f7fe f992 	bl	8006078 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d58:	693b      	ldr	r3, [r7, #16]
 8007d5a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d5c:	693b      	ldr	r3, [r7, #16]
 8007d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d60:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007d64:	693b      	ldr	r3, [r7, #16]
 8007d66:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007d68:	693b      	ldr	r3, [r7, #16]
 8007d6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8007dac <xTaskPriorityDisinherit+0xd8>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	429a      	cmp	r2, r3
 8007d72:	d903      	bls.n	8007d7c <xTaskPriorityDisinherit+0xa8>
 8007d74:	693b      	ldr	r3, [r7, #16]
 8007d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d78:	4a0c      	ldr	r2, [pc, #48]	@ (8007dac <xTaskPriorityDisinherit+0xd8>)
 8007d7a:	6013      	str	r3, [r2, #0]
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d80:	4613      	mov	r3, r2
 8007d82:	009b      	lsls	r3, r3, #2
 8007d84:	4413      	add	r3, r2
 8007d86:	009b      	lsls	r3, r3, #2
 8007d88:	4a09      	ldr	r2, [pc, #36]	@ (8007db0 <xTaskPriorityDisinherit+0xdc>)
 8007d8a:	441a      	add	r2, r3
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	3304      	adds	r3, #4
 8007d90:	4619      	mov	r1, r3
 8007d92:	4610      	mov	r0, r2
 8007d94:	f7fe f913 	bl	8005fbe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007d98:	2301      	movs	r3, #1
 8007d9a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007d9c:	697b      	ldr	r3, [r7, #20]
	}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	3718      	adds	r7, #24
 8007da2:	46bd      	mov	sp, r7
 8007da4:	bd80      	pop	{r7, pc}
 8007da6:	bf00      	nop
 8007da8:	200009b8 	.word	0x200009b8
 8007dac:	20000e94 	.word	0x20000e94
 8007db0:	200009bc 	.word	0x200009bc

08007db4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b088      	sub	sp, #32
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d06c      	beq.n	8007ea6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007dcc:	69bb      	ldr	r3, [r7, #24]
 8007dce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d10b      	bne.n	8007dec <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dd8:	f383 8811 	msr	BASEPRI, r3
 8007ddc:	f3bf 8f6f 	isb	sy
 8007de0:	f3bf 8f4f 	dsb	sy
 8007de4:	60fb      	str	r3, [r7, #12]
}
 8007de6:	bf00      	nop
 8007de8:	bf00      	nop
 8007dea:	e7fd      	b.n	8007de8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007dec:	69bb      	ldr	r3, [r7, #24]
 8007dee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007df0:	683a      	ldr	r2, [r7, #0]
 8007df2:	429a      	cmp	r2, r3
 8007df4:	d902      	bls.n	8007dfc <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	61fb      	str	r3, [r7, #28]
 8007dfa:	e002      	b.n	8007e02 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007dfc:	69bb      	ldr	r3, [r7, #24]
 8007dfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e00:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007e02:	69bb      	ldr	r3, [r7, #24]
 8007e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e06:	69fa      	ldr	r2, [r7, #28]
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	d04c      	beq.n	8007ea6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007e0c:	69bb      	ldr	r3, [r7, #24]
 8007e0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e10:	697a      	ldr	r2, [r7, #20]
 8007e12:	429a      	cmp	r2, r3
 8007e14:	d147      	bne.n	8007ea6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007e16:	4b26      	ldr	r3, [pc, #152]	@ (8007eb0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	69ba      	ldr	r2, [r7, #24]
 8007e1c:	429a      	cmp	r2, r3
 8007e1e:	d10b      	bne.n	8007e38 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e24:	f383 8811 	msr	BASEPRI, r3
 8007e28:	f3bf 8f6f 	isb	sy
 8007e2c:	f3bf 8f4f 	dsb	sy
 8007e30:	60bb      	str	r3, [r7, #8]
}
 8007e32:	bf00      	nop
 8007e34:	bf00      	nop
 8007e36:	e7fd      	b.n	8007e34 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007e38:	69bb      	ldr	r3, [r7, #24]
 8007e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e3c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007e3e:	69bb      	ldr	r3, [r7, #24]
 8007e40:	69fa      	ldr	r2, [r7, #28]
 8007e42:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007e44:	69bb      	ldr	r3, [r7, #24]
 8007e46:	699b      	ldr	r3, [r3, #24]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	db04      	blt.n	8007e56 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e4c:	69fb      	ldr	r3, [r7, #28]
 8007e4e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007e52:	69bb      	ldr	r3, [r7, #24]
 8007e54:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007e56:	69bb      	ldr	r3, [r7, #24]
 8007e58:	6959      	ldr	r1, [r3, #20]
 8007e5a:	693a      	ldr	r2, [r7, #16]
 8007e5c:	4613      	mov	r3, r2
 8007e5e:	009b      	lsls	r3, r3, #2
 8007e60:	4413      	add	r3, r2
 8007e62:	009b      	lsls	r3, r3, #2
 8007e64:	4a13      	ldr	r2, [pc, #76]	@ (8007eb4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007e66:	4413      	add	r3, r2
 8007e68:	4299      	cmp	r1, r3
 8007e6a:	d11c      	bne.n	8007ea6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e6c:	69bb      	ldr	r3, [r7, #24]
 8007e6e:	3304      	adds	r3, #4
 8007e70:	4618      	mov	r0, r3
 8007e72:	f7fe f901 	bl	8006078 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e7a:	4b0f      	ldr	r3, [pc, #60]	@ (8007eb8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	429a      	cmp	r2, r3
 8007e80:	d903      	bls.n	8007e8a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8007e82:	69bb      	ldr	r3, [r7, #24]
 8007e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e86:	4a0c      	ldr	r2, [pc, #48]	@ (8007eb8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007e88:	6013      	str	r3, [r2, #0]
 8007e8a:	69bb      	ldr	r3, [r7, #24]
 8007e8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e8e:	4613      	mov	r3, r2
 8007e90:	009b      	lsls	r3, r3, #2
 8007e92:	4413      	add	r3, r2
 8007e94:	009b      	lsls	r3, r3, #2
 8007e96:	4a07      	ldr	r2, [pc, #28]	@ (8007eb4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007e98:	441a      	add	r2, r3
 8007e9a:	69bb      	ldr	r3, [r7, #24]
 8007e9c:	3304      	adds	r3, #4
 8007e9e:	4619      	mov	r1, r3
 8007ea0:	4610      	mov	r0, r2
 8007ea2:	f7fe f88c 	bl	8005fbe <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007ea6:	bf00      	nop
 8007ea8:	3720      	adds	r7, #32
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}
 8007eae:	bf00      	nop
 8007eb0:	200009b8 	.word	0x200009b8
 8007eb4:	200009bc 	.word	0x200009bc
 8007eb8:	20000e94 	.word	0x20000e94

08007ebc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007ebc:	b480      	push	{r7}
 8007ebe:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007ec0:	4b07      	ldr	r3, [pc, #28]	@ (8007ee0 <pvTaskIncrementMutexHeldCount+0x24>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d004      	beq.n	8007ed2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007ec8:	4b05      	ldr	r3, [pc, #20]	@ (8007ee0 <pvTaskIncrementMutexHeldCount+0x24>)
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007ece:	3201      	adds	r2, #1
 8007ed0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8007ed2:	4b03      	ldr	r3, [pc, #12]	@ (8007ee0 <pvTaskIncrementMutexHeldCount+0x24>)
 8007ed4:	681b      	ldr	r3, [r3, #0]
	}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ede:	4770      	bx	lr
 8007ee0:	200009b8 	.word	0x200009b8

08007ee4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b086      	sub	sp, #24
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	60f8      	str	r0, [r7, #12]
 8007eec:	60b9      	str	r1, [r7, #8]
 8007eee:	607a      	str	r2, [r7, #4]
 8007ef0:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8007ef2:	f000 fee1 	bl	8008cb8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007ef6:	4b29      	ldr	r3, [pc, #164]	@ (8007f9c <xTaskNotifyWait+0xb8>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8007efe:	b2db      	uxtb	r3, r3
 8007f00:	2b02      	cmp	r3, #2
 8007f02:	d01c      	beq.n	8007f3e <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8007f04:	4b25      	ldr	r3, [pc, #148]	@ (8007f9c <xTaskNotifyWait+0xb8>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8007f0c:	68fa      	ldr	r2, [r7, #12]
 8007f0e:	43d2      	mvns	r2, r2
 8007f10:	400a      	ands	r2, r1
 8007f12:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007f16:	4b21      	ldr	r3, [pc, #132]	@ (8007f9c <xTaskNotifyWait+0xb8>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d00b      	beq.n	8007f3e <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007f26:	2101      	movs	r1, #1
 8007f28:	6838      	ldr	r0, [r7, #0]
 8007f2a:	f000 f9e3 	bl	80082f4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007f2e:	4b1c      	ldr	r3, [pc, #112]	@ (8007fa0 <xTaskNotifyWait+0xbc>)
 8007f30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f34:	601a      	str	r2, [r3, #0]
 8007f36:	f3bf 8f4f 	dsb	sy
 8007f3a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007f3e:	f000 feed 	bl	8008d1c <vPortExitCritical>

		taskENTER_CRITICAL();
 8007f42:	f000 feb9 	bl	8008cb8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d005      	beq.n	8007f58 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8007f4c:	4b13      	ldr	r3, [pc, #76]	@ (8007f9c <xTaskNotifyWait+0xb8>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007f58:	4b10      	ldr	r3, [pc, #64]	@ (8007f9c <xTaskNotifyWait+0xb8>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	2b02      	cmp	r3, #2
 8007f64:	d002      	beq.n	8007f6c <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8007f66:	2300      	movs	r3, #0
 8007f68:	617b      	str	r3, [r7, #20]
 8007f6a:	e00a      	b.n	8007f82 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8007f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8007f9c <xTaskNotifyWait+0xb8>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8007f74:	68ba      	ldr	r2, [r7, #8]
 8007f76:	43d2      	mvns	r2, r2
 8007f78:	400a      	ands	r2, r1
 8007f7a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8007f7e:	2301      	movs	r3, #1
 8007f80:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007f82:	4b06      	ldr	r3, [pc, #24]	@ (8007f9c <xTaskNotifyWait+0xb8>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	2200      	movs	r2, #0
 8007f88:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8007f8c:	f000 fec6 	bl	8008d1c <vPortExitCritical>

		return xReturn;
 8007f90:	697b      	ldr	r3, [r7, #20]
	}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3718      	adds	r7, #24
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}
 8007f9a:	bf00      	nop
 8007f9c:	200009b8 	.word	0x200009b8
 8007fa0:	e000ed04 	.word	0xe000ed04

08007fa4 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b08a      	sub	sp, #40	@ 0x28
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	60f8      	str	r0, [r7, #12]
 8007fac:	60b9      	str	r1, [r7, #8]
 8007fae:	603b      	str	r3, [r7, #0]
 8007fb0:	4613      	mov	r3, r2
 8007fb2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d10b      	bne.n	8007fd6 <xTaskGenericNotify+0x32>
	__asm volatile
 8007fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fc2:	f383 8811 	msr	BASEPRI, r3
 8007fc6:	f3bf 8f6f 	isb	sy
 8007fca:	f3bf 8f4f 	dsb	sy
 8007fce:	61bb      	str	r3, [r7, #24]
}
 8007fd0:	bf00      	nop
 8007fd2:	bf00      	nop
 8007fd4:	e7fd      	b.n	8007fd2 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8007fda:	f000 fe6d 	bl	8008cb8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d004      	beq.n	8007fee <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8007fe4:	6a3b      	ldr	r3, [r7, #32]
 8007fe6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007fee:	6a3b      	ldr	r3, [r7, #32]
 8007ff0:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8007ff4:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007ff6:	6a3b      	ldr	r3, [r7, #32]
 8007ff8:	2202      	movs	r2, #2
 8007ffa:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8007ffe:	79fb      	ldrb	r3, [r7, #7]
 8008000:	2b04      	cmp	r3, #4
 8008002:	d82e      	bhi.n	8008062 <xTaskGenericNotify+0xbe>
 8008004:	a201      	add	r2, pc, #4	@ (adr r2, 800800c <xTaskGenericNotify+0x68>)
 8008006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800800a:	bf00      	nop
 800800c:	08008087 	.word	0x08008087
 8008010:	08008021 	.word	0x08008021
 8008014:	08008033 	.word	0x08008033
 8008018:	08008043 	.word	0x08008043
 800801c:	0800804d 	.word	0x0800804d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8008020:	6a3b      	ldr	r3, [r7, #32]
 8008022:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	431a      	orrs	r2, r3
 800802a:	6a3b      	ldr	r3, [r7, #32]
 800802c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008030:	e02c      	b.n	800808c <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8008032:	6a3b      	ldr	r3, [r7, #32]
 8008034:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008038:	1c5a      	adds	r2, r3, #1
 800803a:	6a3b      	ldr	r3, [r7, #32]
 800803c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008040:	e024      	b.n	800808c <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8008042:	6a3b      	ldr	r3, [r7, #32]
 8008044:	68ba      	ldr	r2, [r7, #8]
 8008046:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800804a:	e01f      	b.n	800808c <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800804c:	7ffb      	ldrb	r3, [r7, #31]
 800804e:	2b02      	cmp	r3, #2
 8008050:	d004      	beq.n	800805c <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8008052:	6a3b      	ldr	r3, [r7, #32]
 8008054:	68ba      	ldr	r2, [r7, #8]
 8008056:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800805a:	e017      	b.n	800808c <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800805c:	2300      	movs	r3, #0
 800805e:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8008060:	e014      	b.n	800808c <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8008062:	6a3b      	ldr	r3, [r7, #32]
 8008064:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800806c:	d00d      	beq.n	800808a <xTaskGenericNotify+0xe6>
	__asm volatile
 800806e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008072:	f383 8811 	msr	BASEPRI, r3
 8008076:	f3bf 8f6f 	isb	sy
 800807a:	f3bf 8f4f 	dsb	sy
 800807e:	617b      	str	r3, [r7, #20]
}
 8008080:	bf00      	nop
 8008082:	bf00      	nop
 8008084:	e7fd      	b.n	8008082 <xTaskGenericNotify+0xde>
					break;
 8008086:	bf00      	nop
 8008088:	e000      	b.n	800808c <xTaskGenericNotify+0xe8>

					break;
 800808a:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800808c:	7ffb      	ldrb	r3, [r7, #31]
 800808e:	2b01      	cmp	r3, #1
 8008090:	d13b      	bne.n	800810a <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008092:	6a3b      	ldr	r3, [r7, #32]
 8008094:	3304      	adds	r3, #4
 8008096:	4618      	mov	r0, r3
 8008098:	f7fd ffee 	bl	8006078 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800809c:	6a3b      	ldr	r3, [r7, #32]
 800809e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080a0:	4b1d      	ldr	r3, [pc, #116]	@ (8008118 <xTaskGenericNotify+0x174>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	429a      	cmp	r2, r3
 80080a6:	d903      	bls.n	80080b0 <xTaskGenericNotify+0x10c>
 80080a8:	6a3b      	ldr	r3, [r7, #32]
 80080aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080ac:	4a1a      	ldr	r2, [pc, #104]	@ (8008118 <xTaskGenericNotify+0x174>)
 80080ae:	6013      	str	r3, [r2, #0]
 80080b0:	6a3b      	ldr	r3, [r7, #32]
 80080b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080b4:	4613      	mov	r3, r2
 80080b6:	009b      	lsls	r3, r3, #2
 80080b8:	4413      	add	r3, r2
 80080ba:	009b      	lsls	r3, r3, #2
 80080bc:	4a17      	ldr	r2, [pc, #92]	@ (800811c <xTaskGenericNotify+0x178>)
 80080be:	441a      	add	r2, r3
 80080c0:	6a3b      	ldr	r3, [r7, #32]
 80080c2:	3304      	adds	r3, #4
 80080c4:	4619      	mov	r1, r3
 80080c6:	4610      	mov	r0, r2
 80080c8:	f7fd ff79 	bl	8005fbe <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80080cc:	6a3b      	ldr	r3, [r7, #32]
 80080ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d00b      	beq.n	80080ec <xTaskGenericNotify+0x148>
	__asm volatile
 80080d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080d8:	f383 8811 	msr	BASEPRI, r3
 80080dc:	f3bf 8f6f 	isb	sy
 80080e0:	f3bf 8f4f 	dsb	sy
 80080e4:	613b      	str	r3, [r7, #16]
}
 80080e6:	bf00      	nop
 80080e8:	bf00      	nop
 80080ea:	e7fd      	b.n	80080e8 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80080ec:	6a3b      	ldr	r3, [r7, #32]
 80080ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080f0:	4b0b      	ldr	r3, [pc, #44]	@ (8008120 <xTaskGenericNotify+0x17c>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080f6:	429a      	cmp	r2, r3
 80080f8:	d907      	bls.n	800810a <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80080fa:	4b0a      	ldr	r3, [pc, #40]	@ (8008124 <xTaskGenericNotify+0x180>)
 80080fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008100:	601a      	str	r2, [r3, #0]
 8008102:	f3bf 8f4f 	dsb	sy
 8008106:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800810a:	f000 fe07 	bl	8008d1c <vPortExitCritical>

		return xReturn;
 800810e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8008110:	4618      	mov	r0, r3
 8008112:	3728      	adds	r7, #40	@ 0x28
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}
 8008118:	20000e94 	.word	0x20000e94
 800811c:	200009bc 	.word	0x200009bc
 8008120:	200009b8 	.word	0x200009b8
 8008124:	e000ed04 	.word	0xe000ed04

08008128 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8008128:	b580      	push	{r7, lr}
 800812a:	b08e      	sub	sp, #56	@ 0x38
 800812c:	af00      	add	r7, sp, #0
 800812e:	60f8      	str	r0, [r7, #12]
 8008130:	60b9      	str	r1, [r7, #8]
 8008132:	603b      	str	r3, [r7, #0]
 8008134:	4613      	mov	r3, r2
 8008136:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8008138:	2301      	movs	r3, #1
 800813a:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d10b      	bne.n	800815a <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8008142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008146:	f383 8811 	msr	BASEPRI, r3
 800814a:	f3bf 8f6f 	isb	sy
 800814e:	f3bf 8f4f 	dsb	sy
 8008152:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008154:	bf00      	nop
 8008156:	bf00      	nop
 8008158:	e7fd      	b.n	8008156 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800815a:	f000 fe8d 	bl	8008e78 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8008162:	f3ef 8211 	mrs	r2, BASEPRI
 8008166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800816a:	f383 8811 	msr	BASEPRI, r3
 800816e:	f3bf 8f6f 	isb	sy
 8008172:	f3bf 8f4f 	dsb	sy
 8008176:	623a      	str	r2, [r7, #32]
 8008178:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800817a:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800817c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d004      	beq.n	800818e <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008186:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800818e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008190:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008194:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800819a:	2202      	movs	r2, #2
 800819c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80081a0:	79fb      	ldrb	r3, [r7, #7]
 80081a2:	2b04      	cmp	r3, #4
 80081a4:	d82e      	bhi.n	8008204 <xTaskGenericNotifyFromISR+0xdc>
 80081a6:	a201      	add	r2, pc, #4	@ (adr r2, 80081ac <xTaskGenericNotifyFromISR+0x84>)
 80081a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081ac:	08008229 	.word	0x08008229
 80081b0:	080081c1 	.word	0x080081c1
 80081b4:	080081d3 	.word	0x080081d3
 80081b8:	080081e3 	.word	0x080081e3
 80081bc:	080081ed 	.word	0x080081ed
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80081c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081c2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80081c6:	68bb      	ldr	r3, [r7, #8]
 80081c8:	431a      	orrs	r2, r3
 80081ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081cc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80081d0:	e02d      	b.n	800822e <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80081d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081d4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80081d8:	1c5a      	adds	r2, r3, #1
 80081da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081dc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80081e0:	e025      	b.n	800822e <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80081e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e4:	68ba      	ldr	r2, [r7, #8]
 80081e6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80081ea:	e020      	b.n	800822e <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80081ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80081f0:	2b02      	cmp	r3, #2
 80081f2:	d004      	beq.n	80081fe <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80081f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f6:	68ba      	ldr	r2, [r7, #8]
 80081f8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80081fc:	e017      	b.n	800822e <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 80081fe:	2300      	movs	r3, #0
 8008200:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8008202:	e014      	b.n	800822e <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8008204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008206:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800820a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800820e:	d00d      	beq.n	800822c <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8008210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008214:	f383 8811 	msr	BASEPRI, r3
 8008218:	f3bf 8f6f 	isb	sy
 800821c:	f3bf 8f4f 	dsb	sy
 8008220:	61bb      	str	r3, [r7, #24]
}
 8008222:	bf00      	nop
 8008224:	bf00      	nop
 8008226:	e7fd      	b.n	8008224 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8008228:	bf00      	nop
 800822a:	e000      	b.n	800822e <xTaskGenericNotifyFromISR+0x106>
					break;
 800822c:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800822e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008232:	2b01      	cmp	r3, #1
 8008234:	d147      	bne.n	80082c6 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800823a:	2b00      	cmp	r3, #0
 800823c:	d00b      	beq.n	8008256 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 800823e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008242:	f383 8811 	msr	BASEPRI, r3
 8008246:	f3bf 8f6f 	isb	sy
 800824a:	f3bf 8f4f 	dsb	sy
 800824e:	617b      	str	r3, [r7, #20]
}
 8008250:	bf00      	nop
 8008252:	bf00      	nop
 8008254:	e7fd      	b.n	8008252 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008256:	4b21      	ldr	r3, [pc, #132]	@ (80082dc <xTaskGenericNotifyFromISR+0x1b4>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d11d      	bne.n	800829a <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800825e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008260:	3304      	adds	r3, #4
 8008262:	4618      	mov	r0, r3
 8008264:	f7fd ff08 	bl	8006078 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800826a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800826c:	4b1c      	ldr	r3, [pc, #112]	@ (80082e0 <xTaskGenericNotifyFromISR+0x1b8>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	429a      	cmp	r2, r3
 8008272:	d903      	bls.n	800827c <xTaskGenericNotifyFromISR+0x154>
 8008274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008278:	4a19      	ldr	r2, [pc, #100]	@ (80082e0 <xTaskGenericNotifyFromISR+0x1b8>)
 800827a:	6013      	str	r3, [r2, #0]
 800827c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800827e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008280:	4613      	mov	r3, r2
 8008282:	009b      	lsls	r3, r3, #2
 8008284:	4413      	add	r3, r2
 8008286:	009b      	lsls	r3, r3, #2
 8008288:	4a16      	ldr	r2, [pc, #88]	@ (80082e4 <xTaskGenericNotifyFromISR+0x1bc>)
 800828a:	441a      	add	r2, r3
 800828c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800828e:	3304      	adds	r3, #4
 8008290:	4619      	mov	r1, r3
 8008292:	4610      	mov	r0, r2
 8008294:	f7fd fe93 	bl	8005fbe <vListInsertEnd>
 8008298:	e005      	b.n	80082a6 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800829a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800829c:	3318      	adds	r3, #24
 800829e:	4619      	mov	r1, r3
 80082a0:	4811      	ldr	r0, [pc, #68]	@ (80082e8 <xTaskGenericNotifyFromISR+0x1c0>)
 80082a2:	f7fd fe8c 	bl	8005fbe <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80082a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082aa:	4b10      	ldr	r3, [pc, #64]	@ (80082ec <xTaskGenericNotifyFromISR+0x1c4>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082b0:	429a      	cmp	r2, r3
 80082b2:	d908      	bls.n	80082c6 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80082b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d002      	beq.n	80082c0 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80082ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082bc:	2201      	movs	r2, #1
 80082be:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80082c0:	4b0b      	ldr	r3, [pc, #44]	@ (80082f0 <xTaskGenericNotifyFromISR+0x1c8>)
 80082c2:	2201      	movs	r2, #1
 80082c4:	601a      	str	r2, [r3, #0]
 80082c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082c8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	f383 8811 	msr	BASEPRI, r3
}
 80082d0:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80082d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3738      	adds	r7, #56	@ 0x38
 80082d8:	46bd      	mov	sp, r7
 80082da:	bd80      	pop	{r7, pc}
 80082dc:	20000eb4 	.word	0x20000eb4
 80082e0:	20000e94 	.word	0x20000e94
 80082e4:	200009bc 	.word	0x200009bc
 80082e8:	20000e4c 	.word	0x20000e4c
 80082ec:	200009b8 	.word	0x200009b8
 80082f0:	20000ea0 	.word	0x20000ea0

080082f4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b084      	sub	sp, #16
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
 80082fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80082fe:	4b21      	ldr	r3, [pc, #132]	@ (8008384 <prvAddCurrentTaskToDelayedList+0x90>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008304:	4b20      	ldr	r3, [pc, #128]	@ (8008388 <prvAddCurrentTaskToDelayedList+0x94>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	3304      	adds	r3, #4
 800830a:	4618      	mov	r0, r3
 800830c:	f7fd feb4 	bl	8006078 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008316:	d10a      	bne.n	800832e <prvAddCurrentTaskToDelayedList+0x3a>
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d007      	beq.n	800832e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800831e:	4b1a      	ldr	r3, [pc, #104]	@ (8008388 <prvAddCurrentTaskToDelayedList+0x94>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	3304      	adds	r3, #4
 8008324:	4619      	mov	r1, r3
 8008326:	4819      	ldr	r0, [pc, #100]	@ (800838c <prvAddCurrentTaskToDelayedList+0x98>)
 8008328:	f7fd fe49 	bl	8005fbe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800832c:	e026      	b.n	800837c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800832e:	68fa      	ldr	r2, [r7, #12]
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	4413      	add	r3, r2
 8008334:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008336:	4b14      	ldr	r3, [pc, #80]	@ (8008388 <prvAddCurrentTaskToDelayedList+0x94>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	68ba      	ldr	r2, [r7, #8]
 800833c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800833e:	68ba      	ldr	r2, [r7, #8]
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	429a      	cmp	r2, r3
 8008344:	d209      	bcs.n	800835a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008346:	4b12      	ldr	r3, [pc, #72]	@ (8008390 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008348:	681a      	ldr	r2, [r3, #0]
 800834a:	4b0f      	ldr	r3, [pc, #60]	@ (8008388 <prvAddCurrentTaskToDelayedList+0x94>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	3304      	adds	r3, #4
 8008350:	4619      	mov	r1, r3
 8008352:	4610      	mov	r0, r2
 8008354:	f7fd fe57 	bl	8006006 <vListInsert>
}
 8008358:	e010      	b.n	800837c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800835a:	4b0e      	ldr	r3, [pc, #56]	@ (8008394 <prvAddCurrentTaskToDelayedList+0xa0>)
 800835c:	681a      	ldr	r2, [r3, #0]
 800835e:	4b0a      	ldr	r3, [pc, #40]	@ (8008388 <prvAddCurrentTaskToDelayedList+0x94>)
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	3304      	adds	r3, #4
 8008364:	4619      	mov	r1, r3
 8008366:	4610      	mov	r0, r2
 8008368:	f7fd fe4d 	bl	8006006 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800836c:	4b0a      	ldr	r3, [pc, #40]	@ (8008398 <prvAddCurrentTaskToDelayedList+0xa4>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	68ba      	ldr	r2, [r7, #8]
 8008372:	429a      	cmp	r2, r3
 8008374:	d202      	bcs.n	800837c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008376:	4a08      	ldr	r2, [pc, #32]	@ (8008398 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	6013      	str	r3, [r2, #0]
}
 800837c:	bf00      	nop
 800837e:	3710      	adds	r7, #16
 8008380:	46bd      	mov	sp, r7
 8008382:	bd80      	pop	{r7, pc}
 8008384:	20000e90 	.word	0x20000e90
 8008388:	200009b8 	.word	0x200009b8
 800838c:	20000e78 	.word	0x20000e78
 8008390:	20000e48 	.word	0x20000e48
 8008394:	20000e44 	.word	0x20000e44
 8008398:	20000eac 	.word	0x20000eac

0800839c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b08a      	sub	sp, #40	@ 0x28
 80083a0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80083a2:	2300      	movs	r3, #0
 80083a4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80083a6:	f000 fb13 	bl	80089d0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80083aa:	4b1d      	ldr	r3, [pc, #116]	@ (8008420 <xTimerCreateTimerTask+0x84>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d021      	beq.n	80083f6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80083b2:	2300      	movs	r3, #0
 80083b4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80083b6:	2300      	movs	r3, #0
 80083b8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80083ba:	1d3a      	adds	r2, r7, #4
 80083bc:	f107 0108 	add.w	r1, r7, #8
 80083c0:	f107 030c 	add.w	r3, r7, #12
 80083c4:	4618      	mov	r0, r3
 80083c6:	f7fd fdb3 	bl	8005f30 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80083ca:	6879      	ldr	r1, [r7, #4]
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	68fa      	ldr	r2, [r7, #12]
 80083d0:	9202      	str	r2, [sp, #8]
 80083d2:	9301      	str	r3, [sp, #4]
 80083d4:	2302      	movs	r3, #2
 80083d6:	9300      	str	r3, [sp, #0]
 80083d8:	2300      	movs	r3, #0
 80083da:	460a      	mov	r2, r1
 80083dc:	4911      	ldr	r1, [pc, #68]	@ (8008424 <xTimerCreateTimerTask+0x88>)
 80083de:	4812      	ldr	r0, [pc, #72]	@ (8008428 <xTimerCreateTimerTask+0x8c>)
 80083e0:	f7fe fd8a 	bl	8006ef8 <xTaskCreateStatic>
 80083e4:	4603      	mov	r3, r0
 80083e6:	4a11      	ldr	r2, [pc, #68]	@ (800842c <xTimerCreateTimerTask+0x90>)
 80083e8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80083ea:	4b10      	ldr	r3, [pc, #64]	@ (800842c <xTimerCreateTimerTask+0x90>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d001      	beq.n	80083f6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80083f2:	2301      	movs	r3, #1
 80083f4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d10b      	bne.n	8008414 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80083fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008400:	f383 8811 	msr	BASEPRI, r3
 8008404:	f3bf 8f6f 	isb	sy
 8008408:	f3bf 8f4f 	dsb	sy
 800840c:	613b      	str	r3, [r7, #16]
}
 800840e:	bf00      	nop
 8008410:	bf00      	nop
 8008412:	e7fd      	b.n	8008410 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008414:	697b      	ldr	r3, [r7, #20]
}
 8008416:	4618      	mov	r0, r3
 8008418:	3718      	adds	r7, #24
 800841a:	46bd      	mov	sp, r7
 800841c:	bd80      	pop	{r7, pc}
 800841e:	bf00      	nop
 8008420:	20000ee8 	.word	0x20000ee8
 8008424:	08009ef0 	.word	0x08009ef0
 8008428:	08008569 	.word	0x08008569
 800842c:	20000eec 	.word	0x20000eec

08008430 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b08a      	sub	sp, #40	@ 0x28
 8008434:	af00      	add	r7, sp, #0
 8008436:	60f8      	str	r0, [r7, #12]
 8008438:	60b9      	str	r1, [r7, #8]
 800843a:	607a      	str	r2, [r7, #4]
 800843c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800843e:	2300      	movs	r3, #0
 8008440:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d10b      	bne.n	8008460 <xTimerGenericCommand+0x30>
	__asm volatile
 8008448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800844c:	f383 8811 	msr	BASEPRI, r3
 8008450:	f3bf 8f6f 	isb	sy
 8008454:	f3bf 8f4f 	dsb	sy
 8008458:	623b      	str	r3, [r7, #32]
}
 800845a:	bf00      	nop
 800845c:	bf00      	nop
 800845e:	e7fd      	b.n	800845c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008460:	4b19      	ldr	r3, [pc, #100]	@ (80084c8 <xTimerGenericCommand+0x98>)
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d02a      	beq.n	80084be <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	2b05      	cmp	r3, #5
 8008478:	dc18      	bgt.n	80084ac <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800847a:	f7ff fba5 	bl	8007bc8 <xTaskGetSchedulerState>
 800847e:	4603      	mov	r3, r0
 8008480:	2b02      	cmp	r3, #2
 8008482:	d109      	bne.n	8008498 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008484:	4b10      	ldr	r3, [pc, #64]	@ (80084c8 <xTimerGenericCommand+0x98>)
 8008486:	6818      	ldr	r0, [r3, #0]
 8008488:	f107 0110 	add.w	r1, r7, #16
 800848c:	2300      	movs	r3, #0
 800848e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008490:	f7fe f81a 	bl	80064c8 <xQueueGenericSend>
 8008494:	6278      	str	r0, [r7, #36]	@ 0x24
 8008496:	e012      	b.n	80084be <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008498:	4b0b      	ldr	r3, [pc, #44]	@ (80084c8 <xTimerGenericCommand+0x98>)
 800849a:	6818      	ldr	r0, [r3, #0]
 800849c:	f107 0110 	add.w	r1, r7, #16
 80084a0:	2300      	movs	r3, #0
 80084a2:	2200      	movs	r2, #0
 80084a4:	f7fe f810 	bl	80064c8 <xQueueGenericSend>
 80084a8:	6278      	str	r0, [r7, #36]	@ 0x24
 80084aa:	e008      	b.n	80084be <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80084ac:	4b06      	ldr	r3, [pc, #24]	@ (80084c8 <xTimerGenericCommand+0x98>)
 80084ae:	6818      	ldr	r0, [r3, #0]
 80084b0:	f107 0110 	add.w	r1, r7, #16
 80084b4:	2300      	movs	r3, #0
 80084b6:	683a      	ldr	r2, [r7, #0]
 80084b8:	f7fe f908 	bl	80066cc <xQueueGenericSendFromISR>
 80084bc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80084be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	3728      	adds	r7, #40	@ 0x28
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}
 80084c8:	20000ee8 	.word	0x20000ee8

080084cc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b088      	sub	sp, #32
 80084d0:	af02      	add	r7, sp, #8
 80084d2:	6078      	str	r0, [r7, #4]
 80084d4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084d6:	4b23      	ldr	r3, [pc, #140]	@ (8008564 <prvProcessExpiredTimer+0x98>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	68db      	ldr	r3, [r3, #12]
 80084dc:	68db      	ldr	r3, [r3, #12]
 80084de:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80084e0:	697b      	ldr	r3, [r7, #20]
 80084e2:	3304      	adds	r3, #4
 80084e4:	4618      	mov	r0, r3
 80084e6:	f7fd fdc7 	bl	8006078 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80084f0:	f003 0304 	and.w	r3, r3, #4
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d023      	beq.n	8008540 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80084f8:	697b      	ldr	r3, [r7, #20]
 80084fa:	699a      	ldr	r2, [r3, #24]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	18d1      	adds	r1, r2, r3
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	683a      	ldr	r2, [r7, #0]
 8008504:	6978      	ldr	r0, [r7, #20]
 8008506:	f000 f8d5 	bl	80086b4 <prvInsertTimerInActiveList>
 800850a:	4603      	mov	r3, r0
 800850c:	2b00      	cmp	r3, #0
 800850e:	d020      	beq.n	8008552 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008510:	2300      	movs	r3, #0
 8008512:	9300      	str	r3, [sp, #0]
 8008514:	2300      	movs	r3, #0
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	2100      	movs	r1, #0
 800851a:	6978      	ldr	r0, [r7, #20]
 800851c:	f7ff ff88 	bl	8008430 <xTimerGenericCommand>
 8008520:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008522:	693b      	ldr	r3, [r7, #16]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d114      	bne.n	8008552 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800852c:	f383 8811 	msr	BASEPRI, r3
 8008530:	f3bf 8f6f 	isb	sy
 8008534:	f3bf 8f4f 	dsb	sy
 8008538:	60fb      	str	r3, [r7, #12]
}
 800853a:	bf00      	nop
 800853c:	bf00      	nop
 800853e:	e7fd      	b.n	800853c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008546:	f023 0301 	bic.w	r3, r3, #1
 800854a:	b2da      	uxtb	r2, r3
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008552:	697b      	ldr	r3, [r7, #20]
 8008554:	6a1b      	ldr	r3, [r3, #32]
 8008556:	6978      	ldr	r0, [r7, #20]
 8008558:	4798      	blx	r3
}
 800855a:	bf00      	nop
 800855c:	3718      	adds	r7, #24
 800855e:	46bd      	mov	sp, r7
 8008560:	bd80      	pop	{r7, pc}
 8008562:	bf00      	nop
 8008564:	20000ee0 	.word	0x20000ee0

08008568 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b084      	sub	sp, #16
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008570:	f107 0308 	add.w	r3, r7, #8
 8008574:	4618      	mov	r0, r3
 8008576:	f000 f859 	bl	800862c <prvGetNextExpireTime>
 800857a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800857c:	68bb      	ldr	r3, [r7, #8]
 800857e:	4619      	mov	r1, r3
 8008580:	68f8      	ldr	r0, [r7, #12]
 8008582:	f000 f805 	bl	8008590 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008586:	f000 f8d7 	bl	8008738 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800858a:	bf00      	nop
 800858c:	e7f0      	b.n	8008570 <prvTimerTask+0x8>
	...

08008590 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b084      	sub	sp, #16
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
 8008598:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800859a:	f7fe ff11 	bl	80073c0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800859e:	f107 0308 	add.w	r3, r7, #8
 80085a2:	4618      	mov	r0, r3
 80085a4:	f000 f866 	bl	8008674 <prvSampleTimeNow>
 80085a8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d130      	bne.n	8008612 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d10a      	bne.n	80085cc <prvProcessTimerOrBlockTask+0x3c>
 80085b6:	687a      	ldr	r2, [r7, #4]
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	429a      	cmp	r2, r3
 80085bc:	d806      	bhi.n	80085cc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80085be:	f7fe ff0d 	bl	80073dc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80085c2:	68f9      	ldr	r1, [r7, #12]
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f7ff ff81 	bl	80084cc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80085ca:	e024      	b.n	8008616 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d008      	beq.n	80085e4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80085d2:	4b13      	ldr	r3, [pc, #76]	@ (8008620 <prvProcessTimerOrBlockTask+0x90>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d101      	bne.n	80085e0 <prvProcessTimerOrBlockTask+0x50>
 80085dc:	2301      	movs	r3, #1
 80085de:	e000      	b.n	80085e2 <prvProcessTimerOrBlockTask+0x52>
 80085e0:	2300      	movs	r3, #0
 80085e2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80085e4:	4b0f      	ldr	r3, [pc, #60]	@ (8008624 <prvProcessTimerOrBlockTask+0x94>)
 80085e6:	6818      	ldr	r0, [r3, #0]
 80085e8:	687a      	ldr	r2, [r7, #4]
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	1ad3      	subs	r3, r2, r3
 80085ee:	683a      	ldr	r2, [r7, #0]
 80085f0:	4619      	mov	r1, r3
 80085f2:	f7fe fc4d 	bl	8006e90 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80085f6:	f7fe fef1 	bl	80073dc <xTaskResumeAll>
 80085fa:	4603      	mov	r3, r0
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d10a      	bne.n	8008616 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008600:	4b09      	ldr	r3, [pc, #36]	@ (8008628 <prvProcessTimerOrBlockTask+0x98>)
 8008602:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008606:	601a      	str	r2, [r3, #0]
 8008608:	f3bf 8f4f 	dsb	sy
 800860c:	f3bf 8f6f 	isb	sy
}
 8008610:	e001      	b.n	8008616 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008612:	f7fe fee3 	bl	80073dc <xTaskResumeAll>
}
 8008616:	bf00      	nop
 8008618:	3710      	adds	r7, #16
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}
 800861e:	bf00      	nop
 8008620:	20000ee4 	.word	0x20000ee4
 8008624:	20000ee8 	.word	0x20000ee8
 8008628:	e000ed04 	.word	0xe000ed04

0800862c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800862c:	b480      	push	{r7}
 800862e:	b085      	sub	sp, #20
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008634:	4b0e      	ldr	r3, [pc, #56]	@ (8008670 <prvGetNextExpireTime+0x44>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d101      	bne.n	8008642 <prvGetNextExpireTime+0x16>
 800863e:	2201      	movs	r2, #1
 8008640:	e000      	b.n	8008644 <prvGetNextExpireTime+0x18>
 8008642:	2200      	movs	r2, #0
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d105      	bne.n	800865c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008650:	4b07      	ldr	r3, [pc, #28]	@ (8008670 <prvGetNextExpireTime+0x44>)
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	68db      	ldr	r3, [r3, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	60fb      	str	r3, [r7, #12]
 800865a:	e001      	b.n	8008660 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800865c:	2300      	movs	r3, #0
 800865e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008660:	68fb      	ldr	r3, [r7, #12]
}
 8008662:	4618      	mov	r0, r3
 8008664:	3714      	adds	r7, #20
 8008666:	46bd      	mov	sp, r7
 8008668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866c:	4770      	bx	lr
 800866e:	bf00      	nop
 8008670:	20000ee0 	.word	0x20000ee0

08008674 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b084      	sub	sp, #16
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800867c:	f7fe ff4c 	bl	8007518 <xTaskGetTickCount>
 8008680:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008682:	4b0b      	ldr	r3, [pc, #44]	@ (80086b0 <prvSampleTimeNow+0x3c>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	68fa      	ldr	r2, [r7, #12]
 8008688:	429a      	cmp	r2, r3
 800868a:	d205      	bcs.n	8008698 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800868c:	f000 f93a 	bl	8008904 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2201      	movs	r2, #1
 8008694:	601a      	str	r2, [r3, #0]
 8008696:	e002      	b.n	800869e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2200      	movs	r2, #0
 800869c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800869e:	4a04      	ldr	r2, [pc, #16]	@ (80086b0 <prvSampleTimeNow+0x3c>)
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80086a4:	68fb      	ldr	r3, [r7, #12]
}
 80086a6:	4618      	mov	r0, r3
 80086a8:	3710      	adds	r7, #16
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bd80      	pop	{r7, pc}
 80086ae:	bf00      	nop
 80086b0:	20000ef0 	.word	0x20000ef0

080086b4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b086      	sub	sp, #24
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	60f8      	str	r0, [r7, #12]
 80086bc:	60b9      	str	r1, [r7, #8]
 80086be:	607a      	str	r2, [r7, #4]
 80086c0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80086c2:	2300      	movs	r3, #0
 80086c4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	68ba      	ldr	r2, [r7, #8]
 80086ca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	68fa      	ldr	r2, [r7, #12]
 80086d0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80086d2:	68ba      	ldr	r2, [r7, #8]
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	429a      	cmp	r2, r3
 80086d8:	d812      	bhi.n	8008700 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086da:	687a      	ldr	r2, [r7, #4]
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	1ad2      	subs	r2, r2, r3
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	699b      	ldr	r3, [r3, #24]
 80086e4:	429a      	cmp	r2, r3
 80086e6:	d302      	bcc.n	80086ee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80086e8:	2301      	movs	r3, #1
 80086ea:	617b      	str	r3, [r7, #20]
 80086ec:	e01b      	b.n	8008726 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80086ee:	4b10      	ldr	r3, [pc, #64]	@ (8008730 <prvInsertTimerInActiveList+0x7c>)
 80086f0:	681a      	ldr	r2, [r3, #0]
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	3304      	adds	r3, #4
 80086f6:	4619      	mov	r1, r3
 80086f8:	4610      	mov	r0, r2
 80086fa:	f7fd fc84 	bl	8006006 <vListInsert>
 80086fe:	e012      	b.n	8008726 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008700:	687a      	ldr	r2, [r7, #4]
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	429a      	cmp	r2, r3
 8008706:	d206      	bcs.n	8008716 <prvInsertTimerInActiveList+0x62>
 8008708:	68ba      	ldr	r2, [r7, #8]
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	429a      	cmp	r2, r3
 800870e:	d302      	bcc.n	8008716 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008710:	2301      	movs	r3, #1
 8008712:	617b      	str	r3, [r7, #20]
 8008714:	e007      	b.n	8008726 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008716:	4b07      	ldr	r3, [pc, #28]	@ (8008734 <prvInsertTimerInActiveList+0x80>)
 8008718:	681a      	ldr	r2, [r3, #0]
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	3304      	adds	r3, #4
 800871e:	4619      	mov	r1, r3
 8008720:	4610      	mov	r0, r2
 8008722:	f7fd fc70 	bl	8006006 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008726:	697b      	ldr	r3, [r7, #20]
}
 8008728:	4618      	mov	r0, r3
 800872a:	3718      	adds	r7, #24
 800872c:	46bd      	mov	sp, r7
 800872e:	bd80      	pop	{r7, pc}
 8008730:	20000ee4 	.word	0x20000ee4
 8008734:	20000ee0 	.word	0x20000ee0

08008738 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b08e      	sub	sp, #56	@ 0x38
 800873c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800873e:	e0ce      	b.n	80088de <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2b00      	cmp	r3, #0
 8008744:	da19      	bge.n	800877a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008746:	1d3b      	adds	r3, r7, #4
 8008748:	3304      	adds	r3, #4
 800874a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800874c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800874e:	2b00      	cmp	r3, #0
 8008750:	d10b      	bne.n	800876a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008756:	f383 8811 	msr	BASEPRI, r3
 800875a:	f3bf 8f6f 	isb	sy
 800875e:	f3bf 8f4f 	dsb	sy
 8008762:	61fb      	str	r3, [r7, #28]
}
 8008764:	bf00      	nop
 8008766:	bf00      	nop
 8008768:	e7fd      	b.n	8008766 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800876a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008770:	6850      	ldr	r0, [r2, #4]
 8008772:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008774:	6892      	ldr	r2, [r2, #8]
 8008776:	4611      	mov	r1, r2
 8008778:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2b00      	cmp	r3, #0
 800877e:	f2c0 80ae 	blt.w	80088de <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008788:	695b      	ldr	r3, [r3, #20]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d004      	beq.n	8008798 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800878e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008790:	3304      	adds	r3, #4
 8008792:	4618      	mov	r0, r3
 8008794:	f7fd fc70 	bl	8006078 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008798:	463b      	mov	r3, r7
 800879a:	4618      	mov	r0, r3
 800879c:	f7ff ff6a 	bl	8008674 <prvSampleTimeNow>
 80087a0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2b09      	cmp	r3, #9
 80087a6:	f200 8097 	bhi.w	80088d8 <prvProcessReceivedCommands+0x1a0>
 80087aa:	a201      	add	r2, pc, #4	@ (adr r2, 80087b0 <prvProcessReceivedCommands+0x78>)
 80087ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087b0:	080087d9 	.word	0x080087d9
 80087b4:	080087d9 	.word	0x080087d9
 80087b8:	080087d9 	.word	0x080087d9
 80087bc:	0800884f 	.word	0x0800884f
 80087c0:	08008863 	.word	0x08008863
 80087c4:	080088af 	.word	0x080088af
 80087c8:	080087d9 	.word	0x080087d9
 80087cc:	080087d9 	.word	0x080087d9
 80087d0:	0800884f 	.word	0x0800884f
 80087d4:	08008863 	.word	0x08008863
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80087d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087de:	f043 0301 	orr.w	r3, r3, #1
 80087e2:	b2da      	uxtb	r2, r3
 80087e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80087ea:	68ba      	ldr	r2, [r7, #8]
 80087ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ee:	699b      	ldr	r3, [r3, #24]
 80087f0:	18d1      	adds	r1, r2, r3
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087f8:	f7ff ff5c 	bl	80086b4 <prvInsertTimerInActiveList>
 80087fc:	4603      	mov	r3, r0
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d06c      	beq.n	80088dc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008804:	6a1b      	ldr	r3, [r3, #32]
 8008806:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008808:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800880a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800880c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008810:	f003 0304 	and.w	r3, r3, #4
 8008814:	2b00      	cmp	r3, #0
 8008816:	d061      	beq.n	80088dc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008818:	68ba      	ldr	r2, [r7, #8]
 800881a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800881c:	699b      	ldr	r3, [r3, #24]
 800881e:	441a      	add	r2, r3
 8008820:	2300      	movs	r3, #0
 8008822:	9300      	str	r3, [sp, #0]
 8008824:	2300      	movs	r3, #0
 8008826:	2100      	movs	r1, #0
 8008828:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800882a:	f7ff fe01 	bl	8008430 <xTimerGenericCommand>
 800882e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008830:	6a3b      	ldr	r3, [r7, #32]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d152      	bne.n	80088dc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800883a:	f383 8811 	msr	BASEPRI, r3
 800883e:	f3bf 8f6f 	isb	sy
 8008842:	f3bf 8f4f 	dsb	sy
 8008846:	61bb      	str	r3, [r7, #24]
}
 8008848:	bf00      	nop
 800884a:	bf00      	nop
 800884c:	e7fd      	b.n	800884a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800884e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008850:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008854:	f023 0301 	bic.w	r3, r3, #1
 8008858:	b2da      	uxtb	r2, r3
 800885a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800885c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008860:	e03d      	b.n	80088de <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008864:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008868:	f043 0301 	orr.w	r3, r3, #1
 800886c:	b2da      	uxtb	r2, r3
 800886e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008870:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008874:	68ba      	ldr	r2, [r7, #8]
 8008876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008878:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800887a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800887c:	699b      	ldr	r3, [r3, #24]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d10b      	bne.n	800889a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008886:	f383 8811 	msr	BASEPRI, r3
 800888a:	f3bf 8f6f 	isb	sy
 800888e:	f3bf 8f4f 	dsb	sy
 8008892:	617b      	str	r3, [r7, #20]
}
 8008894:	bf00      	nop
 8008896:	bf00      	nop
 8008898:	e7fd      	b.n	8008896 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800889a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800889c:	699a      	ldr	r2, [r3, #24]
 800889e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088a0:	18d1      	adds	r1, r2, r3
 80088a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80088a8:	f7ff ff04 	bl	80086b4 <prvInsertTimerInActiveList>
					break;
 80088ac:	e017      	b.n	80088de <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80088ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088b4:	f003 0302 	and.w	r3, r3, #2
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d103      	bne.n	80088c4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80088bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80088be:	f000 fbeb 	bl	8009098 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80088c2:	e00c      	b.n	80088de <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80088c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088ca:	f023 0301 	bic.w	r3, r3, #1
 80088ce:	b2da      	uxtb	r2, r3
 80088d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80088d6:	e002      	b.n	80088de <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80088d8:	bf00      	nop
 80088da:	e000      	b.n	80088de <prvProcessReceivedCommands+0x1a6>
					break;
 80088dc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80088de:	4b08      	ldr	r3, [pc, #32]	@ (8008900 <prvProcessReceivedCommands+0x1c8>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	1d39      	adds	r1, r7, #4
 80088e4:	2200      	movs	r2, #0
 80088e6:	4618      	mov	r0, r3
 80088e8:	f7fd ff8e 	bl	8006808 <xQueueReceive>
 80088ec:	4603      	mov	r3, r0
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	f47f af26 	bne.w	8008740 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80088f4:	bf00      	nop
 80088f6:	bf00      	nop
 80088f8:	3730      	adds	r7, #48	@ 0x30
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd80      	pop	{r7, pc}
 80088fe:	bf00      	nop
 8008900:	20000ee8 	.word	0x20000ee8

08008904 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b088      	sub	sp, #32
 8008908:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800890a:	e049      	b.n	80089a0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800890c:	4b2e      	ldr	r3, [pc, #184]	@ (80089c8 <prvSwitchTimerLists+0xc4>)
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	68db      	ldr	r3, [r3, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008916:	4b2c      	ldr	r3, [pc, #176]	@ (80089c8 <prvSwitchTimerLists+0xc4>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	68db      	ldr	r3, [r3, #12]
 800891c:	68db      	ldr	r3, [r3, #12]
 800891e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	3304      	adds	r3, #4
 8008924:	4618      	mov	r0, r3
 8008926:	f7fd fba7 	bl	8006078 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	6a1b      	ldr	r3, [r3, #32]
 800892e:	68f8      	ldr	r0, [r7, #12]
 8008930:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008938:	f003 0304 	and.w	r3, r3, #4
 800893c:	2b00      	cmp	r3, #0
 800893e:	d02f      	beq.n	80089a0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	699b      	ldr	r3, [r3, #24]
 8008944:	693a      	ldr	r2, [r7, #16]
 8008946:	4413      	add	r3, r2
 8008948:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800894a:	68ba      	ldr	r2, [r7, #8]
 800894c:	693b      	ldr	r3, [r7, #16]
 800894e:	429a      	cmp	r2, r3
 8008950:	d90e      	bls.n	8008970 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	68ba      	ldr	r2, [r7, #8]
 8008956:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	68fa      	ldr	r2, [r7, #12]
 800895c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800895e:	4b1a      	ldr	r3, [pc, #104]	@ (80089c8 <prvSwitchTimerLists+0xc4>)
 8008960:	681a      	ldr	r2, [r3, #0]
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	3304      	adds	r3, #4
 8008966:	4619      	mov	r1, r3
 8008968:	4610      	mov	r0, r2
 800896a:	f7fd fb4c 	bl	8006006 <vListInsert>
 800896e:	e017      	b.n	80089a0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008970:	2300      	movs	r3, #0
 8008972:	9300      	str	r3, [sp, #0]
 8008974:	2300      	movs	r3, #0
 8008976:	693a      	ldr	r2, [r7, #16]
 8008978:	2100      	movs	r1, #0
 800897a:	68f8      	ldr	r0, [r7, #12]
 800897c:	f7ff fd58 	bl	8008430 <xTimerGenericCommand>
 8008980:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d10b      	bne.n	80089a0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800898c:	f383 8811 	msr	BASEPRI, r3
 8008990:	f3bf 8f6f 	isb	sy
 8008994:	f3bf 8f4f 	dsb	sy
 8008998:	603b      	str	r3, [r7, #0]
}
 800899a:	bf00      	nop
 800899c:	bf00      	nop
 800899e:	e7fd      	b.n	800899c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80089a0:	4b09      	ldr	r3, [pc, #36]	@ (80089c8 <prvSwitchTimerLists+0xc4>)
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d1b0      	bne.n	800890c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80089aa:	4b07      	ldr	r3, [pc, #28]	@ (80089c8 <prvSwitchTimerLists+0xc4>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80089b0:	4b06      	ldr	r3, [pc, #24]	@ (80089cc <prvSwitchTimerLists+0xc8>)
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	4a04      	ldr	r2, [pc, #16]	@ (80089c8 <prvSwitchTimerLists+0xc4>)
 80089b6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80089b8:	4a04      	ldr	r2, [pc, #16]	@ (80089cc <prvSwitchTimerLists+0xc8>)
 80089ba:	697b      	ldr	r3, [r7, #20]
 80089bc:	6013      	str	r3, [r2, #0]
}
 80089be:	bf00      	nop
 80089c0:	3718      	adds	r7, #24
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}
 80089c6:	bf00      	nop
 80089c8:	20000ee0 	.word	0x20000ee0
 80089cc:	20000ee4 	.word	0x20000ee4

080089d0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b082      	sub	sp, #8
 80089d4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80089d6:	f000 f96f 	bl	8008cb8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80089da:	4b15      	ldr	r3, [pc, #84]	@ (8008a30 <prvCheckForValidListAndQueue+0x60>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d120      	bne.n	8008a24 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80089e2:	4814      	ldr	r0, [pc, #80]	@ (8008a34 <prvCheckForValidListAndQueue+0x64>)
 80089e4:	f7fd fabe 	bl	8005f64 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80089e8:	4813      	ldr	r0, [pc, #76]	@ (8008a38 <prvCheckForValidListAndQueue+0x68>)
 80089ea:	f7fd fabb 	bl	8005f64 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80089ee:	4b13      	ldr	r3, [pc, #76]	@ (8008a3c <prvCheckForValidListAndQueue+0x6c>)
 80089f0:	4a10      	ldr	r2, [pc, #64]	@ (8008a34 <prvCheckForValidListAndQueue+0x64>)
 80089f2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80089f4:	4b12      	ldr	r3, [pc, #72]	@ (8008a40 <prvCheckForValidListAndQueue+0x70>)
 80089f6:	4a10      	ldr	r2, [pc, #64]	@ (8008a38 <prvCheckForValidListAndQueue+0x68>)
 80089f8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80089fa:	2300      	movs	r3, #0
 80089fc:	9300      	str	r3, [sp, #0]
 80089fe:	4b11      	ldr	r3, [pc, #68]	@ (8008a44 <prvCheckForValidListAndQueue+0x74>)
 8008a00:	4a11      	ldr	r2, [pc, #68]	@ (8008a48 <prvCheckForValidListAndQueue+0x78>)
 8008a02:	2110      	movs	r1, #16
 8008a04:	200a      	movs	r0, #10
 8008a06:	f7fd fbcb 	bl	80061a0 <xQueueGenericCreateStatic>
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	4a08      	ldr	r2, [pc, #32]	@ (8008a30 <prvCheckForValidListAndQueue+0x60>)
 8008a0e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008a10:	4b07      	ldr	r3, [pc, #28]	@ (8008a30 <prvCheckForValidListAndQueue+0x60>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d005      	beq.n	8008a24 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008a18:	4b05      	ldr	r3, [pc, #20]	@ (8008a30 <prvCheckForValidListAndQueue+0x60>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	490b      	ldr	r1, [pc, #44]	@ (8008a4c <prvCheckForValidListAndQueue+0x7c>)
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f7fe fa0c 	bl	8006e3c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008a24:	f000 f97a 	bl	8008d1c <vPortExitCritical>
}
 8008a28:	bf00      	nop
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bd80      	pop	{r7, pc}
 8008a2e:	bf00      	nop
 8008a30:	20000ee8 	.word	0x20000ee8
 8008a34:	20000eb8 	.word	0x20000eb8
 8008a38:	20000ecc 	.word	0x20000ecc
 8008a3c:	20000ee0 	.word	0x20000ee0
 8008a40:	20000ee4 	.word	0x20000ee4
 8008a44:	20000f94 	.word	0x20000f94
 8008a48:	20000ef4 	.word	0x20000ef4
 8008a4c:	08009ef8 	.word	0x08009ef8

08008a50 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008a50:	b480      	push	{r7}
 8008a52:	b085      	sub	sp, #20
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	60f8      	str	r0, [r7, #12]
 8008a58:	60b9      	str	r1, [r7, #8]
 8008a5a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	3b04      	subs	r3, #4
 8008a60:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008a68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	3b04      	subs	r3, #4
 8008a6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	f023 0201 	bic.w	r2, r3, #1
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	3b04      	subs	r3, #4
 8008a7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008a80:	4a0c      	ldr	r2, [pc, #48]	@ (8008ab4 <pxPortInitialiseStack+0x64>)
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	3b14      	subs	r3, #20
 8008a8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008a8c:	687a      	ldr	r2, [r7, #4]
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	3b04      	subs	r3, #4
 8008a96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	f06f 0202 	mvn.w	r2, #2
 8008a9e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	3b20      	subs	r3, #32
 8008aa4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
}
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	3714      	adds	r7, #20
 8008aac:	46bd      	mov	sp, r7
 8008aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab2:	4770      	bx	lr
 8008ab4:	08008ab9 	.word	0x08008ab9

08008ab8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b085      	sub	sp, #20
 8008abc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008ac2:	4b13      	ldr	r3, [pc, #76]	@ (8008b10 <prvTaskExitError+0x58>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aca:	d00b      	beq.n	8008ae4 <prvTaskExitError+0x2c>
	__asm volatile
 8008acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ad0:	f383 8811 	msr	BASEPRI, r3
 8008ad4:	f3bf 8f6f 	isb	sy
 8008ad8:	f3bf 8f4f 	dsb	sy
 8008adc:	60fb      	str	r3, [r7, #12]
}
 8008ade:	bf00      	nop
 8008ae0:	bf00      	nop
 8008ae2:	e7fd      	b.n	8008ae0 <prvTaskExitError+0x28>
	__asm volatile
 8008ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ae8:	f383 8811 	msr	BASEPRI, r3
 8008aec:	f3bf 8f6f 	isb	sy
 8008af0:	f3bf 8f4f 	dsb	sy
 8008af4:	60bb      	str	r3, [r7, #8]
}
 8008af6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008af8:	bf00      	nop
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d0fc      	beq.n	8008afa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008b00:	bf00      	nop
 8008b02:	bf00      	nop
 8008b04:	3714      	adds	r7, #20
 8008b06:	46bd      	mov	sp, r7
 8008b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0c:	4770      	bx	lr
 8008b0e:	bf00      	nop
 8008b10:	2000001c 	.word	0x2000001c
	...

08008b20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008b20:	4b07      	ldr	r3, [pc, #28]	@ (8008b40 <pxCurrentTCBConst2>)
 8008b22:	6819      	ldr	r1, [r3, #0]
 8008b24:	6808      	ldr	r0, [r1, #0]
 8008b26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b2a:	f380 8809 	msr	PSP, r0
 8008b2e:	f3bf 8f6f 	isb	sy
 8008b32:	f04f 0000 	mov.w	r0, #0
 8008b36:	f380 8811 	msr	BASEPRI, r0
 8008b3a:	4770      	bx	lr
 8008b3c:	f3af 8000 	nop.w

08008b40 <pxCurrentTCBConst2>:
 8008b40:	200009b8 	.word	0x200009b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008b44:	bf00      	nop
 8008b46:	bf00      	nop

08008b48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008b48:	4808      	ldr	r0, [pc, #32]	@ (8008b6c <prvPortStartFirstTask+0x24>)
 8008b4a:	6800      	ldr	r0, [r0, #0]
 8008b4c:	6800      	ldr	r0, [r0, #0]
 8008b4e:	f380 8808 	msr	MSP, r0
 8008b52:	f04f 0000 	mov.w	r0, #0
 8008b56:	f380 8814 	msr	CONTROL, r0
 8008b5a:	b662      	cpsie	i
 8008b5c:	b661      	cpsie	f
 8008b5e:	f3bf 8f4f 	dsb	sy
 8008b62:	f3bf 8f6f 	isb	sy
 8008b66:	df00      	svc	0
 8008b68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008b6a:	bf00      	nop
 8008b6c:	e000ed08 	.word	0xe000ed08

08008b70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b086      	sub	sp, #24
 8008b74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008b76:	4b47      	ldr	r3, [pc, #284]	@ (8008c94 <xPortStartScheduler+0x124>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	4a47      	ldr	r2, [pc, #284]	@ (8008c98 <xPortStartScheduler+0x128>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d10b      	bne.n	8008b98 <xPortStartScheduler+0x28>
	__asm volatile
 8008b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b84:	f383 8811 	msr	BASEPRI, r3
 8008b88:	f3bf 8f6f 	isb	sy
 8008b8c:	f3bf 8f4f 	dsb	sy
 8008b90:	60fb      	str	r3, [r7, #12]
}
 8008b92:	bf00      	nop
 8008b94:	bf00      	nop
 8008b96:	e7fd      	b.n	8008b94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008b98:	4b3e      	ldr	r3, [pc, #248]	@ (8008c94 <xPortStartScheduler+0x124>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	4a3f      	ldr	r2, [pc, #252]	@ (8008c9c <xPortStartScheduler+0x12c>)
 8008b9e:	4293      	cmp	r3, r2
 8008ba0:	d10b      	bne.n	8008bba <xPortStartScheduler+0x4a>
	__asm volatile
 8008ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ba6:	f383 8811 	msr	BASEPRI, r3
 8008baa:	f3bf 8f6f 	isb	sy
 8008bae:	f3bf 8f4f 	dsb	sy
 8008bb2:	613b      	str	r3, [r7, #16]
}
 8008bb4:	bf00      	nop
 8008bb6:	bf00      	nop
 8008bb8:	e7fd      	b.n	8008bb6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008bba:	4b39      	ldr	r3, [pc, #228]	@ (8008ca0 <xPortStartScheduler+0x130>)
 8008bbc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	781b      	ldrb	r3, [r3, #0]
 8008bc2:	b2db      	uxtb	r3, r3
 8008bc4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008bc6:	697b      	ldr	r3, [r7, #20]
 8008bc8:	22ff      	movs	r2, #255	@ 0xff
 8008bca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008bcc:	697b      	ldr	r3, [r7, #20]
 8008bce:	781b      	ldrb	r3, [r3, #0]
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008bd4:	78fb      	ldrb	r3, [r7, #3]
 8008bd6:	b2db      	uxtb	r3, r3
 8008bd8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008bdc:	b2da      	uxtb	r2, r3
 8008bde:	4b31      	ldr	r3, [pc, #196]	@ (8008ca4 <xPortStartScheduler+0x134>)
 8008be0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008be2:	4b31      	ldr	r3, [pc, #196]	@ (8008ca8 <xPortStartScheduler+0x138>)
 8008be4:	2207      	movs	r2, #7
 8008be6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008be8:	e009      	b.n	8008bfe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008bea:	4b2f      	ldr	r3, [pc, #188]	@ (8008ca8 <xPortStartScheduler+0x138>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	3b01      	subs	r3, #1
 8008bf0:	4a2d      	ldr	r2, [pc, #180]	@ (8008ca8 <xPortStartScheduler+0x138>)
 8008bf2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008bf4:	78fb      	ldrb	r3, [r7, #3]
 8008bf6:	b2db      	uxtb	r3, r3
 8008bf8:	005b      	lsls	r3, r3, #1
 8008bfa:	b2db      	uxtb	r3, r3
 8008bfc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008bfe:	78fb      	ldrb	r3, [r7, #3]
 8008c00:	b2db      	uxtb	r3, r3
 8008c02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c06:	2b80      	cmp	r3, #128	@ 0x80
 8008c08:	d0ef      	beq.n	8008bea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008c0a:	4b27      	ldr	r3, [pc, #156]	@ (8008ca8 <xPortStartScheduler+0x138>)
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f1c3 0307 	rsb	r3, r3, #7
 8008c12:	2b04      	cmp	r3, #4
 8008c14:	d00b      	beq.n	8008c2e <xPortStartScheduler+0xbe>
	__asm volatile
 8008c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c1a:	f383 8811 	msr	BASEPRI, r3
 8008c1e:	f3bf 8f6f 	isb	sy
 8008c22:	f3bf 8f4f 	dsb	sy
 8008c26:	60bb      	str	r3, [r7, #8]
}
 8008c28:	bf00      	nop
 8008c2a:	bf00      	nop
 8008c2c:	e7fd      	b.n	8008c2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008c2e:	4b1e      	ldr	r3, [pc, #120]	@ (8008ca8 <xPortStartScheduler+0x138>)
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	021b      	lsls	r3, r3, #8
 8008c34:	4a1c      	ldr	r2, [pc, #112]	@ (8008ca8 <xPortStartScheduler+0x138>)
 8008c36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008c38:	4b1b      	ldr	r3, [pc, #108]	@ (8008ca8 <xPortStartScheduler+0x138>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008c40:	4a19      	ldr	r2, [pc, #100]	@ (8008ca8 <xPortStartScheduler+0x138>)
 8008c42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	b2da      	uxtb	r2, r3
 8008c48:	697b      	ldr	r3, [r7, #20]
 8008c4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008c4c:	4b17      	ldr	r3, [pc, #92]	@ (8008cac <xPortStartScheduler+0x13c>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4a16      	ldr	r2, [pc, #88]	@ (8008cac <xPortStartScheduler+0x13c>)
 8008c52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008c56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008c58:	4b14      	ldr	r3, [pc, #80]	@ (8008cac <xPortStartScheduler+0x13c>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4a13      	ldr	r2, [pc, #76]	@ (8008cac <xPortStartScheduler+0x13c>)
 8008c5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008c62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008c64:	f000 f8da 	bl	8008e1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008c68:	4b11      	ldr	r3, [pc, #68]	@ (8008cb0 <xPortStartScheduler+0x140>)
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008c6e:	f000 f8f9 	bl	8008e64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008c72:	4b10      	ldr	r3, [pc, #64]	@ (8008cb4 <xPortStartScheduler+0x144>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	4a0f      	ldr	r2, [pc, #60]	@ (8008cb4 <xPortStartScheduler+0x144>)
 8008c78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008c7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008c7e:	f7ff ff63 	bl	8008b48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008c82:	f7fe fd13 	bl	80076ac <vTaskSwitchContext>
	prvTaskExitError();
 8008c86:	f7ff ff17 	bl	8008ab8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008c8a:	2300      	movs	r3, #0
}
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	3718      	adds	r7, #24
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bd80      	pop	{r7, pc}
 8008c94:	e000ed00 	.word	0xe000ed00
 8008c98:	410fc271 	.word	0x410fc271
 8008c9c:	410fc270 	.word	0x410fc270
 8008ca0:	e000e400 	.word	0xe000e400
 8008ca4:	20000fe4 	.word	0x20000fe4
 8008ca8:	20000fe8 	.word	0x20000fe8
 8008cac:	e000ed20 	.word	0xe000ed20
 8008cb0:	2000001c 	.word	0x2000001c
 8008cb4:	e000ef34 	.word	0xe000ef34

08008cb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b083      	sub	sp, #12
 8008cbc:	af00      	add	r7, sp, #0
	__asm volatile
 8008cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cc2:	f383 8811 	msr	BASEPRI, r3
 8008cc6:	f3bf 8f6f 	isb	sy
 8008cca:	f3bf 8f4f 	dsb	sy
 8008cce:	607b      	str	r3, [r7, #4]
}
 8008cd0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008cd2:	4b10      	ldr	r3, [pc, #64]	@ (8008d14 <vPortEnterCritical+0x5c>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	4a0e      	ldr	r2, [pc, #56]	@ (8008d14 <vPortEnterCritical+0x5c>)
 8008cda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008cdc:	4b0d      	ldr	r3, [pc, #52]	@ (8008d14 <vPortEnterCritical+0x5c>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	2b01      	cmp	r3, #1
 8008ce2:	d110      	bne.n	8008d06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8008d18 <vPortEnterCritical+0x60>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	b2db      	uxtb	r3, r3
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d00b      	beq.n	8008d06 <vPortEnterCritical+0x4e>
	__asm volatile
 8008cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cf2:	f383 8811 	msr	BASEPRI, r3
 8008cf6:	f3bf 8f6f 	isb	sy
 8008cfa:	f3bf 8f4f 	dsb	sy
 8008cfe:	603b      	str	r3, [r7, #0]
}
 8008d00:	bf00      	nop
 8008d02:	bf00      	nop
 8008d04:	e7fd      	b.n	8008d02 <vPortEnterCritical+0x4a>
	}
}
 8008d06:	bf00      	nop
 8008d08:	370c      	adds	r7, #12
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d10:	4770      	bx	lr
 8008d12:	bf00      	nop
 8008d14:	2000001c 	.word	0x2000001c
 8008d18:	e000ed04 	.word	0xe000ed04

08008d1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b083      	sub	sp, #12
 8008d20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008d22:	4b12      	ldr	r3, [pc, #72]	@ (8008d6c <vPortExitCritical+0x50>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d10b      	bne.n	8008d42 <vPortExitCritical+0x26>
	__asm volatile
 8008d2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d2e:	f383 8811 	msr	BASEPRI, r3
 8008d32:	f3bf 8f6f 	isb	sy
 8008d36:	f3bf 8f4f 	dsb	sy
 8008d3a:	607b      	str	r3, [r7, #4]
}
 8008d3c:	bf00      	nop
 8008d3e:	bf00      	nop
 8008d40:	e7fd      	b.n	8008d3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008d42:	4b0a      	ldr	r3, [pc, #40]	@ (8008d6c <vPortExitCritical+0x50>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	3b01      	subs	r3, #1
 8008d48:	4a08      	ldr	r2, [pc, #32]	@ (8008d6c <vPortExitCritical+0x50>)
 8008d4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008d4c:	4b07      	ldr	r3, [pc, #28]	@ (8008d6c <vPortExitCritical+0x50>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d105      	bne.n	8008d60 <vPortExitCritical+0x44>
 8008d54:	2300      	movs	r3, #0
 8008d56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	f383 8811 	msr	BASEPRI, r3
}
 8008d5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008d60:	bf00      	nop
 8008d62:	370c      	adds	r7, #12
 8008d64:	46bd      	mov	sp, r7
 8008d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6a:	4770      	bx	lr
 8008d6c:	2000001c 	.word	0x2000001c

08008d70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008d70:	f3ef 8009 	mrs	r0, PSP
 8008d74:	f3bf 8f6f 	isb	sy
 8008d78:	4b15      	ldr	r3, [pc, #84]	@ (8008dd0 <pxCurrentTCBConst>)
 8008d7a:	681a      	ldr	r2, [r3, #0]
 8008d7c:	f01e 0f10 	tst.w	lr, #16
 8008d80:	bf08      	it	eq
 8008d82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008d86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d8a:	6010      	str	r0, [r2, #0]
 8008d8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008d90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008d94:	f380 8811 	msr	BASEPRI, r0
 8008d98:	f3bf 8f4f 	dsb	sy
 8008d9c:	f3bf 8f6f 	isb	sy
 8008da0:	f7fe fc84 	bl	80076ac <vTaskSwitchContext>
 8008da4:	f04f 0000 	mov.w	r0, #0
 8008da8:	f380 8811 	msr	BASEPRI, r0
 8008dac:	bc09      	pop	{r0, r3}
 8008dae:	6819      	ldr	r1, [r3, #0]
 8008db0:	6808      	ldr	r0, [r1, #0]
 8008db2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008db6:	f01e 0f10 	tst.w	lr, #16
 8008dba:	bf08      	it	eq
 8008dbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008dc0:	f380 8809 	msr	PSP, r0
 8008dc4:	f3bf 8f6f 	isb	sy
 8008dc8:	4770      	bx	lr
 8008dca:	bf00      	nop
 8008dcc:	f3af 8000 	nop.w

08008dd0 <pxCurrentTCBConst>:
 8008dd0:	200009b8 	.word	0x200009b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008dd4:	bf00      	nop
 8008dd6:	bf00      	nop

08008dd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b082      	sub	sp, #8
 8008ddc:	af00      	add	r7, sp, #0
	__asm volatile
 8008dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de2:	f383 8811 	msr	BASEPRI, r3
 8008de6:	f3bf 8f6f 	isb	sy
 8008dea:	f3bf 8f4f 	dsb	sy
 8008dee:	607b      	str	r3, [r7, #4]
}
 8008df0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008df2:	f7fe fba1 	bl	8007538 <xTaskIncrementTick>
 8008df6:	4603      	mov	r3, r0
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d003      	beq.n	8008e04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008dfc:	4b06      	ldr	r3, [pc, #24]	@ (8008e18 <xPortSysTickHandler+0x40>)
 8008dfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e02:	601a      	str	r2, [r3, #0]
 8008e04:	2300      	movs	r3, #0
 8008e06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	f383 8811 	msr	BASEPRI, r3
}
 8008e0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008e10:	bf00      	nop
 8008e12:	3708      	adds	r7, #8
 8008e14:	46bd      	mov	sp, r7
 8008e16:	bd80      	pop	{r7, pc}
 8008e18:	e000ed04 	.word	0xe000ed04

08008e1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008e20:	4b0b      	ldr	r3, [pc, #44]	@ (8008e50 <vPortSetupTimerInterrupt+0x34>)
 8008e22:	2200      	movs	r2, #0
 8008e24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008e26:	4b0b      	ldr	r3, [pc, #44]	@ (8008e54 <vPortSetupTimerInterrupt+0x38>)
 8008e28:	2200      	movs	r2, #0
 8008e2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8008e58 <vPortSetupTimerInterrupt+0x3c>)
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	4a0a      	ldr	r2, [pc, #40]	@ (8008e5c <vPortSetupTimerInterrupt+0x40>)
 8008e32:	fba2 2303 	umull	r2, r3, r2, r3
 8008e36:	099b      	lsrs	r3, r3, #6
 8008e38:	4a09      	ldr	r2, [pc, #36]	@ (8008e60 <vPortSetupTimerInterrupt+0x44>)
 8008e3a:	3b01      	subs	r3, #1
 8008e3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008e3e:	4b04      	ldr	r3, [pc, #16]	@ (8008e50 <vPortSetupTimerInterrupt+0x34>)
 8008e40:	2207      	movs	r2, #7
 8008e42:	601a      	str	r2, [r3, #0]
}
 8008e44:	bf00      	nop
 8008e46:	46bd      	mov	sp, r7
 8008e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4c:	4770      	bx	lr
 8008e4e:	bf00      	nop
 8008e50:	e000e010 	.word	0xe000e010
 8008e54:	e000e018 	.word	0xe000e018
 8008e58:	20000000 	.word	0x20000000
 8008e5c:	10624dd3 	.word	0x10624dd3
 8008e60:	e000e014 	.word	0xe000e014

08008e64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008e64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008e74 <vPortEnableVFP+0x10>
 8008e68:	6801      	ldr	r1, [r0, #0]
 8008e6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008e6e:	6001      	str	r1, [r0, #0]
 8008e70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008e72:	bf00      	nop
 8008e74:	e000ed88 	.word	0xe000ed88

08008e78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008e78:	b480      	push	{r7}
 8008e7a:	b085      	sub	sp, #20
 8008e7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008e7e:	f3ef 8305 	mrs	r3, IPSR
 8008e82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	2b0f      	cmp	r3, #15
 8008e88:	d915      	bls.n	8008eb6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008e8a:	4a18      	ldr	r2, [pc, #96]	@ (8008eec <vPortValidateInterruptPriority+0x74>)
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	4413      	add	r3, r2
 8008e90:	781b      	ldrb	r3, [r3, #0]
 8008e92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008e94:	4b16      	ldr	r3, [pc, #88]	@ (8008ef0 <vPortValidateInterruptPriority+0x78>)
 8008e96:	781b      	ldrb	r3, [r3, #0]
 8008e98:	7afa      	ldrb	r2, [r7, #11]
 8008e9a:	429a      	cmp	r2, r3
 8008e9c:	d20b      	bcs.n	8008eb6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ea2:	f383 8811 	msr	BASEPRI, r3
 8008ea6:	f3bf 8f6f 	isb	sy
 8008eaa:	f3bf 8f4f 	dsb	sy
 8008eae:	607b      	str	r3, [r7, #4]
}
 8008eb0:	bf00      	nop
 8008eb2:	bf00      	nop
 8008eb4:	e7fd      	b.n	8008eb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8008ef4 <vPortValidateInterruptPriority+0x7c>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8008ef8 <vPortValidateInterruptPriority+0x80>)
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	429a      	cmp	r2, r3
 8008ec4:	d90b      	bls.n	8008ede <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eca:	f383 8811 	msr	BASEPRI, r3
 8008ece:	f3bf 8f6f 	isb	sy
 8008ed2:	f3bf 8f4f 	dsb	sy
 8008ed6:	603b      	str	r3, [r7, #0]
}
 8008ed8:	bf00      	nop
 8008eda:	bf00      	nop
 8008edc:	e7fd      	b.n	8008eda <vPortValidateInterruptPriority+0x62>
	}
 8008ede:	bf00      	nop
 8008ee0:	3714      	adds	r7, #20
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee8:	4770      	bx	lr
 8008eea:	bf00      	nop
 8008eec:	e000e3f0 	.word	0xe000e3f0
 8008ef0:	20000fe4 	.word	0x20000fe4
 8008ef4:	e000ed0c 	.word	0xe000ed0c
 8008ef8:	20000fe8 	.word	0x20000fe8

08008efc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b08a      	sub	sp, #40	@ 0x28
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008f04:	2300      	movs	r3, #0
 8008f06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008f08:	f7fe fa5a 	bl	80073c0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008f0c:	4b5c      	ldr	r3, [pc, #368]	@ (8009080 <pvPortMalloc+0x184>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d101      	bne.n	8008f18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008f14:	f000 f924 	bl	8009160 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008f18:	4b5a      	ldr	r3, [pc, #360]	@ (8009084 <pvPortMalloc+0x188>)
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	4013      	ands	r3, r2
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	f040 8095 	bne.w	8009050 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d01e      	beq.n	8008f6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008f2c:	2208      	movs	r2, #8
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	4413      	add	r3, r2
 8008f32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f003 0307 	and.w	r3, r3, #7
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d015      	beq.n	8008f6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	f023 0307 	bic.w	r3, r3, #7
 8008f44:	3308      	adds	r3, #8
 8008f46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	f003 0307 	and.w	r3, r3, #7
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d00b      	beq.n	8008f6a <pvPortMalloc+0x6e>
	__asm volatile
 8008f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f56:	f383 8811 	msr	BASEPRI, r3
 8008f5a:	f3bf 8f6f 	isb	sy
 8008f5e:	f3bf 8f4f 	dsb	sy
 8008f62:	617b      	str	r3, [r7, #20]
}
 8008f64:	bf00      	nop
 8008f66:	bf00      	nop
 8008f68:	e7fd      	b.n	8008f66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d06f      	beq.n	8009050 <pvPortMalloc+0x154>
 8008f70:	4b45      	ldr	r3, [pc, #276]	@ (8009088 <pvPortMalloc+0x18c>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	687a      	ldr	r2, [r7, #4]
 8008f76:	429a      	cmp	r2, r3
 8008f78:	d86a      	bhi.n	8009050 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008f7a:	4b44      	ldr	r3, [pc, #272]	@ (800908c <pvPortMalloc+0x190>)
 8008f7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008f7e:	4b43      	ldr	r3, [pc, #268]	@ (800908c <pvPortMalloc+0x190>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f84:	e004      	b.n	8008f90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	687a      	ldr	r2, [r7, #4]
 8008f96:	429a      	cmp	r2, r3
 8008f98:	d903      	bls.n	8008fa2 <pvPortMalloc+0xa6>
 8008f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d1f1      	bne.n	8008f86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008fa2:	4b37      	ldr	r3, [pc, #220]	@ (8009080 <pvPortMalloc+0x184>)
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fa8:	429a      	cmp	r2, r3
 8008faa:	d051      	beq.n	8009050 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008fac:	6a3b      	ldr	r3, [r7, #32]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	2208      	movs	r2, #8
 8008fb2:	4413      	add	r3, r2
 8008fb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb8:	681a      	ldr	r2, [r3, #0]
 8008fba:	6a3b      	ldr	r3, [r7, #32]
 8008fbc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc0:	685a      	ldr	r2, [r3, #4]
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	1ad2      	subs	r2, r2, r3
 8008fc6:	2308      	movs	r3, #8
 8008fc8:	005b      	lsls	r3, r3, #1
 8008fca:	429a      	cmp	r2, r3
 8008fcc:	d920      	bls.n	8009010 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008fce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	4413      	add	r3, r2
 8008fd4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008fd6:	69bb      	ldr	r3, [r7, #24]
 8008fd8:	f003 0307 	and.w	r3, r3, #7
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d00b      	beq.n	8008ff8 <pvPortMalloc+0xfc>
	__asm volatile
 8008fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fe4:	f383 8811 	msr	BASEPRI, r3
 8008fe8:	f3bf 8f6f 	isb	sy
 8008fec:	f3bf 8f4f 	dsb	sy
 8008ff0:	613b      	str	r3, [r7, #16]
}
 8008ff2:	bf00      	nop
 8008ff4:	bf00      	nop
 8008ff6:	e7fd      	b.n	8008ff4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ffa:	685a      	ldr	r2, [r3, #4]
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	1ad2      	subs	r2, r2, r3
 8009000:	69bb      	ldr	r3, [r7, #24]
 8009002:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009006:	687a      	ldr	r2, [r7, #4]
 8009008:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800900a:	69b8      	ldr	r0, [r7, #24]
 800900c:	f000 f90a 	bl	8009224 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009010:	4b1d      	ldr	r3, [pc, #116]	@ (8009088 <pvPortMalloc+0x18c>)
 8009012:	681a      	ldr	r2, [r3, #0]
 8009014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009016:	685b      	ldr	r3, [r3, #4]
 8009018:	1ad3      	subs	r3, r2, r3
 800901a:	4a1b      	ldr	r2, [pc, #108]	@ (8009088 <pvPortMalloc+0x18c>)
 800901c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800901e:	4b1a      	ldr	r3, [pc, #104]	@ (8009088 <pvPortMalloc+0x18c>)
 8009020:	681a      	ldr	r2, [r3, #0]
 8009022:	4b1b      	ldr	r3, [pc, #108]	@ (8009090 <pvPortMalloc+0x194>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	429a      	cmp	r2, r3
 8009028:	d203      	bcs.n	8009032 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800902a:	4b17      	ldr	r3, [pc, #92]	@ (8009088 <pvPortMalloc+0x18c>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	4a18      	ldr	r2, [pc, #96]	@ (8009090 <pvPortMalloc+0x194>)
 8009030:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009034:	685a      	ldr	r2, [r3, #4]
 8009036:	4b13      	ldr	r3, [pc, #76]	@ (8009084 <pvPortMalloc+0x188>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	431a      	orrs	r2, r3
 800903c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800903e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009042:	2200      	movs	r2, #0
 8009044:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009046:	4b13      	ldr	r3, [pc, #76]	@ (8009094 <pvPortMalloc+0x198>)
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	3301      	adds	r3, #1
 800904c:	4a11      	ldr	r2, [pc, #68]	@ (8009094 <pvPortMalloc+0x198>)
 800904e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009050:	f7fe f9c4 	bl	80073dc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009054:	69fb      	ldr	r3, [r7, #28]
 8009056:	f003 0307 	and.w	r3, r3, #7
 800905a:	2b00      	cmp	r3, #0
 800905c:	d00b      	beq.n	8009076 <pvPortMalloc+0x17a>
	__asm volatile
 800905e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009062:	f383 8811 	msr	BASEPRI, r3
 8009066:	f3bf 8f6f 	isb	sy
 800906a:	f3bf 8f4f 	dsb	sy
 800906e:	60fb      	str	r3, [r7, #12]
}
 8009070:	bf00      	nop
 8009072:	bf00      	nop
 8009074:	e7fd      	b.n	8009072 <pvPortMalloc+0x176>
	return pvReturn;
 8009076:	69fb      	ldr	r3, [r7, #28]
}
 8009078:	4618      	mov	r0, r3
 800907a:	3728      	adds	r7, #40	@ 0x28
 800907c:	46bd      	mov	sp, r7
 800907e:	bd80      	pop	{r7, pc}
 8009080:	20004bf4 	.word	0x20004bf4
 8009084:	20004c08 	.word	0x20004c08
 8009088:	20004bf8 	.word	0x20004bf8
 800908c:	20004bec 	.word	0x20004bec
 8009090:	20004bfc 	.word	0x20004bfc
 8009094:	20004c00 	.word	0x20004c00

08009098 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b086      	sub	sp, #24
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d04f      	beq.n	800914a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80090aa:	2308      	movs	r3, #8
 80090ac:	425b      	negs	r3, r3
 80090ae:	697a      	ldr	r2, [r7, #20]
 80090b0:	4413      	add	r3, r2
 80090b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80090b4:	697b      	ldr	r3, [r7, #20]
 80090b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80090b8:	693b      	ldr	r3, [r7, #16]
 80090ba:	685a      	ldr	r2, [r3, #4]
 80090bc:	4b25      	ldr	r3, [pc, #148]	@ (8009154 <vPortFree+0xbc>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	4013      	ands	r3, r2
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d10b      	bne.n	80090de <vPortFree+0x46>
	__asm volatile
 80090c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ca:	f383 8811 	msr	BASEPRI, r3
 80090ce:	f3bf 8f6f 	isb	sy
 80090d2:	f3bf 8f4f 	dsb	sy
 80090d6:	60fb      	str	r3, [r7, #12]
}
 80090d8:	bf00      	nop
 80090da:	bf00      	nop
 80090dc:	e7fd      	b.n	80090da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80090de:	693b      	ldr	r3, [r7, #16]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d00b      	beq.n	80090fe <vPortFree+0x66>
	__asm volatile
 80090e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ea:	f383 8811 	msr	BASEPRI, r3
 80090ee:	f3bf 8f6f 	isb	sy
 80090f2:	f3bf 8f4f 	dsb	sy
 80090f6:	60bb      	str	r3, [r7, #8]
}
 80090f8:	bf00      	nop
 80090fa:	bf00      	nop
 80090fc:	e7fd      	b.n	80090fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80090fe:	693b      	ldr	r3, [r7, #16]
 8009100:	685a      	ldr	r2, [r3, #4]
 8009102:	4b14      	ldr	r3, [pc, #80]	@ (8009154 <vPortFree+0xbc>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	4013      	ands	r3, r2
 8009108:	2b00      	cmp	r3, #0
 800910a:	d01e      	beq.n	800914a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d11a      	bne.n	800914a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009114:	693b      	ldr	r3, [r7, #16]
 8009116:	685a      	ldr	r2, [r3, #4]
 8009118:	4b0e      	ldr	r3, [pc, #56]	@ (8009154 <vPortFree+0xbc>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	43db      	mvns	r3, r3
 800911e:	401a      	ands	r2, r3
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009124:	f7fe f94c 	bl	80073c0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	685a      	ldr	r2, [r3, #4]
 800912c:	4b0a      	ldr	r3, [pc, #40]	@ (8009158 <vPortFree+0xc0>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	4413      	add	r3, r2
 8009132:	4a09      	ldr	r2, [pc, #36]	@ (8009158 <vPortFree+0xc0>)
 8009134:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009136:	6938      	ldr	r0, [r7, #16]
 8009138:	f000 f874 	bl	8009224 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800913c:	4b07      	ldr	r3, [pc, #28]	@ (800915c <vPortFree+0xc4>)
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	3301      	adds	r3, #1
 8009142:	4a06      	ldr	r2, [pc, #24]	@ (800915c <vPortFree+0xc4>)
 8009144:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009146:	f7fe f949 	bl	80073dc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800914a:	bf00      	nop
 800914c:	3718      	adds	r7, #24
 800914e:	46bd      	mov	sp, r7
 8009150:	bd80      	pop	{r7, pc}
 8009152:	bf00      	nop
 8009154:	20004c08 	.word	0x20004c08
 8009158:	20004bf8 	.word	0x20004bf8
 800915c:	20004c04 	.word	0x20004c04

08009160 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009160:	b480      	push	{r7}
 8009162:	b085      	sub	sp, #20
 8009164:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009166:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800916a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800916c:	4b27      	ldr	r3, [pc, #156]	@ (800920c <prvHeapInit+0xac>)
 800916e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	f003 0307 	and.w	r3, r3, #7
 8009176:	2b00      	cmp	r3, #0
 8009178:	d00c      	beq.n	8009194 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	3307      	adds	r3, #7
 800917e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	f023 0307 	bic.w	r3, r3, #7
 8009186:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009188:	68ba      	ldr	r2, [r7, #8]
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	1ad3      	subs	r3, r2, r3
 800918e:	4a1f      	ldr	r2, [pc, #124]	@ (800920c <prvHeapInit+0xac>)
 8009190:	4413      	add	r3, r2
 8009192:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009198:	4a1d      	ldr	r2, [pc, #116]	@ (8009210 <prvHeapInit+0xb0>)
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800919e:	4b1c      	ldr	r3, [pc, #112]	@ (8009210 <prvHeapInit+0xb0>)
 80091a0:	2200      	movs	r2, #0
 80091a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	68ba      	ldr	r2, [r7, #8]
 80091a8:	4413      	add	r3, r2
 80091aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80091ac:	2208      	movs	r2, #8
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	1a9b      	subs	r3, r3, r2
 80091b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	f023 0307 	bic.w	r3, r3, #7
 80091ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	4a15      	ldr	r2, [pc, #84]	@ (8009214 <prvHeapInit+0xb4>)
 80091c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80091c2:	4b14      	ldr	r3, [pc, #80]	@ (8009214 <prvHeapInit+0xb4>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	2200      	movs	r2, #0
 80091c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80091ca:	4b12      	ldr	r3, [pc, #72]	@ (8009214 <prvHeapInit+0xb4>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	2200      	movs	r2, #0
 80091d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	68fa      	ldr	r2, [r7, #12]
 80091da:	1ad2      	subs	r2, r2, r3
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80091e0:	4b0c      	ldr	r3, [pc, #48]	@ (8009214 <prvHeapInit+0xb4>)
 80091e2:	681a      	ldr	r2, [r3, #0]
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	685b      	ldr	r3, [r3, #4]
 80091ec:	4a0a      	ldr	r2, [pc, #40]	@ (8009218 <prvHeapInit+0xb8>)
 80091ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	685b      	ldr	r3, [r3, #4]
 80091f4:	4a09      	ldr	r2, [pc, #36]	@ (800921c <prvHeapInit+0xbc>)
 80091f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80091f8:	4b09      	ldr	r3, [pc, #36]	@ (8009220 <prvHeapInit+0xc0>)
 80091fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80091fe:	601a      	str	r2, [r3, #0]
}
 8009200:	bf00      	nop
 8009202:	3714      	adds	r7, #20
 8009204:	46bd      	mov	sp, r7
 8009206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920a:	4770      	bx	lr
 800920c:	20000fec 	.word	0x20000fec
 8009210:	20004bec 	.word	0x20004bec
 8009214:	20004bf4 	.word	0x20004bf4
 8009218:	20004bfc 	.word	0x20004bfc
 800921c:	20004bf8 	.word	0x20004bf8
 8009220:	20004c08 	.word	0x20004c08

08009224 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009224:	b480      	push	{r7}
 8009226:	b085      	sub	sp, #20
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800922c:	4b28      	ldr	r3, [pc, #160]	@ (80092d0 <prvInsertBlockIntoFreeList+0xac>)
 800922e:	60fb      	str	r3, [r7, #12]
 8009230:	e002      	b.n	8009238 <prvInsertBlockIntoFreeList+0x14>
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	60fb      	str	r3, [r7, #12]
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	687a      	ldr	r2, [r7, #4]
 800923e:	429a      	cmp	r2, r3
 8009240:	d8f7      	bhi.n	8009232 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	685b      	ldr	r3, [r3, #4]
 800924a:	68ba      	ldr	r2, [r7, #8]
 800924c:	4413      	add	r3, r2
 800924e:	687a      	ldr	r2, [r7, #4]
 8009250:	429a      	cmp	r2, r3
 8009252:	d108      	bne.n	8009266 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	685a      	ldr	r2, [r3, #4]
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	685b      	ldr	r3, [r3, #4]
 800925c:	441a      	add	r2, r3
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	685b      	ldr	r3, [r3, #4]
 800926e:	68ba      	ldr	r2, [r7, #8]
 8009270:	441a      	add	r2, r3
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	429a      	cmp	r2, r3
 8009278:	d118      	bne.n	80092ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681a      	ldr	r2, [r3, #0]
 800927e:	4b15      	ldr	r3, [pc, #84]	@ (80092d4 <prvInsertBlockIntoFreeList+0xb0>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	429a      	cmp	r2, r3
 8009284:	d00d      	beq.n	80092a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	685a      	ldr	r2, [r3, #4]
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	441a      	add	r2, r3
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	681a      	ldr	r2, [r3, #0]
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	601a      	str	r2, [r3, #0]
 80092a0:	e008      	b.n	80092b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80092a2:	4b0c      	ldr	r3, [pc, #48]	@ (80092d4 <prvInsertBlockIntoFreeList+0xb0>)
 80092a4:	681a      	ldr	r2, [r3, #0]
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	601a      	str	r2, [r3, #0]
 80092aa:	e003      	b.n	80092b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	681a      	ldr	r2, [r3, #0]
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80092b4:	68fa      	ldr	r2, [r7, #12]
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	429a      	cmp	r2, r3
 80092ba:	d002      	beq.n	80092c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	687a      	ldr	r2, [r7, #4]
 80092c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80092c2:	bf00      	nop
 80092c4:	3714      	adds	r7, #20
 80092c6:	46bd      	mov	sp, r7
 80092c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092cc:	4770      	bx	lr
 80092ce:	bf00      	nop
 80092d0:	20004bec 	.word	0x20004bec
 80092d4:	20004bf4 	.word	0x20004bf4

080092d8 <siprintf>:
 80092d8:	b40e      	push	{r1, r2, r3}
 80092da:	b510      	push	{r4, lr}
 80092dc:	b09d      	sub	sp, #116	@ 0x74
 80092de:	ab1f      	add	r3, sp, #124	@ 0x7c
 80092e0:	9002      	str	r0, [sp, #8]
 80092e2:	9006      	str	r0, [sp, #24]
 80092e4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80092e8:	480a      	ldr	r0, [pc, #40]	@ (8009314 <siprintf+0x3c>)
 80092ea:	9107      	str	r1, [sp, #28]
 80092ec:	9104      	str	r1, [sp, #16]
 80092ee:	490a      	ldr	r1, [pc, #40]	@ (8009318 <siprintf+0x40>)
 80092f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80092f4:	9105      	str	r1, [sp, #20]
 80092f6:	2400      	movs	r4, #0
 80092f8:	a902      	add	r1, sp, #8
 80092fa:	6800      	ldr	r0, [r0, #0]
 80092fc:	9301      	str	r3, [sp, #4]
 80092fe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009300:	f000 fa08 	bl	8009714 <_svfiprintf_r>
 8009304:	9b02      	ldr	r3, [sp, #8]
 8009306:	701c      	strb	r4, [r3, #0]
 8009308:	b01d      	add	sp, #116	@ 0x74
 800930a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800930e:	b003      	add	sp, #12
 8009310:	4770      	bx	lr
 8009312:	bf00      	nop
 8009314:	20000020 	.word	0x20000020
 8009318:	ffff0208 	.word	0xffff0208

0800931c <memset>:
 800931c:	4402      	add	r2, r0
 800931e:	4603      	mov	r3, r0
 8009320:	4293      	cmp	r3, r2
 8009322:	d100      	bne.n	8009326 <memset+0xa>
 8009324:	4770      	bx	lr
 8009326:	f803 1b01 	strb.w	r1, [r3], #1
 800932a:	e7f9      	b.n	8009320 <memset+0x4>

0800932c <_reclaim_reent>:
 800932c:	4b2d      	ldr	r3, [pc, #180]	@ (80093e4 <_reclaim_reent+0xb8>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4283      	cmp	r3, r0
 8009332:	b570      	push	{r4, r5, r6, lr}
 8009334:	4604      	mov	r4, r0
 8009336:	d053      	beq.n	80093e0 <_reclaim_reent+0xb4>
 8009338:	69c3      	ldr	r3, [r0, #28]
 800933a:	b31b      	cbz	r3, 8009384 <_reclaim_reent+0x58>
 800933c:	68db      	ldr	r3, [r3, #12]
 800933e:	b163      	cbz	r3, 800935a <_reclaim_reent+0x2e>
 8009340:	2500      	movs	r5, #0
 8009342:	69e3      	ldr	r3, [r4, #28]
 8009344:	68db      	ldr	r3, [r3, #12]
 8009346:	5959      	ldr	r1, [r3, r5]
 8009348:	b9b1      	cbnz	r1, 8009378 <_reclaim_reent+0x4c>
 800934a:	3504      	adds	r5, #4
 800934c:	2d80      	cmp	r5, #128	@ 0x80
 800934e:	d1f8      	bne.n	8009342 <_reclaim_reent+0x16>
 8009350:	69e3      	ldr	r3, [r4, #28]
 8009352:	4620      	mov	r0, r4
 8009354:	68d9      	ldr	r1, [r3, #12]
 8009356:	f000 f889 	bl	800946c <_free_r>
 800935a:	69e3      	ldr	r3, [r4, #28]
 800935c:	6819      	ldr	r1, [r3, #0]
 800935e:	b111      	cbz	r1, 8009366 <_reclaim_reent+0x3a>
 8009360:	4620      	mov	r0, r4
 8009362:	f000 f883 	bl	800946c <_free_r>
 8009366:	69e3      	ldr	r3, [r4, #28]
 8009368:	689d      	ldr	r5, [r3, #8]
 800936a:	b15d      	cbz	r5, 8009384 <_reclaim_reent+0x58>
 800936c:	4629      	mov	r1, r5
 800936e:	4620      	mov	r0, r4
 8009370:	682d      	ldr	r5, [r5, #0]
 8009372:	f000 f87b 	bl	800946c <_free_r>
 8009376:	e7f8      	b.n	800936a <_reclaim_reent+0x3e>
 8009378:	680e      	ldr	r6, [r1, #0]
 800937a:	4620      	mov	r0, r4
 800937c:	f000 f876 	bl	800946c <_free_r>
 8009380:	4631      	mov	r1, r6
 8009382:	e7e1      	b.n	8009348 <_reclaim_reent+0x1c>
 8009384:	6961      	ldr	r1, [r4, #20]
 8009386:	b111      	cbz	r1, 800938e <_reclaim_reent+0x62>
 8009388:	4620      	mov	r0, r4
 800938a:	f000 f86f 	bl	800946c <_free_r>
 800938e:	69e1      	ldr	r1, [r4, #28]
 8009390:	b111      	cbz	r1, 8009398 <_reclaim_reent+0x6c>
 8009392:	4620      	mov	r0, r4
 8009394:	f000 f86a 	bl	800946c <_free_r>
 8009398:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800939a:	b111      	cbz	r1, 80093a2 <_reclaim_reent+0x76>
 800939c:	4620      	mov	r0, r4
 800939e:	f000 f865 	bl	800946c <_free_r>
 80093a2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80093a4:	b111      	cbz	r1, 80093ac <_reclaim_reent+0x80>
 80093a6:	4620      	mov	r0, r4
 80093a8:	f000 f860 	bl	800946c <_free_r>
 80093ac:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80093ae:	b111      	cbz	r1, 80093b6 <_reclaim_reent+0x8a>
 80093b0:	4620      	mov	r0, r4
 80093b2:	f000 f85b 	bl	800946c <_free_r>
 80093b6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80093b8:	b111      	cbz	r1, 80093c0 <_reclaim_reent+0x94>
 80093ba:	4620      	mov	r0, r4
 80093bc:	f000 f856 	bl	800946c <_free_r>
 80093c0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80093c2:	b111      	cbz	r1, 80093ca <_reclaim_reent+0x9e>
 80093c4:	4620      	mov	r0, r4
 80093c6:	f000 f851 	bl	800946c <_free_r>
 80093ca:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80093cc:	b111      	cbz	r1, 80093d4 <_reclaim_reent+0xa8>
 80093ce:	4620      	mov	r0, r4
 80093d0:	f000 f84c 	bl	800946c <_free_r>
 80093d4:	6a23      	ldr	r3, [r4, #32]
 80093d6:	b11b      	cbz	r3, 80093e0 <_reclaim_reent+0xb4>
 80093d8:	4620      	mov	r0, r4
 80093da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80093de:	4718      	bx	r3
 80093e0:	bd70      	pop	{r4, r5, r6, pc}
 80093e2:	bf00      	nop
 80093e4:	20000020 	.word	0x20000020

080093e8 <__errno>:
 80093e8:	4b01      	ldr	r3, [pc, #4]	@ (80093f0 <__errno+0x8>)
 80093ea:	6818      	ldr	r0, [r3, #0]
 80093ec:	4770      	bx	lr
 80093ee:	bf00      	nop
 80093f0:	20000020 	.word	0x20000020

080093f4 <__libc_init_array>:
 80093f4:	b570      	push	{r4, r5, r6, lr}
 80093f6:	4d0d      	ldr	r5, [pc, #52]	@ (800942c <__libc_init_array+0x38>)
 80093f8:	4c0d      	ldr	r4, [pc, #52]	@ (8009430 <__libc_init_array+0x3c>)
 80093fa:	1b64      	subs	r4, r4, r5
 80093fc:	10a4      	asrs	r4, r4, #2
 80093fe:	2600      	movs	r6, #0
 8009400:	42a6      	cmp	r6, r4
 8009402:	d109      	bne.n	8009418 <__libc_init_array+0x24>
 8009404:	4d0b      	ldr	r5, [pc, #44]	@ (8009434 <__libc_init_array+0x40>)
 8009406:	4c0c      	ldr	r4, [pc, #48]	@ (8009438 <__libc_init_array+0x44>)
 8009408:	f000 fc6c 	bl	8009ce4 <_init>
 800940c:	1b64      	subs	r4, r4, r5
 800940e:	10a4      	asrs	r4, r4, #2
 8009410:	2600      	movs	r6, #0
 8009412:	42a6      	cmp	r6, r4
 8009414:	d105      	bne.n	8009422 <__libc_init_array+0x2e>
 8009416:	bd70      	pop	{r4, r5, r6, pc}
 8009418:	f855 3b04 	ldr.w	r3, [r5], #4
 800941c:	4798      	blx	r3
 800941e:	3601      	adds	r6, #1
 8009420:	e7ee      	b.n	8009400 <__libc_init_array+0xc>
 8009422:	f855 3b04 	ldr.w	r3, [r5], #4
 8009426:	4798      	blx	r3
 8009428:	3601      	adds	r6, #1
 800942a:	e7f2      	b.n	8009412 <__libc_init_array+0x1e>
 800942c:	0800a088 	.word	0x0800a088
 8009430:	0800a088 	.word	0x0800a088
 8009434:	0800a088 	.word	0x0800a088
 8009438:	0800a08c 	.word	0x0800a08c

0800943c <__retarget_lock_acquire_recursive>:
 800943c:	4770      	bx	lr

0800943e <__retarget_lock_release_recursive>:
 800943e:	4770      	bx	lr

08009440 <strcpy>:
 8009440:	4603      	mov	r3, r0
 8009442:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009446:	f803 2b01 	strb.w	r2, [r3], #1
 800944a:	2a00      	cmp	r2, #0
 800944c:	d1f9      	bne.n	8009442 <strcpy+0x2>
 800944e:	4770      	bx	lr

08009450 <memcpy>:
 8009450:	440a      	add	r2, r1
 8009452:	4291      	cmp	r1, r2
 8009454:	f100 33ff 	add.w	r3, r0, #4294967295
 8009458:	d100      	bne.n	800945c <memcpy+0xc>
 800945a:	4770      	bx	lr
 800945c:	b510      	push	{r4, lr}
 800945e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009462:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009466:	4291      	cmp	r1, r2
 8009468:	d1f9      	bne.n	800945e <memcpy+0xe>
 800946a:	bd10      	pop	{r4, pc}

0800946c <_free_r>:
 800946c:	b538      	push	{r3, r4, r5, lr}
 800946e:	4605      	mov	r5, r0
 8009470:	2900      	cmp	r1, #0
 8009472:	d041      	beq.n	80094f8 <_free_r+0x8c>
 8009474:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009478:	1f0c      	subs	r4, r1, #4
 800947a:	2b00      	cmp	r3, #0
 800947c:	bfb8      	it	lt
 800947e:	18e4      	addlt	r4, r4, r3
 8009480:	f000 f8e0 	bl	8009644 <__malloc_lock>
 8009484:	4a1d      	ldr	r2, [pc, #116]	@ (80094fc <_free_r+0x90>)
 8009486:	6813      	ldr	r3, [r2, #0]
 8009488:	b933      	cbnz	r3, 8009498 <_free_r+0x2c>
 800948a:	6063      	str	r3, [r4, #4]
 800948c:	6014      	str	r4, [r2, #0]
 800948e:	4628      	mov	r0, r5
 8009490:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009494:	f000 b8dc 	b.w	8009650 <__malloc_unlock>
 8009498:	42a3      	cmp	r3, r4
 800949a:	d908      	bls.n	80094ae <_free_r+0x42>
 800949c:	6820      	ldr	r0, [r4, #0]
 800949e:	1821      	adds	r1, r4, r0
 80094a0:	428b      	cmp	r3, r1
 80094a2:	bf01      	itttt	eq
 80094a4:	6819      	ldreq	r1, [r3, #0]
 80094a6:	685b      	ldreq	r3, [r3, #4]
 80094a8:	1809      	addeq	r1, r1, r0
 80094aa:	6021      	streq	r1, [r4, #0]
 80094ac:	e7ed      	b.n	800948a <_free_r+0x1e>
 80094ae:	461a      	mov	r2, r3
 80094b0:	685b      	ldr	r3, [r3, #4]
 80094b2:	b10b      	cbz	r3, 80094b8 <_free_r+0x4c>
 80094b4:	42a3      	cmp	r3, r4
 80094b6:	d9fa      	bls.n	80094ae <_free_r+0x42>
 80094b8:	6811      	ldr	r1, [r2, #0]
 80094ba:	1850      	adds	r0, r2, r1
 80094bc:	42a0      	cmp	r0, r4
 80094be:	d10b      	bne.n	80094d8 <_free_r+0x6c>
 80094c0:	6820      	ldr	r0, [r4, #0]
 80094c2:	4401      	add	r1, r0
 80094c4:	1850      	adds	r0, r2, r1
 80094c6:	4283      	cmp	r3, r0
 80094c8:	6011      	str	r1, [r2, #0]
 80094ca:	d1e0      	bne.n	800948e <_free_r+0x22>
 80094cc:	6818      	ldr	r0, [r3, #0]
 80094ce:	685b      	ldr	r3, [r3, #4]
 80094d0:	6053      	str	r3, [r2, #4]
 80094d2:	4408      	add	r0, r1
 80094d4:	6010      	str	r0, [r2, #0]
 80094d6:	e7da      	b.n	800948e <_free_r+0x22>
 80094d8:	d902      	bls.n	80094e0 <_free_r+0x74>
 80094da:	230c      	movs	r3, #12
 80094dc:	602b      	str	r3, [r5, #0]
 80094de:	e7d6      	b.n	800948e <_free_r+0x22>
 80094e0:	6820      	ldr	r0, [r4, #0]
 80094e2:	1821      	adds	r1, r4, r0
 80094e4:	428b      	cmp	r3, r1
 80094e6:	bf04      	itt	eq
 80094e8:	6819      	ldreq	r1, [r3, #0]
 80094ea:	685b      	ldreq	r3, [r3, #4]
 80094ec:	6063      	str	r3, [r4, #4]
 80094ee:	bf04      	itt	eq
 80094f0:	1809      	addeq	r1, r1, r0
 80094f2:	6021      	streq	r1, [r4, #0]
 80094f4:	6054      	str	r4, [r2, #4]
 80094f6:	e7ca      	b.n	800948e <_free_r+0x22>
 80094f8:	bd38      	pop	{r3, r4, r5, pc}
 80094fa:	bf00      	nop
 80094fc:	20004d50 	.word	0x20004d50

08009500 <sbrk_aligned>:
 8009500:	b570      	push	{r4, r5, r6, lr}
 8009502:	4e0f      	ldr	r6, [pc, #60]	@ (8009540 <sbrk_aligned+0x40>)
 8009504:	460c      	mov	r4, r1
 8009506:	6831      	ldr	r1, [r6, #0]
 8009508:	4605      	mov	r5, r0
 800950a:	b911      	cbnz	r1, 8009512 <sbrk_aligned+0x12>
 800950c:	f000 fba4 	bl	8009c58 <_sbrk_r>
 8009510:	6030      	str	r0, [r6, #0]
 8009512:	4621      	mov	r1, r4
 8009514:	4628      	mov	r0, r5
 8009516:	f000 fb9f 	bl	8009c58 <_sbrk_r>
 800951a:	1c43      	adds	r3, r0, #1
 800951c:	d103      	bne.n	8009526 <sbrk_aligned+0x26>
 800951e:	f04f 34ff 	mov.w	r4, #4294967295
 8009522:	4620      	mov	r0, r4
 8009524:	bd70      	pop	{r4, r5, r6, pc}
 8009526:	1cc4      	adds	r4, r0, #3
 8009528:	f024 0403 	bic.w	r4, r4, #3
 800952c:	42a0      	cmp	r0, r4
 800952e:	d0f8      	beq.n	8009522 <sbrk_aligned+0x22>
 8009530:	1a21      	subs	r1, r4, r0
 8009532:	4628      	mov	r0, r5
 8009534:	f000 fb90 	bl	8009c58 <_sbrk_r>
 8009538:	3001      	adds	r0, #1
 800953a:	d1f2      	bne.n	8009522 <sbrk_aligned+0x22>
 800953c:	e7ef      	b.n	800951e <sbrk_aligned+0x1e>
 800953e:	bf00      	nop
 8009540:	20004d4c 	.word	0x20004d4c

08009544 <_malloc_r>:
 8009544:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009548:	1ccd      	adds	r5, r1, #3
 800954a:	f025 0503 	bic.w	r5, r5, #3
 800954e:	3508      	adds	r5, #8
 8009550:	2d0c      	cmp	r5, #12
 8009552:	bf38      	it	cc
 8009554:	250c      	movcc	r5, #12
 8009556:	2d00      	cmp	r5, #0
 8009558:	4606      	mov	r6, r0
 800955a:	db01      	blt.n	8009560 <_malloc_r+0x1c>
 800955c:	42a9      	cmp	r1, r5
 800955e:	d904      	bls.n	800956a <_malloc_r+0x26>
 8009560:	230c      	movs	r3, #12
 8009562:	6033      	str	r3, [r6, #0]
 8009564:	2000      	movs	r0, #0
 8009566:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800956a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009640 <_malloc_r+0xfc>
 800956e:	f000 f869 	bl	8009644 <__malloc_lock>
 8009572:	f8d8 3000 	ldr.w	r3, [r8]
 8009576:	461c      	mov	r4, r3
 8009578:	bb44      	cbnz	r4, 80095cc <_malloc_r+0x88>
 800957a:	4629      	mov	r1, r5
 800957c:	4630      	mov	r0, r6
 800957e:	f7ff ffbf 	bl	8009500 <sbrk_aligned>
 8009582:	1c43      	adds	r3, r0, #1
 8009584:	4604      	mov	r4, r0
 8009586:	d158      	bne.n	800963a <_malloc_r+0xf6>
 8009588:	f8d8 4000 	ldr.w	r4, [r8]
 800958c:	4627      	mov	r7, r4
 800958e:	2f00      	cmp	r7, #0
 8009590:	d143      	bne.n	800961a <_malloc_r+0xd6>
 8009592:	2c00      	cmp	r4, #0
 8009594:	d04b      	beq.n	800962e <_malloc_r+0xea>
 8009596:	6823      	ldr	r3, [r4, #0]
 8009598:	4639      	mov	r1, r7
 800959a:	4630      	mov	r0, r6
 800959c:	eb04 0903 	add.w	r9, r4, r3
 80095a0:	f000 fb5a 	bl	8009c58 <_sbrk_r>
 80095a4:	4581      	cmp	r9, r0
 80095a6:	d142      	bne.n	800962e <_malloc_r+0xea>
 80095a8:	6821      	ldr	r1, [r4, #0]
 80095aa:	1a6d      	subs	r5, r5, r1
 80095ac:	4629      	mov	r1, r5
 80095ae:	4630      	mov	r0, r6
 80095b0:	f7ff ffa6 	bl	8009500 <sbrk_aligned>
 80095b4:	3001      	adds	r0, #1
 80095b6:	d03a      	beq.n	800962e <_malloc_r+0xea>
 80095b8:	6823      	ldr	r3, [r4, #0]
 80095ba:	442b      	add	r3, r5
 80095bc:	6023      	str	r3, [r4, #0]
 80095be:	f8d8 3000 	ldr.w	r3, [r8]
 80095c2:	685a      	ldr	r2, [r3, #4]
 80095c4:	bb62      	cbnz	r2, 8009620 <_malloc_r+0xdc>
 80095c6:	f8c8 7000 	str.w	r7, [r8]
 80095ca:	e00f      	b.n	80095ec <_malloc_r+0xa8>
 80095cc:	6822      	ldr	r2, [r4, #0]
 80095ce:	1b52      	subs	r2, r2, r5
 80095d0:	d420      	bmi.n	8009614 <_malloc_r+0xd0>
 80095d2:	2a0b      	cmp	r2, #11
 80095d4:	d917      	bls.n	8009606 <_malloc_r+0xc2>
 80095d6:	1961      	adds	r1, r4, r5
 80095d8:	42a3      	cmp	r3, r4
 80095da:	6025      	str	r5, [r4, #0]
 80095dc:	bf18      	it	ne
 80095de:	6059      	strne	r1, [r3, #4]
 80095e0:	6863      	ldr	r3, [r4, #4]
 80095e2:	bf08      	it	eq
 80095e4:	f8c8 1000 	streq.w	r1, [r8]
 80095e8:	5162      	str	r2, [r4, r5]
 80095ea:	604b      	str	r3, [r1, #4]
 80095ec:	4630      	mov	r0, r6
 80095ee:	f000 f82f 	bl	8009650 <__malloc_unlock>
 80095f2:	f104 000b 	add.w	r0, r4, #11
 80095f6:	1d23      	adds	r3, r4, #4
 80095f8:	f020 0007 	bic.w	r0, r0, #7
 80095fc:	1ac2      	subs	r2, r0, r3
 80095fe:	bf1c      	itt	ne
 8009600:	1a1b      	subne	r3, r3, r0
 8009602:	50a3      	strne	r3, [r4, r2]
 8009604:	e7af      	b.n	8009566 <_malloc_r+0x22>
 8009606:	6862      	ldr	r2, [r4, #4]
 8009608:	42a3      	cmp	r3, r4
 800960a:	bf0c      	ite	eq
 800960c:	f8c8 2000 	streq.w	r2, [r8]
 8009610:	605a      	strne	r2, [r3, #4]
 8009612:	e7eb      	b.n	80095ec <_malloc_r+0xa8>
 8009614:	4623      	mov	r3, r4
 8009616:	6864      	ldr	r4, [r4, #4]
 8009618:	e7ae      	b.n	8009578 <_malloc_r+0x34>
 800961a:	463c      	mov	r4, r7
 800961c:	687f      	ldr	r7, [r7, #4]
 800961e:	e7b6      	b.n	800958e <_malloc_r+0x4a>
 8009620:	461a      	mov	r2, r3
 8009622:	685b      	ldr	r3, [r3, #4]
 8009624:	42a3      	cmp	r3, r4
 8009626:	d1fb      	bne.n	8009620 <_malloc_r+0xdc>
 8009628:	2300      	movs	r3, #0
 800962a:	6053      	str	r3, [r2, #4]
 800962c:	e7de      	b.n	80095ec <_malloc_r+0xa8>
 800962e:	230c      	movs	r3, #12
 8009630:	6033      	str	r3, [r6, #0]
 8009632:	4630      	mov	r0, r6
 8009634:	f000 f80c 	bl	8009650 <__malloc_unlock>
 8009638:	e794      	b.n	8009564 <_malloc_r+0x20>
 800963a:	6005      	str	r5, [r0, #0]
 800963c:	e7d6      	b.n	80095ec <_malloc_r+0xa8>
 800963e:	bf00      	nop
 8009640:	20004d50 	.word	0x20004d50

08009644 <__malloc_lock>:
 8009644:	4801      	ldr	r0, [pc, #4]	@ (800964c <__malloc_lock+0x8>)
 8009646:	f7ff bef9 	b.w	800943c <__retarget_lock_acquire_recursive>
 800964a:	bf00      	nop
 800964c:	20004d48 	.word	0x20004d48

08009650 <__malloc_unlock>:
 8009650:	4801      	ldr	r0, [pc, #4]	@ (8009658 <__malloc_unlock+0x8>)
 8009652:	f7ff bef4 	b.w	800943e <__retarget_lock_release_recursive>
 8009656:	bf00      	nop
 8009658:	20004d48 	.word	0x20004d48

0800965c <__ssputs_r>:
 800965c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009660:	688e      	ldr	r6, [r1, #8]
 8009662:	461f      	mov	r7, r3
 8009664:	42be      	cmp	r6, r7
 8009666:	680b      	ldr	r3, [r1, #0]
 8009668:	4682      	mov	sl, r0
 800966a:	460c      	mov	r4, r1
 800966c:	4690      	mov	r8, r2
 800966e:	d82d      	bhi.n	80096cc <__ssputs_r+0x70>
 8009670:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009674:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009678:	d026      	beq.n	80096c8 <__ssputs_r+0x6c>
 800967a:	6965      	ldr	r5, [r4, #20]
 800967c:	6909      	ldr	r1, [r1, #16]
 800967e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009682:	eba3 0901 	sub.w	r9, r3, r1
 8009686:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800968a:	1c7b      	adds	r3, r7, #1
 800968c:	444b      	add	r3, r9
 800968e:	106d      	asrs	r5, r5, #1
 8009690:	429d      	cmp	r5, r3
 8009692:	bf38      	it	cc
 8009694:	461d      	movcc	r5, r3
 8009696:	0553      	lsls	r3, r2, #21
 8009698:	d527      	bpl.n	80096ea <__ssputs_r+0x8e>
 800969a:	4629      	mov	r1, r5
 800969c:	f7ff ff52 	bl	8009544 <_malloc_r>
 80096a0:	4606      	mov	r6, r0
 80096a2:	b360      	cbz	r0, 80096fe <__ssputs_r+0xa2>
 80096a4:	6921      	ldr	r1, [r4, #16]
 80096a6:	464a      	mov	r2, r9
 80096a8:	f7ff fed2 	bl	8009450 <memcpy>
 80096ac:	89a3      	ldrh	r3, [r4, #12]
 80096ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80096b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096b6:	81a3      	strh	r3, [r4, #12]
 80096b8:	6126      	str	r6, [r4, #16]
 80096ba:	6165      	str	r5, [r4, #20]
 80096bc:	444e      	add	r6, r9
 80096be:	eba5 0509 	sub.w	r5, r5, r9
 80096c2:	6026      	str	r6, [r4, #0]
 80096c4:	60a5      	str	r5, [r4, #8]
 80096c6:	463e      	mov	r6, r7
 80096c8:	42be      	cmp	r6, r7
 80096ca:	d900      	bls.n	80096ce <__ssputs_r+0x72>
 80096cc:	463e      	mov	r6, r7
 80096ce:	6820      	ldr	r0, [r4, #0]
 80096d0:	4632      	mov	r2, r6
 80096d2:	4641      	mov	r1, r8
 80096d4:	f000 faa6 	bl	8009c24 <memmove>
 80096d8:	68a3      	ldr	r3, [r4, #8]
 80096da:	1b9b      	subs	r3, r3, r6
 80096dc:	60a3      	str	r3, [r4, #8]
 80096de:	6823      	ldr	r3, [r4, #0]
 80096e0:	4433      	add	r3, r6
 80096e2:	6023      	str	r3, [r4, #0]
 80096e4:	2000      	movs	r0, #0
 80096e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096ea:	462a      	mov	r2, r5
 80096ec:	f000 fac4 	bl	8009c78 <_realloc_r>
 80096f0:	4606      	mov	r6, r0
 80096f2:	2800      	cmp	r0, #0
 80096f4:	d1e0      	bne.n	80096b8 <__ssputs_r+0x5c>
 80096f6:	6921      	ldr	r1, [r4, #16]
 80096f8:	4650      	mov	r0, sl
 80096fa:	f7ff feb7 	bl	800946c <_free_r>
 80096fe:	230c      	movs	r3, #12
 8009700:	f8ca 3000 	str.w	r3, [sl]
 8009704:	89a3      	ldrh	r3, [r4, #12]
 8009706:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800970a:	81a3      	strh	r3, [r4, #12]
 800970c:	f04f 30ff 	mov.w	r0, #4294967295
 8009710:	e7e9      	b.n	80096e6 <__ssputs_r+0x8a>
	...

08009714 <_svfiprintf_r>:
 8009714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009718:	4698      	mov	r8, r3
 800971a:	898b      	ldrh	r3, [r1, #12]
 800971c:	061b      	lsls	r3, r3, #24
 800971e:	b09d      	sub	sp, #116	@ 0x74
 8009720:	4607      	mov	r7, r0
 8009722:	460d      	mov	r5, r1
 8009724:	4614      	mov	r4, r2
 8009726:	d510      	bpl.n	800974a <_svfiprintf_r+0x36>
 8009728:	690b      	ldr	r3, [r1, #16]
 800972a:	b973      	cbnz	r3, 800974a <_svfiprintf_r+0x36>
 800972c:	2140      	movs	r1, #64	@ 0x40
 800972e:	f7ff ff09 	bl	8009544 <_malloc_r>
 8009732:	6028      	str	r0, [r5, #0]
 8009734:	6128      	str	r0, [r5, #16]
 8009736:	b930      	cbnz	r0, 8009746 <_svfiprintf_r+0x32>
 8009738:	230c      	movs	r3, #12
 800973a:	603b      	str	r3, [r7, #0]
 800973c:	f04f 30ff 	mov.w	r0, #4294967295
 8009740:	b01d      	add	sp, #116	@ 0x74
 8009742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009746:	2340      	movs	r3, #64	@ 0x40
 8009748:	616b      	str	r3, [r5, #20]
 800974a:	2300      	movs	r3, #0
 800974c:	9309      	str	r3, [sp, #36]	@ 0x24
 800974e:	2320      	movs	r3, #32
 8009750:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009754:	f8cd 800c 	str.w	r8, [sp, #12]
 8009758:	2330      	movs	r3, #48	@ 0x30
 800975a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80098f8 <_svfiprintf_r+0x1e4>
 800975e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009762:	f04f 0901 	mov.w	r9, #1
 8009766:	4623      	mov	r3, r4
 8009768:	469a      	mov	sl, r3
 800976a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800976e:	b10a      	cbz	r2, 8009774 <_svfiprintf_r+0x60>
 8009770:	2a25      	cmp	r2, #37	@ 0x25
 8009772:	d1f9      	bne.n	8009768 <_svfiprintf_r+0x54>
 8009774:	ebba 0b04 	subs.w	fp, sl, r4
 8009778:	d00b      	beq.n	8009792 <_svfiprintf_r+0x7e>
 800977a:	465b      	mov	r3, fp
 800977c:	4622      	mov	r2, r4
 800977e:	4629      	mov	r1, r5
 8009780:	4638      	mov	r0, r7
 8009782:	f7ff ff6b 	bl	800965c <__ssputs_r>
 8009786:	3001      	adds	r0, #1
 8009788:	f000 80a7 	beq.w	80098da <_svfiprintf_r+0x1c6>
 800978c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800978e:	445a      	add	r2, fp
 8009790:	9209      	str	r2, [sp, #36]	@ 0x24
 8009792:	f89a 3000 	ldrb.w	r3, [sl]
 8009796:	2b00      	cmp	r3, #0
 8009798:	f000 809f 	beq.w	80098da <_svfiprintf_r+0x1c6>
 800979c:	2300      	movs	r3, #0
 800979e:	f04f 32ff 	mov.w	r2, #4294967295
 80097a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097a6:	f10a 0a01 	add.w	sl, sl, #1
 80097aa:	9304      	str	r3, [sp, #16]
 80097ac:	9307      	str	r3, [sp, #28]
 80097ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80097b2:	931a      	str	r3, [sp, #104]	@ 0x68
 80097b4:	4654      	mov	r4, sl
 80097b6:	2205      	movs	r2, #5
 80097b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097bc:	484e      	ldr	r0, [pc, #312]	@ (80098f8 <_svfiprintf_r+0x1e4>)
 80097be:	f7f6 fd3f 	bl	8000240 <memchr>
 80097c2:	9a04      	ldr	r2, [sp, #16]
 80097c4:	b9d8      	cbnz	r0, 80097fe <_svfiprintf_r+0xea>
 80097c6:	06d0      	lsls	r0, r2, #27
 80097c8:	bf44      	itt	mi
 80097ca:	2320      	movmi	r3, #32
 80097cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097d0:	0711      	lsls	r1, r2, #28
 80097d2:	bf44      	itt	mi
 80097d4:	232b      	movmi	r3, #43	@ 0x2b
 80097d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097da:	f89a 3000 	ldrb.w	r3, [sl]
 80097de:	2b2a      	cmp	r3, #42	@ 0x2a
 80097e0:	d015      	beq.n	800980e <_svfiprintf_r+0xfa>
 80097e2:	9a07      	ldr	r2, [sp, #28]
 80097e4:	4654      	mov	r4, sl
 80097e6:	2000      	movs	r0, #0
 80097e8:	f04f 0c0a 	mov.w	ip, #10
 80097ec:	4621      	mov	r1, r4
 80097ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097f2:	3b30      	subs	r3, #48	@ 0x30
 80097f4:	2b09      	cmp	r3, #9
 80097f6:	d94b      	bls.n	8009890 <_svfiprintf_r+0x17c>
 80097f8:	b1b0      	cbz	r0, 8009828 <_svfiprintf_r+0x114>
 80097fa:	9207      	str	r2, [sp, #28]
 80097fc:	e014      	b.n	8009828 <_svfiprintf_r+0x114>
 80097fe:	eba0 0308 	sub.w	r3, r0, r8
 8009802:	fa09 f303 	lsl.w	r3, r9, r3
 8009806:	4313      	orrs	r3, r2
 8009808:	9304      	str	r3, [sp, #16]
 800980a:	46a2      	mov	sl, r4
 800980c:	e7d2      	b.n	80097b4 <_svfiprintf_r+0xa0>
 800980e:	9b03      	ldr	r3, [sp, #12]
 8009810:	1d19      	adds	r1, r3, #4
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	9103      	str	r1, [sp, #12]
 8009816:	2b00      	cmp	r3, #0
 8009818:	bfbb      	ittet	lt
 800981a:	425b      	neglt	r3, r3
 800981c:	f042 0202 	orrlt.w	r2, r2, #2
 8009820:	9307      	strge	r3, [sp, #28]
 8009822:	9307      	strlt	r3, [sp, #28]
 8009824:	bfb8      	it	lt
 8009826:	9204      	strlt	r2, [sp, #16]
 8009828:	7823      	ldrb	r3, [r4, #0]
 800982a:	2b2e      	cmp	r3, #46	@ 0x2e
 800982c:	d10a      	bne.n	8009844 <_svfiprintf_r+0x130>
 800982e:	7863      	ldrb	r3, [r4, #1]
 8009830:	2b2a      	cmp	r3, #42	@ 0x2a
 8009832:	d132      	bne.n	800989a <_svfiprintf_r+0x186>
 8009834:	9b03      	ldr	r3, [sp, #12]
 8009836:	1d1a      	adds	r2, r3, #4
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	9203      	str	r2, [sp, #12]
 800983c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009840:	3402      	adds	r4, #2
 8009842:	9305      	str	r3, [sp, #20]
 8009844:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009908 <_svfiprintf_r+0x1f4>
 8009848:	7821      	ldrb	r1, [r4, #0]
 800984a:	2203      	movs	r2, #3
 800984c:	4650      	mov	r0, sl
 800984e:	f7f6 fcf7 	bl	8000240 <memchr>
 8009852:	b138      	cbz	r0, 8009864 <_svfiprintf_r+0x150>
 8009854:	9b04      	ldr	r3, [sp, #16]
 8009856:	eba0 000a 	sub.w	r0, r0, sl
 800985a:	2240      	movs	r2, #64	@ 0x40
 800985c:	4082      	lsls	r2, r0
 800985e:	4313      	orrs	r3, r2
 8009860:	3401      	adds	r4, #1
 8009862:	9304      	str	r3, [sp, #16]
 8009864:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009868:	4824      	ldr	r0, [pc, #144]	@ (80098fc <_svfiprintf_r+0x1e8>)
 800986a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800986e:	2206      	movs	r2, #6
 8009870:	f7f6 fce6 	bl	8000240 <memchr>
 8009874:	2800      	cmp	r0, #0
 8009876:	d036      	beq.n	80098e6 <_svfiprintf_r+0x1d2>
 8009878:	4b21      	ldr	r3, [pc, #132]	@ (8009900 <_svfiprintf_r+0x1ec>)
 800987a:	bb1b      	cbnz	r3, 80098c4 <_svfiprintf_r+0x1b0>
 800987c:	9b03      	ldr	r3, [sp, #12]
 800987e:	3307      	adds	r3, #7
 8009880:	f023 0307 	bic.w	r3, r3, #7
 8009884:	3308      	adds	r3, #8
 8009886:	9303      	str	r3, [sp, #12]
 8009888:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800988a:	4433      	add	r3, r6
 800988c:	9309      	str	r3, [sp, #36]	@ 0x24
 800988e:	e76a      	b.n	8009766 <_svfiprintf_r+0x52>
 8009890:	fb0c 3202 	mla	r2, ip, r2, r3
 8009894:	460c      	mov	r4, r1
 8009896:	2001      	movs	r0, #1
 8009898:	e7a8      	b.n	80097ec <_svfiprintf_r+0xd8>
 800989a:	2300      	movs	r3, #0
 800989c:	3401      	adds	r4, #1
 800989e:	9305      	str	r3, [sp, #20]
 80098a0:	4619      	mov	r1, r3
 80098a2:	f04f 0c0a 	mov.w	ip, #10
 80098a6:	4620      	mov	r0, r4
 80098a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098ac:	3a30      	subs	r2, #48	@ 0x30
 80098ae:	2a09      	cmp	r2, #9
 80098b0:	d903      	bls.n	80098ba <_svfiprintf_r+0x1a6>
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d0c6      	beq.n	8009844 <_svfiprintf_r+0x130>
 80098b6:	9105      	str	r1, [sp, #20]
 80098b8:	e7c4      	b.n	8009844 <_svfiprintf_r+0x130>
 80098ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80098be:	4604      	mov	r4, r0
 80098c0:	2301      	movs	r3, #1
 80098c2:	e7f0      	b.n	80098a6 <_svfiprintf_r+0x192>
 80098c4:	ab03      	add	r3, sp, #12
 80098c6:	9300      	str	r3, [sp, #0]
 80098c8:	462a      	mov	r2, r5
 80098ca:	4b0e      	ldr	r3, [pc, #56]	@ (8009904 <_svfiprintf_r+0x1f0>)
 80098cc:	a904      	add	r1, sp, #16
 80098ce:	4638      	mov	r0, r7
 80098d0:	f3af 8000 	nop.w
 80098d4:	1c42      	adds	r2, r0, #1
 80098d6:	4606      	mov	r6, r0
 80098d8:	d1d6      	bne.n	8009888 <_svfiprintf_r+0x174>
 80098da:	89ab      	ldrh	r3, [r5, #12]
 80098dc:	065b      	lsls	r3, r3, #25
 80098de:	f53f af2d 	bmi.w	800973c <_svfiprintf_r+0x28>
 80098e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80098e4:	e72c      	b.n	8009740 <_svfiprintf_r+0x2c>
 80098e6:	ab03      	add	r3, sp, #12
 80098e8:	9300      	str	r3, [sp, #0]
 80098ea:	462a      	mov	r2, r5
 80098ec:	4b05      	ldr	r3, [pc, #20]	@ (8009904 <_svfiprintf_r+0x1f0>)
 80098ee:	a904      	add	r1, sp, #16
 80098f0:	4638      	mov	r0, r7
 80098f2:	f000 f879 	bl	80099e8 <_printf_i>
 80098f6:	e7ed      	b.n	80098d4 <_svfiprintf_r+0x1c0>
 80098f8:	0800a04c 	.word	0x0800a04c
 80098fc:	0800a056 	.word	0x0800a056
 8009900:	00000000 	.word	0x00000000
 8009904:	0800965d 	.word	0x0800965d
 8009908:	0800a052 	.word	0x0800a052

0800990c <_printf_common>:
 800990c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009910:	4616      	mov	r6, r2
 8009912:	4698      	mov	r8, r3
 8009914:	688a      	ldr	r2, [r1, #8]
 8009916:	690b      	ldr	r3, [r1, #16]
 8009918:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800991c:	4293      	cmp	r3, r2
 800991e:	bfb8      	it	lt
 8009920:	4613      	movlt	r3, r2
 8009922:	6033      	str	r3, [r6, #0]
 8009924:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009928:	4607      	mov	r7, r0
 800992a:	460c      	mov	r4, r1
 800992c:	b10a      	cbz	r2, 8009932 <_printf_common+0x26>
 800992e:	3301      	adds	r3, #1
 8009930:	6033      	str	r3, [r6, #0]
 8009932:	6823      	ldr	r3, [r4, #0]
 8009934:	0699      	lsls	r1, r3, #26
 8009936:	bf42      	ittt	mi
 8009938:	6833      	ldrmi	r3, [r6, #0]
 800993a:	3302      	addmi	r3, #2
 800993c:	6033      	strmi	r3, [r6, #0]
 800993e:	6825      	ldr	r5, [r4, #0]
 8009940:	f015 0506 	ands.w	r5, r5, #6
 8009944:	d106      	bne.n	8009954 <_printf_common+0x48>
 8009946:	f104 0a19 	add.w	sl, r4, #25
 800994a:	68e3      	ldr	r3, [r4, #12]
 800994c:	6832      	ldr	r2, [r6, #0]
 800994e:	1a9b      	subs	r3, r3, r2
 8009950:	42ab      	cmp	r3, r5
 8009952:	dc26      	bgt.n	80099a2 <_printf_common+0x96>
 8009954:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009958:	6822      	ldr	r2, [r4, #0]
 800995a:	3b00      	subs	r3, #0
 800995c:	bf18      	it	ne
 800995e:	2301      	movne	r3, #1
 8009960:	0692      	lsls	r2, r2, #26
 8009962:	d42b      	bmi.n	80099bc <_printf_common+0xb0>
 8009964:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009968:	4641      	mov	r1, r8
 800996a:	4638      	mov	r0, r7
 800996c:	47c8      	blx	r9
 800996e:	3001      	adds	r0, #1
 8009970:	d01e      	beq.n	80099b0 <_printf_common+0xa4>
 8009972:	6823      	ldr	r3, [r4, #0]
 8009974:	6922      	ldr	r2, [r4, #16]
 8009976:	f003 0306 	and.w	r3, r3, #6
 800997a:	2b04      	cmp	r3, #4
 800997c:	bf02      	ittt	eq
 800997e:	68e5      	ldreq	r5, [r4, #12]
 8009980:	6833      	ldreq	r3, [r6, #0]
 8009982:	1aed      	subeq	r5, r5, r3
 8009984:	68a3      	ldr	r3, [r4, #8]
 8009986:	bf0c      	ite	eq
 8009988:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800998c:	2500      	movne	r5, #0
 800998e:	4293      	cmp	r3, r2
 8009990:	bfc4      	itt	gt
 8009992:	1a9b      	subgt	r3, r3, r2
 8009994:	18ed      	addgt	r5, r5, r3
 8009996:	2600      	movs	r6, #0
 8009998:	341a      	adds	r4, #26
 800999a:	42b5      	cmp	r5, r6
 800999c:	d11a      	bne.n	80099d4 <_printf_common+0xc8>
 800999e:	2000      	movs	r0, #0
 80099a0:	e008      	b.n	80099b4 <_printf_common+0xa8>
 80099a2:	2301      	movs	r3, #1
 80099a4:	4652      	mov	r2, sl
 80099a6:	4641      	mov	r1, r8
 80099a8:	4638      	mov	r0, r7
 80099aa:	47c8      	blx	r9
 80099ac:	3001      	adds	r0, #1
 80099ae:	d103      	bne.n	80099b8 <_printf_common+0xac>
 80099b0:	f04f 30ff 	mov.w	r0, #4294967295
 80099b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099b8:	3501      	adds	r5, #1
 80099ba:	e7c6      	b.n	800994a <_printf_common+0x3e>
 80099bc:	18e1      	adds	r1, r4, r3
 80099be:	1c5a      	adds	r2, r3, #1
 80099c0:	2030      	movs	r0, #48	@ 0x30
 80099c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80099c6:	4422      	add	r2, r4
 80099c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80099cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80099d0:	3302      	adds	r3, #2
 80099d2:	e7c7      	b.n	8009964 <_printf_common+0x58>
 80099d4:	2301      	movs	r3, #1
 80099d6:	4622      	mov	r2, r4
 80099d8:	4641      	mov	r1, r8
 80099da:	4638      	mov	r0, r7
 80099dc:	47c8      	blx	r9
 80099de:	3001      	adds	r0, #1
 80099e0:	d0e6      	beq.n	80099b0 <_printf_common+0xa4>
 80099e2:	3601      	adds	r6, #1
 80099e4:	e7d9      	b.n	800999a <_printf_common+0x8e>
	...

080099e8 <_printf_i>:
 80099e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80099ec:	7e0f      	ldrb	r7, [r1, #24]
 80099ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80099f0:	2f78      	cmp	r7, #120	@ 0x78
 80099f2:	4691      	mov	r9, r2
 80099f4:	4680      	mov	r8, r0
 80099f6:	460c      	mov	r4, r1
 80099f8:	469a      	mov	sl, r3
 80099fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80099fe:	d807      	bhi.n	8009a10 <_printf_i+0x28>
 8009a00:	2f62      	cmp	r7, #98	@ 0x62
 8009a02:	d80a      	bhi.n	8009a1a <_printf_i+0x32>
 8009a04:	2f00      	cmp	r7, #0
 8009a06:	f000 80d1 	beq.w	8009bac <_printf_i+0x1c4>
 8009a0a:	2f58      	cmp	r7, #88	@ 0x58
 8009a0c:	f000 80b8 	beq.w	8009b80 <_printf_i+0x198>
 8009a10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009a18:	e03a      	b.n	8009a90 <_printf_i+0xa8>
 8009a1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009a1e:	2b15      	cmp	r3, #21
 8009a20:	d8f6      	bhi.n	8009a10 <_printf_i+0x28>
 8009a22:	a101      	add	r1, pc, #4	@ (adr r1, 8009a28 <_printf_i+0x40>)
 8009a24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009a28:	08009a81 	.word	0x08009a81
 8009a2c:	08009a95 	.word	0x08009a95
 8009a30:	08009a11 	.word	0x08009a11
 8009a34:	08009a11 	.word	0x08009a11
 8009a38:	08009a11 	.word	0x08009a11
 8009a3c:	08009a11 	.word	0x08009a11
 8009a40:	08009a95 	.word	0x08009a95
 8009a44:	08009a11 	.word	0x08009a11
 8009a48:	08009a11 	.word	0x08009a11
 8009a4c:	08009a11 	.word	0x08009a11
 8009a50:	08009a11 	.word	0x08009a11
 8009a54:	08009b93 	.word	0x08009b93
 8009a58:	08009abf 	.word	0x08009abf
 8009a5c:	08009b4d 	.word	0x08009b4d
 8009a60:	08009a11 	.word	0x08009a11
 8009a64:	08009a11 	.word	0x08009a11
 8009a68:	08009bb5 	.word	0x08009bb5
 8009a6c:	08009a11 	.word	0x08009a11
 8009a70:	08009abf 	.word	0x08009abf
 8009a74:	08009a11 	.word	0x08009a11
 8009a78:	08009a11 	.word	0x08009a11
 8009a7c:	08009b55 	.word	0x08009b55
 8009a80:	6833      	ldr	r3, [r6, #0]
 8009a82:	1d1a      	adds	r2, r3, #4
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	6032      	str	r2, [r6, #0]
 8009a88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009a90:	2301      	movs	r3, #1
 8009a92:	e09c      	b.n	8009bce <_printf_i+0x1e6>
 8009a94:	6833      	ldr	r3, [r6, #0]
 8009a96:	6820      	ldr	r0, [r4, #0]
 8009a98:	1d19      	adds	r1, r3, #4
 8009a9a:	6031      	str	r1, [r6, #0]
 8009a9c:	0606      	lsls	r6, r0, #24
 8009a9e:	d501      	bpl.n	8009aa4 <_printf_i+0xbc>
 8009aa0:	681d      	ldr	r5, [r3, #0]
 8009aa2:	e003      	b.n	8009aac <_printf_i+0xc4>
 8009aa4:	0645      	lsls	r5, r0, #25
 8009aa6:	d5fb      	bpl.n	8009aa0 <_printf_i+0xb8>
 8009aa8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009aac:	2d00      	cmp	r5, #0
 8009aae:	da03      	bge.n	8009ab8 <_printf_i+0xd0>
 8009ab0:	232d      	movs	r3, #45	@ 0x2d
 8009ab2:	426d      	negs	r5, r5
 8009ab4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ab8:	4858      	ldr	r0, [pc, #352]	@ (8009c1c <_printf_i+0x234>)
 8009aba:	230a      	movs	r3, #10
 8009abc:	e011      	b.n	8009ae2 <_printf_i+0xfa>
 8009abe:	6821      	ldr	r1, [r4, #0]
 8009ac0:	6833      	ldr	r3, [r6, #0]
 8009ac2:	0608      	lsls	r0, r1, #24
 8009ac4:	f853 5b04 	ldr.w	r5, [r3], #4
 8009ac8:	d402      	bmi.n	8009ad0 <_printf_i+0xe8>
 8009aca:	0649      	lsls	r1, r1, #25
 8009acc:	bf48      	it	mi
 8009ace:	b2ad      	uxthmi	r5, r5
 8009ad0:	2f6f      	cmp	r7, #111	@ 0x6f
 8009ad2:	4852      	ldr	r0, [pc, #328]	@ (8009c1c <_printf_i+0x234>)
 8009ad4:	6033      	str	r3, [r6, #0]
 8009ad6:	bf14      	ite	ne
 8009ad8:	230a      	movne	r3, #10
 8009ada:	2308      	moveq	r3, #8
 8009adc:	2100      	movs	r1, #0
 8009ade:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009ae2:	6866      	ldr	r6, [r4, #4]
 8009ae4:	60a6      	str	r6, [r4, #8]
 8009ae6:	2e00      	cmp	r6, #0
 8009ae8:	db05      	blt.n	8009af6 <_printf_i+0x10e>
 8009aea:	6821      	ldr	r1, [r4, #0]
 8009aec:	432e      	orrs	r6, r5
 8009aee:	f021 0104 	bic.w	r1, r1, #4
 8009af2:	6021      	str	r1, [r4, #0]
 8009af4:	d04b      	beq.n	8009b8e <_printf_i+0x1a6>
 8009af6:	4616      	mov	r6, r2
 8009af8:	fbb5 f1f3 	udiv	r1, r5, r3
 8009afc:	fb03 5711 	mls	r7, r3, r1, r5
 8009b00:	5dc7      	ldrb	r7, [r0, r7]
 8009b02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b06:	462f      	mov	r7, r5
 8009b08:	42bb      	cmp	r3, r7
 8009b0a:	460d      	mov	r5, r1
 8009b0c:	d9f4      	bls.n	8009af8 <_printf_i+0x110>
 8009b0e:	2b08      	cmp	r3, #8
 8009b10:	d10b      	bne.n	8009b2a <_printf_i+0x142>
 8009b12:	6823      	ldr	r3, [r4, #0]
 8009b14:	07df      	lsls	r7, r3, #31
 8009b16:	d508      	bpl.n	8009b2a <_printf_i+0x142>
 8009b18:	6923      	ldr	r3, [r4, #16]
 8009b1a:	6861      	ldr	r1, [r4, #4]
 8009b1c:	4299      	cmp	r1, r3
 8009b1e:	bfde      	ittt	le
 8009b20:	2330      	movle	r3, #48	@ 0x30
 8009b22:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009b26:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009b2a:	1b92      	subs	r2, r2, r6
 8009b2c:	6122      	str	r2, [r4, #16]
 8009b2e:	f8cd a000 	str.w	sl, [sp]
 8009b32:	464b      	mov	r3, r9
 8009b34:	aa03      	add	r2, sp, #12
 8009b36:	4621      	mov	r1, r4
 8009b38:	4640      	mov	r0, r8
 8009b3a:	f7ff fee7 	bl	800990c <_printf_common>
 8009b3e:	3001      	adds	r0, #1
 8009b40:	d14a      	bne.n	8009bd8 <_printf_i+0x1f0>
 8009b42:	f04f 30ff 	mov.w	r0, #4294967295
 8009b46:	b004      	add	sp, #16
 8009b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b4c:	6823      	ldr	r3, [r4, #0]
 8009b4e:	f043 0320 	orr.w	r3, r3, #32
 8009b52:	6023      	str	r3, [r4, #0]
 8009b54:	4832      	ldr	r0, [pc, #200]	@ (8009c20 <_printf_i+0x238>)
 8009b56:	2778      	movs	r7, #120	@ 0x78
 8009b58:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009b5c:	6823      	ldr	r3, [r4, #0]
 8009b5e:	6831      	ldr	r1, [r6, #0]
 8009b60:	061f      	lsls	r7, r3, #24
 8009b62:	f851 5b04 	ldr.w	r5, [r1], #4
 8009b66:	d402      	bmi.n	8009b6e <_printf_i+0x186>
 8009b68:	065f      	lsls	r7, r3, #25
 8009b6a:	bf48      	it	mi
 8009b6c:	b2ad      	uxthmi	r5, r5
 8009b6e:	6031      	str	r1, [r6, #0]
 8009b70:	07d9      	lsls	r1, r3, #31
 8009b72:	bf44      	itt	mi
 8009b74:	f043 0320 	orrmi.w	r3, r3, #32
 8009b78:	6023      	strmi	r3, [r4, #0]
 8009b7a:	b11d      	cbz	r5, 8009b84 <_printf_i+0x19c>
 8009b7c:	2310      	movs	r3, #16
 8009b7e:	e7ad      	b.n	8009adc <_printf_i+0xf4>
 8009b80:	4826      	ldr	r0, [pc, #152]	@ (8009c1c <_printf_i+0x234>)
 8009b82:	e7e9      	b.n	8009b58 <_printf_i+0x170>
 8009b84:	6823      	ldr	r3, [r4, #0]
 8009b86:	f023 0320 	bic.w	r3, r3, #32
 8009b8a:	6023      	str	r3, [r4, #0]
 8009b8c:	e7f6      	b.n	8009b7c <_printf_i+0x194>
 8009b8e:	4616      	mov	r6, r2
 8009b90:	e7bd      	b.n	8009b0e <_printf_i+0x126>
 8009b92:	6833      	ldr	r3, [r6, #0]
 8009b94:	6825      	ldr	r5, [r4, #0]
 8009b96:	6961      	ldr	r1, [r4, #20]
 8009b98:	1d18      	adds	r0, r3, #4
 8009b9a:	6030      	str	r0, [r6, #0]
 8009b9c:	062e      	lsls	r6, r5, #24
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	d501      	bpl.n	8009ba6 <_printf_i+0x1be>
 8009ba2:	6019      	str	r1, [r3, #0]
 8009ba4:	e002      	b.n	8009bac <_printf_i+0x1c4>
 8009ba6:	0668      	lsls	r0, r5, #25
 8009ba8:	d5fb      	bpl.n	8009ba2 <_printf_i+0x1ba>
 8009baa:	8019      	strh	r1, [r3, #0]
 8009bac:	2300      	movs	r3, #0
 8009bae:	6123      	str	r3, [r4, #16]
 8009bb0:	4616      	mov	r6, r2
 8009bb2:	e7bc      	b.n	8009b2e <_printf_i+0x146>
 8009bb4:	6833      	ldr	r3, [r6, #0]
 8009bb6:	1d1a      	adds	r2, r3, #4
 8009bb8:	6032      	str	r2, [r6, #0]
 8009bba:	681e      	ldr	r6, [r3, #0]
 8009bbc:	6862      	ldr	r2, [r4, #4]
 8009bbe:	2100      	movs	r1, #0
 8009bc0:	4630      	mov	r0, r6
 8009bc2:	f7f6 fb3d 	bl	8000240 <memchr>
 8009bc6:	b108      	cbz	r0, 8009bcc <_printf_i+0x1e4>
 8009bc8:	1b80      	subs	r0, r0, r6
 8009bca:	6060      	str	r0, [r4, #4]
 8009bcc:	6863      	ldr	r3, [r4, #4]
 8009bce:	6123      	str	r3, [r4, #16]
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009bd6:	e7aa      	b.n	8009b2e <_printf_i+0x146>
 8009bd8:	6923      	ldr	r3, [r4, #16]
 8009bda:	4632      	mov	r2, r6
 8009bdc:	4649      	mov	r1, r9
 8009bde:	4640      	mov	r0, r8
 8009be0:	47d0      	blx	sl
 8009be2:	3001      	adds	r0, #1
 8009be4:	d0ad      	beq.n	8009b42 <_printf_i+0x15a>
 8009be6:	6823      	ldr	r3, [r4, #0]
 8009be8:	079b      	lsls	r3, r3, #30
 8009bea:	d413      	bmi.n	8009c14 <_printf_i+0x22c>
 8009bec:	68e0      	ldr	r0, [r4, #12]
 8009bee:	9b03      	ldr	r3, [sp, #12]
 8009bf0:	4298      	cmp	r0, r3
 8009bf2:	bfb8      	it	lt
 8009bf4:	4618      	movlt	r0, r3
 8009bf6:	e7a6      	b.n	8009b46 <_printf_i+0x15e>
 8009bf8:	2301      	movs	r3, #1
 8009bfa:	4632      	mov	r2, r6
 8009bfc:	4649      	mov	r1, r9
 8009bfe:	4640      	mov	r0, r8
 8009c00:	47d0      	blx	sl
 8009c02:	3001      	adds	r0, #1
 8009c04:	d09d      	beq.n	8009b42 <_printf_i+0x15a>
 8009c06:	3501      	adds	r5, #1
 8009c08:	68e3      	ldr	r3, [r4, #12]
 8009c0a:	9903      	ldr	r1, [sp, #12]
 8009c0c:	1a5b      	subs	r3, r3, r1
 8009c0e:	42ab      	cmp	r3, r5
 8009c10:	dcf2      	bgt.n	8009bf8 <_printf_i+0x210>
 8009c12:	e7eb      	b.n	8009bec <_printf_i+0x204>
 8009c14:	2500      	movs	r5, #0
 8009c16:	f104 0619 	add.w	r6, r4, #25
 8009c1a:	e7f5      	b.n	8009c08 <_printf_i+0x220>
 8009c1c:	0800a05d 	.word	0x0800a05d
 8009c20:	0800a06e 	.word	0x0800a06e

08009c24 <memmove>:
 8009c24:	4288      	cmp	r0, r1
 8009c26:	b510      	push	{r4, lr}
 8009c28:	eb01 0402 	add.w	r4, r1, r2
 8009c2c:	d902      	bls.n	8009c34 <memmove+0x10>
 8009c2e:	4284      	cmp	r4, r0
 8009c30:	4623      	mov	r3, r4
 8009c32:	d807      	bhi.n	8009c44 <memmove+0x20>
 8009c34:	1e43      	subs	r3, r0, #1
 8009c36:	42a1      	cmp	r1, r4
 8009c38:	d008      	beq.n	8009c4c <memmove+0x28>
 8009c3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009c3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009c42:	e7f8      	b.n	8009c36 <memmove+0x12>
 8009c44:	4402      	add	r2, r0
 8009c46:	4601      	mov	r1, r0
 8009c48:	428a      	cmp	r2, r1
 8009c4a:	d100      	bne.n	8009c4e <memmove+0x2a>
 8009c4c:	bd10      	pop	{r4, pc}
 8009c4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009c52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009c56:	e7f7      	b.n	8009c48 <memmove+0x24>

08009c58 <_sbrk_r>:
 8009c58:	b538      	push	{r3, r4, r5, lr}
 8009c5a:	4d06      	ldr	r5, [pc, #24]	@ (8009c74 <_sbrk_r+0x1c>)
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	4604      	mov	r4, r0
 8009c60:	4608      	mov	r0, r1
 8009c62:	602b      	str	r3, [r5, #0]
 8009c64:	f7f7 ff1c 	bl	8001aa0 <_sbrk>
 8009c68:	1c43      	adds	r3, r0, #1
 8009c6a:	d102      	bne.n	8009c72 <_sbrk_r+0x1a>
 8009c6c:	682b      	ldr	r3, [r5, #0]
 8009c6e:	b103      	cbz	r3, 8009c72 <_sbrk_r+0x1a>
 8009c70:	6023      	str	r3, [r4, #0]
 8009c72:	bd38      	pop	{r3, r4, r5, pc}
 8009c74:	20004d44 	.word	0x20004d44

08009c78 <_realloc_r>:
 8009c78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c7c:	4607      	mov	r7, r0
 8009c7e:	4614      	mov	r4, r2
 8009c80:	460d      	mov	r5, r1
 8009c82:	b921      	cbnz	r1, 8009c8e <_realloc_r+0x16>
 8009c84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c88:	4611      	mov	r1, r2
 8009c8a:	f7ff bc5b 	b.w	8009544 <_malloc_r>
 8009c8e:	b92a      	cbnz	r2, 8009c9c <_realloc_r+0x24>
 8009c90:	f7ff fbec 	bl	800946c <_free_r>
 8009c94:	4625      	mov	r5, r4
 8009c96:	4628      	mov	r0, r5
 8009c98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c9c:	f000 f81a 	bl	8009cd4 <_malloc_usable_size_r>
 8009ca0:	4284      	cmp	r4, r0
 8009ca2:	4606      	mov	r6, r0
 8009ca4:	d802      	bhi.n	8009cac <_realloc_r+0x34>
 8009ca6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009caa:	d8f4      	bhi.n	8009c96 <_realloc_r+0x1e>
 8009cac:	4621      	mov	r1, r4
 8009cae:	4638      	mov	r0, r7
 8009cb0:	f7ff fc48 	bl	8009544 <_malloc_r>
 8009cb4:	4680      	mov	r8, r0
 8009cb6:	b908      	cbnz	r0, 8009cbc <_realloc_r+0x44>
 8009cb8:	4645      	mov	r5, r8
 8009cba:	e7ec      	b.n	8009c96 <_realloc_r+0x1e>
 8009cbc:	42b4      	cmp	r4, r6
 8009cbe:	4622      	mov	r2, r4
 8009cc0:	4629      	mov	r1, r5
 8009cc2:	bf28      	it	cs
 8009cc4:	4632      	movcs	r2, r6
 8009cc6:	f7ff fbc3 	bl	8009450 <memcpy>
 8009cca:	4629      	mov	r1, r5
 8009ccc:	4638      	mov	r0, r7
 8009cce:	f7ff fbcd 	bl	800946c <_free_r>
 8009cd2:	e7f1      	b.n	8009cb8 <_realloc_r+0x40>

08009cd4 <_malloc_usable_size_r>:
 8009cd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009cd8:	1f18      	subs	r0, r3, #4
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	bfbc      	itt	lt
 8009cde:	580b      	ldrlt	r3, [r1, r0]
 8009ce0:	18c0      	addlt	r0, r0, r3
 8009ce2:	4770      	bx	lr

08009ce4 <_init>:
 8009ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ce6:	bf00      	nop
 8009ce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cea:	bc08      	pop	{r3}
 8009cec:	469e      	mov	lr, r3
 8009cee:	4770      	bx	lr

08009cf0 <_fini>:
 8009cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cf2:	bf00      	nop
 8009cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cf6:	bc08      	pop	{r3}
 8009cf8:	469e      	mov	lr, r3
 8009cfa:	4770      	bx	lr
