Analysis & Synthesis report for layer_l1
Mon Nov 16 21:05:10 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |layer_l1|r_sm
 11. State Machine - |layer_l1|neuron_l1_n29:n29|r_sm
 12. State Machine - |layer_l1|neuron_l1_n28:n28|r_sm
 13. State Machine - |layer_l1|neuron_l1_n27:n27|r_sm
 14. State Machine - |layer_l1|neuron_l1_n26:n26|r_sm
 15. State Machine - |layer_l1|neuron_l1_n25:n25|r_sm
 16. State Machine - |layer_l1|neuron_l1_n24:n24|r_sm
 17. State Machine - |layer_l1|neuron_l1_n23:n23|r_sm
 18. State Machine - |layer_l1|neuron_l1_n22:n22|r_sm
 19. State Machine - |layer_l1|neuron_l1_n21:n21|r_sm
 20. State Machine - |layer_l1|neuron_l1_n20:n20|r_sm
 21. State Machine - |layer_l1|neuron_l1_n19:n19|r_sm
 22. State Machine - |layer_l1|neuron_l1_n18:n18|r_sm
 23. State Machine - |layer_l1|neuron_l1_n17:n17|r_sm
 24. State Machine - |layer_l1|neuron_l1_n16:n16|r_sm
 25. State Machine - |layer_l1|neuron_l1_n15:n15|r_sm
 26. State Machine - |layer_l1|neuron_l1_n14:n14|r_sm
 27. State Machine - |layer_l1|neuron_l1_n13:n13|r_sm
 28. State Machine - |layer_l1|neuron_l1_n12:n12|r_sm
 29. State Machine - |layer_l1|neuron_l1_n11:n11|r_sm
 30. State Machine - |layer_l1|neuron_l1_n10:n10|r_sm
 31. State Machine - |layer_l1|neuron_l1_n9:n9|r_sm
 32. State Machine - |layer_l1|neuron_l1_n8:n8|r_sm
 33. State Machine - |layer_l1|neuron_l1_n7:n7|r_sm
 34. State Machine - |layer_l1|neuron_l1_n6:n6|r_sm
 35. State Machine - |layer_l1|neuron_l1_n5:n5|r_sm
 36. State Machine - |layer_l1|neuron_l1_n4:n4|r_sm
 37. State Machine - |layer_l1|neuron_l1_n3:n3|r_sm
 38. State Machine - |layer_l1|neuron_l1_n2:n2|r_sm
 39. State Machine - |layer_l1|neuron_l1_n1:n1|r_sm
 40. State Machine - |layer_l1|neuron_l1_n0:n0|r_sm
 41. Registers Removed During Synthesis
 42. General Register Statistics
 43. Registers Packed Into Inferred Megafunctions
 44. Multiplexer Restructuring Statistics (Restructuring Performed)
 45. Source assignments for neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_vu61:auto_generated
 46. Source assignments for neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_c071:auto_generated
 47. Source assignments for neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_2371:auto_generated
 48. Source assignments for neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_k071:auto_generated
 49. Source assignments for neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_s071:auto_generated
 50. Source assignments for neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_f071:auto_generated
 51. Source assignments for neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0|altsyncram_0271:auto_generated
 52. Source assignments for neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0|altsyncram_t071:auto_generated
 53. Source assignments for neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0|altsyncram_kv61:auto_generated
 54. Source assignments for neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0|altsyncram_l071:auto_generated
 55. Source assignments for neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0|altsyncram_k471:auto_generated
 56. Source assignments for neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0|altsyncram_m671:auto_generated
 57. Source assignments for neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0|altsyncram_h671:auto_generated
 58. Source assignments for neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0|altsyncram_c571:auto_generated
 59. Source assignments for neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0|altsyncram_6071:auto_generated
 60. Source assignments for neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0|altsyncram_r171:auto_generated
 61. Source assignments for neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0|altsyncram_qv61:auto_generated
 62. Source assignments for neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0|altsyncram_j371:auto_generated
 63. Source assignments for neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0|altsyncram_p371:auto_generated
 64. Source assignments for neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0|altsyncram_e371:auto_generated
 65. Source assignments for neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0|altsyncram_a371:auto_generated
 66. Source assignments for neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0|altsyncram_i371:auto_generated
 67. Source assignments for neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0|altsyncram_k371:auto_generated
 68. Source assignments for neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0|altsyncram_b371:auto_generated
 69. Source assignments for neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0|altsyncram_u071:auto_generated
 70. Source assignments for neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0|altsyncram_j671:auto_generated
 71. Source assignments for neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0|altsyncram_2471:auto_generated
 72. Source assignments for neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0|altsyncram_b171:auto_generated
 73. Source assignments for neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0|altsyncram_2171:auto_generated
 74. Source assignments for neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0|altsyncram_t471:auto_generated
 75. Parameter Settings for User Entity Instance: Top-level Entity: |layer_l1
 76. Parameter Settings for User Entity Instance: neuron_l1_n0:n0
 77. Parameter Settings for User Entity Instance: neuron_l1_n0:n0|ram_l1_n0:ram_n0
 78. Parameter Settings for User Entity Instance: neuron_l1_n0:n0|mac:mac_n0
 79. Parameter Settings for User Entity Instance: neuron_l1_n0:n0|lut_tanh:act_lut_tanh
 80. Parameter Settings for User Entity Instance: neuron_l1_n1:n1
 81. Parameter Settings for User Entity Instance: neuron_l1_n1:n1|ram_l1_n1:ram_n1
 82. Parameter Settings for User Entity Instance: neuron_l1_n1:n1|mac:mac_n1
 83. Parameter Settings for User Entity Instance: neuron_l1_n1:n1|lut_tanh:act_lut_tanh
 84. Parameter Settings for User Entity Instance: neuron_l1_n2:n2
 85. Parameter Settings for User Entity Instance: neuron_l1_n2:n2|ram_l1_n2:ram_n2
 86. Parameter Settings for User Entity Instance: neuron_l1_n2:n2|mac:mac_n2
 87. Parameter Settings for User Entity Instance: neuron_l1_n2:n2|lut_tanh:act_lut_tanh
 88. Parameter Settings for User Entity Instance: neuron_l1_n3:n3
 89. Parameter Settings for User Entity Instance: neuron_l1_n3:n3|ram_l1_n3:ram_n3
 90. Parameter Settings for User Entity Instance: neuron_l1_n3:n3|mac:mac_n3
 91. Parameter Settings for User Entity Instance: neuron_l1_n3:n3|lut_tanh:act_lut_tanh
 92. Parameter Settings for User Entity Instance: neuron_l1_n4:n4
 93. Parameter Settings for User Entity Instance: neuron_l1_n4:n4|ram_l1_n4:ram_n4
 94. Parameter Settings for User Entity Instance: neuron_l1_n4:n4|mac:mac_n4
 95. Parameter Settings for User Entity Instance: neuron_l1_n4:n4|lut_tanh:act_lut_tanh
 96. Parameter Settings for User Entity Instance: neuron_l1_n5:n5
 97. Parameter Settings for User Entity Instance: neuron_l1_n5:n5|ram_l1_n5:ram_n5
 98. Parameter Settings for User Entity Instance: neuron_l1_n5:n5|mac:mac_n5
 99. Parameter Settings for User Entity Instance: neuron_l1_n5:n5|lut_tanh:act_lut_tanh
100. Parameter Settings for User Entity Instance: neuron_l1_n6:n6
101. Parameter Settings for User Entity Instance: neuron_l1_n6:n6|ram_l1_n6:ram_n6
102. Parameter Settings for User Entity Instance: neuron_l1_n6:n6|mac:mac_n6
103. Parameter Settings for User Entity Instance: neuron_l1_n6:n6|lut_tanh:act_lut_tanh
104. Parameter Settings for User Entity Instance: neuron_l1_n7:n7
105. Parameter Settings for User Entity Instance: neuron_l1_n7:n7|ram_l1_n7:ram_n7
106. Parameter Settings for User Entity Instance: neuron_l1_n7:n7|mac:mac_n7
107. Parameter Settings for User Entity Instance: neuron_l1_n7:n7|lut_tanh:act_lut_tanh
108. Parameter Settings for User Entity Instance: neuron_l1_n8:n8
109. Parameter Settings for User Entity Instance: neuron_l1_n8:n8|ram_l1_n8:ram_n8
110. Parameter Settings for User Entity Instance: neuron_l1_n8:n8|mac:mac_n8
111. Parameter Settings for User Entity Instance: neuron_l1_n8:n8|lut_tanh:act_lut_tanh
112. Parameter Settings for User Entity Instance: neuron_l1_n9:n9
113. Parameter Settings for User Entity Instance: neuron_l1_n9:n9|ram_l1_n9:ram_n9
114. Parameter Settings for User Entity Instance: neuron_l1_n9:n9|mac:mac_n9
115. Parameter Settings for User Entity Instance: neuron_l1_n9:n9|lut_tanh:act_lut_tanh
116. Parameter Settings for User Entity Instance: neuron_l1_n10:n10
117. Parameter Settings for User Entity Instance: neuron_l1_n10:n10|ram_l1_n10:ram_n10
118. Parameter Settings for User Entity Instance: neuron_l1_n10:n10|mac:mac_n10
119. Parameter Settings for User Entity Instance: neuron_l1_n10:n10|lut_tanh:act_lut_tanh
120. Parameter Settings for User Entity Instance: neuron_l1_n11:n11
121. Parameter Settings for User Entity Instance: neuron_l1_n11:n11|ram_l1_n11:ram_n11
122. Parameter Settings for User Entity Instance: neuron_l1_n11:n11|mac:mac_n11
123. Parameter Settings for User Entity Instance: neuron_l1_n11:n11|lut_tanh:act_lut_tanh
124. Parameter Settings for User Entity Instance: neuron_l1_n12:n12
125. Parameter Settings for User Entity Instance: neuron_l1_n12:n12|ram_l1_n12:ram_n12
126. Parameter Settings for User Entity Instance: neuron_l1_n12:n12|mac:mac_n12
127. Parameter Settings for User Entity Instance: neuron_l1_n12:n12|lut_tanh:act_lut_tanh
128. Parameter Settings for User Entity Instance: neuron_l1_n13:n13
129. Parameter Settings for User Entity Instance: neuron_l1_n13:n13|ram_l1_n13:ram_n13
130. Parameter Settings for User Entity Instance: neuron_l1_n13:n13|mac:mac_n13
131. Parameter Settings for User Entity Instance: neuron_l1_n13:n13|lut_tanh:act_lut_tanh
132. Parameter Settings for User Entity Instance: neuron_l1_n14:n14
133. Parameter Settings for User Entity Instance: neuron_l1_n14:n14|ram_l1_n14:ram_n14
134. Parameter Settings for User Entity Instance: neuron_l1_n14:n14|mac:mac_n14
135. Parameter Settings for User Entity Instance: neuron_l1_n14:n14|lut_tanh:act_lut_tanh
136. Parameter Settings for User Entity Instance: neuron_l1_n15:n15
137. Parameter Settings for User Entity Instance: neuron_l1_n15:n15|ram_l1_n15:ram_n15
138. Parameter Settings for User Entity Instance: neuron_l1_n15:n15|mac:mac_n15
139. Parameter Settings for User Entity Instance: neuron_l1_n15:n15|lut_tanh:act_lut_tanh
140. Parameter Settings for User Entity Instance: neuron_l1_n16:n16
141. Parameter Settings for User Entity Instance: neuron_l1_n16:n16|ram_l1_n16:ram_n16
142. Parameter Settings for User Entity Instance: neuron_l1_n16:n16|mac:mac_n16
143. Parameter Settings for User Entity Instance: neuron_l1_n16:n16|lut_tanh:act_lut_tanh
144. Parameter Settings for User Entity Instance: neuron_l1_n17:n17
145. Parameter Settings for User Entity Instance: neuron_l1_n17:n17|ram_l1_n17:ram_n17
146. Parameter Settings for User Entity Instance: neuron_l1_n17:n17|mac:mac_n17
147. Parameter Settings for User Entity Instance: neuron_l1_n17:n17|lut_tanh:act_lut_tanh
148. Parameter Settings for User Entity Instance: neuron_l1_n18:n18
149. Parameter Settings for User Entity Instance: neuron_l1_n18:n18|ram_l1_n18:ram_n18
150. Parameter Settings for User Entity Instance: neuron_l1_n18:n18|mac:mac_n18
151. Parameter Settings for User Entity Instance: neuron_l1_n18:n18|lut_tanh:act_lut_tanh
152. Parameter Settings for User Entity Instance: neuron_l1_n19:n19
153. Parameter Settings for User Entity Instance: neuron_l1_n19:n19|ram_l1_n19:ram_n19
154. Parameter Settings for User Entity Instance: neuron_l1_n19:n19|mac:mac_n19
155. Parameter Settings for User Entity Instance: neuron_l1_n19:n19|lut_tanh:act_lut_tanh
156. Parameter Settings for User Entity Instance: neuron_l1_n20:n20
157. Parameter Settings for User Entity Instance: neuron_l1_n20:n20|ram_l1_n20:ram_n20
158. Parameter Settings for User Entity Instance: neuron_l1_n20:n20|mac:mac_n20
159. Parameter Settings for User Entity Instance: neuron_l1_n20:n20|lut_tanh:act_lut_tanh
160. Parameter Settings for User Entity Instance: neuron_l1_n21:n21
161. Parameter Settings for User Entity Instance: neuron_l1_n21:n21|ram_l1_n21:ram_n21
162. Parameter Settings for User Entity Instance: neuron_l1_n21:n21|mac:mac_n21
163. Parameter Settings for User Entity Instance: neuron_l1_n21:n21|lut_tanh:act_lut_tanh
164. Parameter Settings for User Entity Instance: neuron_l1_n22:n22
165. Parameter Settings for User Entity Instance: neuron_l1_n22:n22|ram_l1_n22:ram_n22
166. Parameter Settings for User Entity Instance: neuron_l1_n22:n22|mac:mac_n22
167. Parameter Settings for User Entity Instance: neuron_l1_n22:n22|lut_tanh:act_lut_tanh
168. Parameter Settings for User Entity Instance: neuron_l1_n23:n23
169. Parameter Settings for User Entity Instance: neuron_l1_n23:n23|ram_l1_n23:ram_n23
170. Parameter Settings for User Entity Instance: neuron_l1_n23:n23|mac:mac_n23
171. Parameter Settings for User Entity Instance: neuron_l1_n23:n23|lut_tanh:act_lut_tanh
172. Parameter Settings for User Entity Instance: neuron_l1_n24:n24
173. Parameter Settings for User Entity Instance: neuron_l1_n24:n24|ram_l1_n24:ram_n24
174. Parameter Settings for User Entity Instance: neuron_l1_n24:n24|mac:mac_n24
175. Parameter Settings for User Entity Instance: neuron_l1_n24:n24|lut_tanh:act_lut_tanh
176. Parameter Settings for User Entity Instance: neuron_l1_n25:n25
177. Parameter Settings for User Entity Instance: neuron_l1_n25:n25|ram_l1_n25:ram_n25
178. Parameter Settings for User Entity Instance: neuron_l1_n25:n25|mac:mac_n25
179. Parameter Settings for User Entity Instance: neuron_l1_n25:n25|lut_tanh:act_lut_tanh
180. Parameter Settings for User Entity Instance: neuron_l1_n26:n26
181. Parameter Settings for User Entity Instance: neuron_l1_n26:n26|ram_l1_n26:ram_n26
182. Parameter Settings for User Entity Instance: neuron_l1_n26:n26|mac:mac_n26
183. Parameter Settings for User Entity Instance: neuron_l1_n26:n26|lut_tanh:act_lut_tanh
184. Parameter Settings for User Entity Instance: neuron_l1_n27:n27
185. Parameter Settings for User Entity Instance: neuron_l1_n27:n27|ram_l1_n27:ram_n27
186. Parameter Settings for User Entity Instance: neuron_l1_n27:n27|mac:mac_n27
187. Parameter Settings for User Entity Instance: neuron_l1_n27:n27|lut_tanh:act_lut_tanh
188. Parameter Settings for User Entity Instance: neuron_l1_n28:n28
189. Parameter Settings for User Entity Instance: neuron_l1_n28:n28|ram_l1_n28:ram_n28
190. Parameter Settings for User Entity Instance: neuron_l1_n28:n28|mac:mac_n28
191. Parameter Settings for User Entity Instance: neuron_l1_n28:n28|lut_tanh:act_lut_tanh
192. Parameter Settings for User Entity Instance: neuron_l1_n29:n29
193. Parameter Settings for User Entity Instance: neuron_l1_n29:n29|ram_l1_n29:ram_n29
194. Parameter Settings for User Entity Instance: neuron_l1_n29:n29|mac:mac_n29
195. Parameter Settings for User Entity Instance: neuron_l1_n29:n29|lut_tanh:act_lut_tanh
196. Parameter Settings for Inferred Entity Instance: neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0
197. Parameter Settings for Inferred Entity Instance: neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0
198. Parameter Settings for Inferred Entity Instance: neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0
199. Parameter Settings for Inferred Entity Instance: neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0
200. Parameter Settings for Inferred Entity Instance: neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0
201. Parameter Settings for Inferred Entity Instance: neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0
202. Parameter Settings for Inferred Entity Instance: neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0
203. Parameter Settings for Inferred Entity Instance: neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0
204. Parameter Settings for Inferred Entity Instance: neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0
205. Parameter Settings for Inferred Entity Instance: neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0
206. Parameter Settings for Inferred Entity Instance: neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0
207. Parameter Settings for Inferred Entity Instance: neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0
208. Parameter Settings for Inferred Entity Instance: neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0
209. Parameter Settings for Inferred Entity Instance: neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0
210. Parameter Settings for Inferred Entity Instance: neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0
211. Parameter Settings for Inferred Entity Instance: neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0
212. Parameter Settings for Inferred Entity Instance: neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0
213. Parameter Settings for Inferred Entity Instance: neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0
214. Parameter Settings for Inferred Entity Instance: neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0
215. Parameter Settings for Inferred Entity Instance: neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0
216. Parameter Settings for Inferred Entity Instance: neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0
217. Parameter Settings for Inferred Entity Instance: neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0
218. Parameter Settings for Inferred Entity Instance: neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0
219. Parameter Settings for Inferred Entity Instance: neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0
220. Parameter Settings for Inferred Entity Instance: neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0
221. Parameter Settings for Inferred Entity Instance: neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0
222. Parameter Settings for Inferred Entity Instance: neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0
223. Parameter Settings for Inferred Entity Instance: neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0
224. Parameter Settings for Inferred Entity Instance: neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0
225. Parameter Settings for Inferred Entity Instance: neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0
226. Parameter Settings for Inferred Entity Instance: neuron_l1_n3:n3|mac:mac_n3|lpm_mult:Mult0
227. Parameter Settings for Inferred Entity Instance: neuron_l1_n4:n4|mac:mac_n4|lpm_mult:Mult0
228. Parameter Settings for Inferred Entity Instance: neuron_l1_n5:n5|mac:mac_n5|lpm_mult:Mult0
229. Parameter Settings for Inferred Entity Instance: neuron_l1_n9:n9|mac:mac_n9|lpm_mult:Mult0
230. Parameter Settings for Inferred Entity Instance: neuron_l1_n11:n11|mac:mac_n11|lpm_mult:Mult0
231. Parameter Settings for Inferred Entity Instance: neuron_l1_n17:n17|mac:mac_n17|lpm_mult:Mult0
232. Parameter Settings for Inferred Entity Instance: neuron_l1_n19:n19|mac:mac_n19|lpm_mult:Mult0
233. Parameter Settings for Inferred Entity Instance: neuron_l1_n21:n21|mac:mac_n21|lpm_mult:Mult0
234. Parameter Settings for Inferred Entity Instance: neuron_l1_n22:n22|mac:mac_n22|lpm_mult:Mult0
235. Parameter Settings for Inferred Entity Instance: neuron_l1_n23:n23|mac:mac_n23|lpm_mult:Mult0
236. Parameter Settings for Inferred Entity Instance: neuron_l1_n26:n26|mac:mac_n26|lpm_mult:Mult0
237. Parameter Settings for Inferred Entity Instance: neuron_l1_n28:n28|mac:mac_n28|lpm_mult:Mult0
238. Parameter Settings for Inferred Entity Instance: neuron_l1_n0:n0|mac:mac_n0|lpm_mult:Mult0
239. Parameter Settings for Inferred Entity Instance: neuron_l1_n1:n1|mac:mac_n1|lpm_mult:Mult0
240. Parameter Settings for Inferred Entity Instance: neuron_l1_n2:n2|mac:mac_n2|lpm_mult:Mult0
241. Parameter Settings for Inferred Entity Instance: neuron_l1_n6:n6|mac:mac_n6|lpm_mult:Mult0
242. Parameter Settings for Inferred Entity Instance: neuron_l1_n7:n7|mac:mac_n7|lpm_mult:Mult0
243. Parameter Settings for Inferred Entity Instance: neuron_l1_n8:n8|mac:mac_n8|lpm_mult:Mult0
244. Parameter Settings for Inferred Entity Instance: neuron_l1_n10:n10|mac:mac_n10|lpm_mult:Mult0
245. Parameter Settings for Inferred Entity Instance: neuron_l1_n12:n12|mac:mac_n12|lpm_mult:Mult0
246. Parameter Settings for Inferred Entity Instance: neuron_l1_n13:n13|mac:mac_n13|lpm_mult:Mult0
247. Parameter Settings for Inferred Entity Instance: neuron_l1_n14:n14|mac:mac_n14|lpm_mult:Mult0
248. Parameter Settings for Inferred Entity Instance: neuron_l1_n15:n15|mac:mac_n15|lpm_mult:Mult0
249. Parameter Settings for Inferred Entity Instance: neuron_l1_n16:n16|mac:mac_n16|lpm_mult:Mult0
250. Parameter Settings for Inferred Entity Instance: neuron_l1_n18:n18|mac:mac_n18|lpm_mult:Mult0
251. Parameter Settings for Inferred Entity Instance: neuron_l1_n20:n20|mac:mac_n20|lpm_mult:Mult0
252. Parameter Settings for Inferred Entity Instance: neuron_l1_n24:n24|mac:mac_n24|lpm_mult:Mult0
253. Parameter Settings for Inferred Entity Instance: neuron_l1_n25:n25|mac:mac_n25|lpm_mult:Mult0
254. Parameter Settings for Inferred Entity Instance: neuron_l1_n27:n27|mac:mac_n27|lpm_mult:Mult0
255. Parameter Settings for Inferred Entity Instance: neuron_l1_n29:n29|mac:mac_n29|lpm_mult:Mult0
256. altsyncram Parameter Settings by Entity Instance
257. lpm_mult Parameter Settings by Entity Instance
258. Port Connectivity Checks: "neuron_l1_n29:n29|ram_l1_n29:ram_n29"
259. Port Connectivity Checks: "neuron_l1_n28:n28|ram_l1_n28:ram_n28"
260. Port Connectivity Checks: "neuron_l1_n27:n27|ram_l1_n27:ram_n27"
261. Port Connectivity Checks: "neuron_l1_n26:n26|ram_l1_n26:ram_n26"
262. Port Connectivity Checks: "neuron_l1_n25:n25|ram_l1_n25:ram_n25"
263. Port Connectivity Checks: "neuron_l1_n24:n24|ram_l1_n24:ram_n24"
264. Port Connectivity Checks: "neuron_l1_n23:n23|ram_l1_n23:ram_n23"
265. Port Connectivity Checks: "neuron_l1_n22:n22|ram_l1_n22:ram_n22"
266. Port Connectivity Checks: "neuron_l1_n21:n21|ram_l1_n21:ram_n21"
267. Port Connectivity Checks: "neuron_l1_n20:n20|ram_l1_n20:ram_n20"
268. Port Connectivity Checks: "neuron_l1_n19:n19|ram_l1_n19:ram_n19"
269. Port Connectivity Checks: "neuron_l1_n18:n18|ram_l1_n18:ram_n18"
270. Port Connectivity Checks: "neuron_l1_n17:n17|ram_l1_n17:ram_n17"
271. Port Connectivity Checks: "neuron_l1_n16:n16|ram_l1_n16:ram_n16"
272. Port Connectivity Checks: "neuron_l1_n15:n15|ram_l1_n15:ram_n15"
273. Port Connectivity Checks: "neuron_l1_n14:n14|ram_l1_n14:ram_n14"
274. Port Connectivity Checks: "neuron_l1_n13:n13|ram_l1_n13:ram_n13"
275. Port Connectivity Checks: "neuron_l1_n12:n12|ram_l1_n12:ram_n12"
276. Port Connectivity Checks: "neuron_l1_n11:n11|ram_l1_n11:ram_n11"
277. Port Connectivity Checks: "neuron_l1_n10:n10|ram_l1_n10:ram_n10"
278. Port Connectivity Checks: "neuron_l1_n9:n9|ram_l1_n9:ram_n9"
279. Port Connectivity Checks: "neuron_l1_n8:n8|ram_l1_n8:ram_n8"
280. Port Connectivity Checks: "neuron_l1_n7:n7|ram_l1_n7:ram_n7"
281. Port Connectivity Checks: "neuron_l1_n6:n6|ram_l1_n6:ram_n6"
282. Port Connectivity Checks: "neuron_l1_n5:n5|ram_l1_n5:ram_n5"
283. Port Connectivity Checks: "neuron_l1_n4:n4|ram_l1_n4:ram_n4"
284. Port Connectivity Checks: "neuron_l1_n3:n3|ram_l1_n3:ram_n3"
285. Port Connectivity Checks: "neuron_l1_n2:n2|ram_l1_n2:ram_n2"
286. Port Connectivity Checks: "neuron_l1_n1:n1|ram_l1_n1:ram_n1"
287. Port Connectivity Checks: "neuron_l1_n0:n0|ram_l1_n0:ram_n0"
288. Post-Synthesis Netlist Statistics for Top Partition
289. Elapsed Time Per Partition
290. Analysis & Synthesis Equations
291. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 16 21:05:10 2020       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; layer_l1                                    ;
; Top-level Entity Name              ; layer_l1                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 14,158                                      ;
;     Total combinational functions  ; 13,664                                      ;
;     Dedicated logic registers      ; 1,505                                       ;
; Total registers                    ; 1505                                        ;
; Total pins                         ; 501                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 24,000                                      ;
; Embedded Multiplier 9-bit elements ; 60                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; layer_l1           ; layer_l1           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                   ;
+----------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                          ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; ../ieee_proposed/fixed_pkg_c.vhdl            ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl                       ;         ;
; ../ieee_proposed/fixed_float_types_c.vhdl    ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_float_types_c.vhdl               ;         ;
; layer_l1.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd                                 ;         ;
; neuron_l1_n0.vhd                             ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n0.vhd                             ;         ;
; ram_l1_n0.vhd                                ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n0.vhd                                ;         ;
; mac.vhd                                      ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/mac.vhd                                      ;         ;
; lut_tanh.vhd                                 ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/lut_tanh.vhd                                 ;         ;
; neuron_l1_n1.vhd                             ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n1.vhd                             ;         ;
; ram_l1_n1.vhd                                ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n1.vhd                                ;         ;
; neuron_l1_n2.vhd                             ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n2.vhd                             ;         ;
; ram_l1_n2.vhd                                ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n2.vhd                                ;         ;
; neuron_l1_n3.vhd                             ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n3.vhd                             ;         ;
; ram_l1_n3.vhd                                ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n3.vhd                                ;         ;
; neuron_l1_n4.vhd                             ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n4.vhd                             ;         ;
; ram_l1_n4.vhd                                ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n4.vhd                                ;         ;
; neuron_l1_n5.vhd                             ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n5.vhd                             ;         ;
; ram_l1_n5.vhd                                ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n5.vhd                                ;         ;
; neuron_l1_n6.vhd                             ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n6.vhd                             ;         ;
; ram_l1_n6.vhd                                ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n6.vhd                                ;         ;
; neuron_l1_n7.vhd                             ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n7.vhd                             ;         ;
; ram_l1_n7.vhd                                ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n7.vhd                                ;         ;
; neuron_l1_n8.vhd                             ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n8.vhd                             ;         ;
; ram_l1_n8.vhd                                ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n8.vhd                                ;         ;
; neuron_l1_n9.vhd                             ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n9.vhd                             ;         ;
; ram_l1_n9.vhd                                ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n9.vhd                                ;         ;
; neuron_l1_n10.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n10.vhd                            ;         ;
; ram_l1_n10.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n10.vhd                               ;         ;
; neuron_l1_n11.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n11.vhd                            ;         ;
; ram_l1_n11.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n11.vhd                               ;         ;
; neuron_l1_n12.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n12.vhd                            ;         ;
; ram_l1_n12.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n12.vhd                               ;         ;
; neuron_l1_n13.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n13.vhd                            ;         ;
; ram_l1_n13.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n13.vhd                               ;         ;
; neuron_l1_n14.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n14.vhd                            ;         ;
; ram_l1_n14.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n14.vhd                               ;         ;
; neuron_l1_n15.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n15.vhd                            ;         ;
; ram_l1_n15.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n15.vhd                               ;         ;
; neuron_l1_n16.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n16.vhd                            ;         ;
; ram_l1_n16.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n16.vhd                               ;         ;
; neuron_l1_n17.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n17.vhd                            ;         ;
; ram_l1_n17.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n17.vhd                               ;         ;
; neuron_l1_n18.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n18.vhd                            ;         ;
; ram_l1_n18.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n18.vhd                               ;         ;
; neuron_l1_n19.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n19.vhd                            ;         ;
; ram_l1_n19.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n19.vhd                               ;         ;
; neuron_l1_n20.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n20.vhd                            ;         ;
; ram_l1_n20.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n20.vhd                               ;         ;
; neuron_l1_n21.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n21.vhd                            ;         ;
; ram_l1_n21.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n21.vhd                               ;         ;
; neuron_l1_n22.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n22.vhd                            ;         ;
; ram_l1_n22.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n22.vhd                               ;         ;
; neuron_l1_n23.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n23.vhd                            ;         ;
; ram_l1_n23.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n23.vhd                               ;         ;
; neuron_l1_n24.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n24.vhd                            ;         ;
; ram_l1_n24.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n24.vhd                               ;         ;
; neuron_l1_n25.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n25.vhd                            ;         ;
; ram_l1_n25.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n25.vhd                               ;         ;
; neuron_l1_n26.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n26.vhd                            ;         ;
; ram_l1_n26.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n26.vhd                               ;         ;
; neuron_l1_n27.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n27.vhd                            ;         ;
; ram_l1_n27.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n27.vhd                               ;         ;
; neuron_l1_n28.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n28.vhd                            ;         ;
; ram_l1_n28.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n28.vhd                               ;         ;
; neuron_l1_n29.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n29.vhd                            ;         ;
; ram_l1_n29.vhd                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n29.vhd                               ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                 ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                    ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                 ;         ;
; aglobal201.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                 ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                     ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                     ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                   ;         ;
; db/altsyncram_vu61.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_vu61.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n0_747a3093.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n0_747a3093.hdl.mif  ;         ;
; db/altsyncram_c071.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_c071.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n1_1e703d28.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n1_1e703d28.hdl.mif  ;         ;
; db/altsyncram_2371.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_2371.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n2_4faac1c.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n2_4faac1c.hdl.mif   ;         ;
; db/altsyncram_k071.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_k071.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n3_65654c6a.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n3_65654c6a.hdl.mif  ;         ;
; db/altsyncram_s071.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_s071.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n4_b46945f7.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n4_b46945f7.hdl.mif  ;         ;
; db/altsyncram_f071.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_f071.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n5_138c6fb.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n5_138c6fb.hdl.mif   ;         ;
; db/altsyncram_0271.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_0271.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n6_ce032c85.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n6_ce032c85.hdl.mif  ;         ;
; db/altsyncram_t071.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_t071.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n7_82943e8b.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n7_82943e8b.hdl.mif  ;         ;
; db/altsyncram_kv61.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_kv61.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n8_f7881746.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n8_f7881746.hdl.mif  ;         ;
; db/altsyncram_l071.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_l071.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n9_74a263b5.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n9_74a263b5.hdl.mif  ;         ;
; db/altsyncram_k471.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_k471.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n10_1b3c7aa4.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n10_1b3c7aa4.hdl.mif ;         ;
; db/altsyncram_m671.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_m671.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n11_e56adf6f.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n11_e56adf6f.hdl.mif ;         ;
; db/altsyncram_h671.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_h671.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n12_9b2caf5e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n12_9b2caf5e.hdl.mif ;         ;
; db/altsyncram_c571.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_c571.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n13_ed95ef63.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n13_ed95ef63.hdl.mif ;         ;
; db/altsyncram_6071.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_6071.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n14_4f01a62.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n14_4f01a62.hdl.mif  ;         ;
; db/altsyncram_r171.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_r171.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n15_10c1159d.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n15_10c1159d.hdl.mif ;         ;
; db/altsyncram_qv61.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_qv61.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n16_49683699.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n16_49683699.hdl.mif ;         ;
; db/altsyncram_j371.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_j371.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n17_50b2f19e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n17_50b2f19e.hdl.mif ;         ;
; db/altsyncram_p371.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_p371.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n18_6743aef3.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n18_6743aef3.hdl.mif ;         ;
; db/altsyncram_e371.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_e371.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n19_1c7eb401.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n19_1c7eb401.hdl.mif ;         ;
; db/altsyncram_a371.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_a371.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n20_92a4d6a0.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n20_92a4d6a0.hdl.mif ;         ;
; db/altsyncram_i371.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_i371.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n21_a04677cf.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n21_a04677cf.hdl.mif ;         ;
; db/altsyncram_k371.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_k371.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n22_b2496f4a.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n22_b2496f4a.hdl.mif ;         ;
; db/altsyncram_b371.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_b371.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n23_ed5d1006.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n23_ed5d1006.hdl.mif ;         ;
; db/altsyncram_u071.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_u071.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n24_5412979e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n24_5412979e.hdl.mif ;         ;
; db/altsyncram_j671.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_j671.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n25_db6b7cd3.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n25_db6b7cd3.hdl.mif ;         ;
; db/altsyncram_2471.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_2471.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n26_567a9c8f.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n26_567a9c8f.hdl.mif ;         ;
; db/altsyncram_b171.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_b171.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n27_9b539889.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n27_9b539889.hdl.mif ;         ;
; db/altsyncram_2171.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_2171.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n28_13399c69.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n28_13399c69.hdl.mif ;         ;
; db/altsyncram_t471.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_t471.tdf                       ;         ;
; db/layer_l1.ram0_ram_l1_n29_c2f3bda.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/layer_l1.ram0_ram_l1_n29_c2f3bda.hdl.mif  ;         ;
; lpm_mult.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                   ;         ;
; lpm_add_sub.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                ;         ;
; multcore.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                   ;         ;
; bypassff.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                   ;         ;
; altshift.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                   ;         ;
; db/mult_36t.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/mult_36t.tdf                              ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 14,158      ;
;                                             ;             ;
; Total combinational functions               ; 13664       ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 7187        ;
;     -- 3 input functions                    ; 4722        ;
;     -- <=2 input functions                  ; 1755        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 12212       ;
;     -- arithmetic mode                      ; 1452        ;
;                                             ;             ;
; Total registers                             ; 1505        ;
;     -- Dedicated logic registers            ; 1505        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 501         ;
; Total memory bits                           ; 24000       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 60          ;
;                                             ;             ;
; Maximum fan-out node                        ; i_clk~input ;
; Maximum fan-out                             ; 1985        ;
; Total fan-out                               ; 55715       ;
; Average fan-out                             ; 3.33        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |layer_l1                                    ; 13664 (23)          ; 1505 (14)                 ; 24000       ; 60           ; 0       ; 30        ; 501  ; 0            ; |layer_l1                                                                                            ; layer_l1        ; work         ;
;    |neuron_l1_n0:n0|                         ; 533 (114)           ; 99 (82)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n0:n0                                                                            ; neuron_l1_n0    ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 308 (308)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n0:n0|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;       |mac:mac_n0|                           ; 111 (111)           ; 17 (17)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n0:n0|mac:mac_n0                                                                 ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n0:n0|mac:mac_n0|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n0:n0|mac:mac_n0|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;       |ram_l1_n0:ram_n0|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n0:n0|ram_l1_n0:ram_n0                                                           ; ram_l1_n0       ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;             |altsyncram_vu61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_vu61:auto_generated     ; altsyncram_vu61 ; work         ;
;    |neuron_l1_n10:n10|                       ; 454 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n10:n10                                                                          ; neuron_l1_n10   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 310 (310)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n10:n10|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n10|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n10:n10|mac:mac_n10                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n10:n10|mac:mac_n10|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n10:n10|mac:mac_n10|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n10:ram_n10|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n10:n10|ram_l1_n10:ram_n10                                                       ; ram_l1_n10      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_k471:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0|altsyncram_k471:auto_generated ; altsyncram_k471 ; work         ;
;    |neuron_l1_n11:n11|                       ; 451 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n11:n11                                                                          ; neuron_l1_n11   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 308 (308)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n11:n11|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n11|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n11:n11|mac:mac_n11                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n11:n11|mac:mac_n11|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n11:n11|mac:mac_n11|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n11:ram_n11|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n11:n11|ram_l1_n11:ram_n11                                                       ; ram_l1_n11      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_m671:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0|altsyncram_m671:auto_generated ; altsyncram_m671 ; work         ;
;    |neuron_l1_n12:n12|                       ; 452 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n12:n12                                                                          ; neuron_l1_n12   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 308 (308)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n12:n12|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n12|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n12:n12|mac:mac_n12                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n12:n12|mac:mac_n12|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n12:n12|mac:mac_n12|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n12:ram_n12|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n12:n12|ram_l1_n12:ram_n12                                                       ; ram_l1_n12      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_h671:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0|altsyncram_h671:auto_generated ; altsyncram_h671 ; work         ;
;    |neuron_l1_n13:n13|                       ; 453 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n13:n13                                                                          ; neuron_l1_n13   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 308 (308)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n13:n13|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n13|                          ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n13:n13|mac:mac_n13                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n13:n13|mac:mac_n13|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n13:n13|mac:mac_n13|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n13:ram_n13|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n13:n13|ram_l1_n13:ram_n13                                                       ; ram_l1_n13      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_c571:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0|altsyncram_c571:auto_generated ; altsyncram_c571 ; work         ;
;    |neuron_l1_n14:n14|                       ; 452 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n14:n14                                                                          ; neuron_l1_n14   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 308 (308)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n14:n14|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n14|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n14:n14|mac:mac_n14                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n14:n14|mac:mac_n14|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n14:n14|mac:mac_n14|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n14:ram_n14|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n14:n14|ram_l1_n14:ram_n14                                                       ; ram_l1_n14      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_6071:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0|altsyncram_6071:auto_generated ; altsyncram_6071 ; work         ;
;    |neuron_l1_n15:n15|                       ; 453 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n15:n15                                                                          ; neuron_l1_n15   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 308 (308)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n15:n15|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n15|                          ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n15:n15|mac:mac_n15                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n15:n15|mac:mac_n15|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n15:n15|mac:mac_n15|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n15:ram_n15|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n15:n15|ram_l1_n15:ram_n15                                                       ; ram_l1_n15      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_r171:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0|altsyncram_r171:auto_generated ; altsyncram_r171 ; work         ;
;    |neuron_l1_n16:n16|                       ; 452 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n16:n16                                                                          ; neuron_l1_n16   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 307 (307)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n16:n16|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n16|                          ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n16:n16|mac:mac_n16                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n16:n16|mac:mac_n16|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n16:n16|mac:mac_n16|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n16:ram_n16|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n16:n16|ram_l1_n16:ram_n16                                                       ; ram_l1_n16      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_qv61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0|altsyncram_qv61:auto_generated ; altsyncram_qv61 ; work         ;
;    |neuron_l1_n17:n17|                       ; 452 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n17:n17                                                                          ; neuron_l1_n17   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 309 (309)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n17:n17|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n17|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n17:n17|mac:mac_n17                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n17:n17|mac:mac_n17|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n17:n17|mac:mac_n17|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n17:ram_n17|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n17:n17|ram_l1_n17:ram_n17                                                       ; ram_l1_n17      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_j371:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0|altsyncram_j371:auto_generated ; altsyncram_j371 ; work         ;
;    |neuron_l1_n18:n18|                       ; 453 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n18:n18                                                                          ; neuron_l1_n18   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 309 (309)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n18:n18|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n18|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n18:n18|mac:mac_n18                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n18:n18|mac:mac_n18|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n18:n18|mac:mac_n18|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n18:ram_n18|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n18:n18|ram_l1_n18:ram_n18                                                       ; ram_l1_n18      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_p371:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0|altsyncram_p371:auto_generated ; altsyncram_p371 ; work         ;
;    |neuron_l1_n19:n19|                       ; 449 (31)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n19:n19                                                                          ; neuron_l1_n19   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 307 (307)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n19:n19|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n19|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n19:n19|mac:mac_n19                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n19:n19|mac:mac_n19|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n19:n19|mac:mac_n19|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n19:ram_n19|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n19:n19|ram_l1_n19:ram_n19                                                       ; ram_l1_n19      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_e371:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0|altsyncram_e371:auto_generated ; altsyncram_e371 ; work         ;
;    |neuron_l1_n1:n1|                         ; 454 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n1:n1                                                                            ; neuron_l1_n1    ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 309 (309)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n1:n1|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;       |mac:mac_n1|                           ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n1:n1|mac:mac_n1                                                                 ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n1:n1|mac:mac_n1|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n1:n1|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;       |ram_l1_n1:ram_n1|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n1:n1|ram_l1_n1:ram_n1                                                           ; ram_l1_n1       ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;             |altsyncram_c071:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_c071:auto_generated     ; altsyncram_c071 ; work         ;
;    |neuron_l1_n20:n20|                       ; 453 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n20:n20                                                                          ; neuron_l1_n20   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 309 (309)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n20:n20|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n20|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n20:n20|mac:mac_n20                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n20:n20|mac:mac_n20|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n20:n20|mac:mac_n20|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n20:ram_n20|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n20:n20|ram_l1_n20:ram_n20                                                       ; ram_l1_n20      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_a371:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0|altsyncram_a371:auto_generated ; altsyncram_a371 ; work         ;
;    |neuron_l1_n21:n21|                       ; 450 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n21:n21                                                                          ; neuron_l1_n21   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 307 (307)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n21:n21|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n21|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n21:n21|mac:mac_n21                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n21:n21|mac:mac_n21|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n21:n21|mac:mac_n21|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n21:ram_n21|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n21:n21|ram_l1_n21:ram_n21                                                       ; ram_l1_n21      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_i371:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0|altsyncram_i371:auto_generated ; altsyncram_i371 ; work         ;
;    |neuron_l1_n22:n22|                       ; 453 (31)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n22:n22                                                                          ; neuron_l1_n22   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 310 (310)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n22:n22|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n22|                          ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n22:n22|mac:mac_n22                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n22:n22|mac:mac_n22|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n22:n22|mac:mac_n22|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n22:ram_n22|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n22:n22|ram_l1_n22:ram_n22                                                       ; ram_l1_n22      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_k371:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0|altsyncram_k371:auto_generated ; altsyncram_k371 ; work         ;
;    |neuron_l1_n23:n23|                       ; 448 (31)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n23:n23                                                                          ; neuron_l1_n23   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 306 (306)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n23:n23|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n23|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n23:n23|mac:mac_n23                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n23:n23|mac:mac_n23|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n23:n23|mac:mac_n23|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n23:ram_n23|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n23:n23|ram_l1_n23:ram_n23                                                       ; ram_l1_n23      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_b371:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0|altsyncram_b371:auto_generated ; altsyncram_b371 ; work         ;
;    |neuron_l1_n24:n24|                       ; 454 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n24:n24                                                                          ; neuron_l1_n24   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 309 (309)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n24:n24|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n24|                          ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n24:n24|mac:mac_n24                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n24:n24|mac:mac_n24|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n24:n24|mac:mac_n24|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n24:ram_n24|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n24:n24|ram_l1_n24:ram_n24                                                       ; ram_l1_n24      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_u071:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0|altsyncram_u071:auto_generated ; altsyncram_u071 ; work         ;
;    |neuron_l1_n25:n25|                       ; 453 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n25:n25                                                                          ; neuron_l1_n25   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 309 (309)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n25:n25|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n25|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n25:n25|mac:mac_n25                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n25:n25|mac:mac_n25|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n25:n25|mac:mac_n25|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n25:ram_n25|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n25:n25|ram_l1_n25:ram_n25                                                       ; ram_l1_n25      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_j671:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0|altsyncram_j671:auto_generated ; altsyncram_j671 ; work         ;
;    |neuron_l1_n26:n26|                       ; 452 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n26:n26                                                                          ; neuron_l1_n26   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 308 (308)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n26:n26|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n26|                          ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n26:n26|mac:mac_n26                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n26:n26|mac:mac_n26|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n26:n26|mac:mac_n26|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n26:ram_n26|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n26:n26|ram_l1_n26:ram_n26                                                       ; ram_l1_n26      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_2471:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0|altsyncram_2471:auto_generated ; altsyncram_2471 ; work         ;
;    |neuron_l1_n27:n27|                       ; 454 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n27:n27                                                                          ; neuron_l1_n27   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 310 (310)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n27:n27|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n27|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n27:n27|mac:mac_n27                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n27:n27|mac:mac_n27|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n27:n27|mac:mac_n27|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n27:ram_n27|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n27:n27|ram_l1_n27:ram_n27                                                       ; ram_l1_n27      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_b171:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0|altsyncram_b171:auto_generated ; altsyncram_b171 ; work         ;
;    |neuron_l1_n28:n28|                       ; 450 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n28:n28                                                                          ; neuron_l1_n28   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 307 (307)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n28:n28|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n28|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n28:n28|mac:mac_n28                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n28:n28|mac:mac_n28|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n28:n28|mac:mac_n28|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n28:ram_n28|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n28:n28|ram_l1_n28:ram_n28                                                       ; ram_l1_n28      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_2171:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0|altsyncram_2171:auto_generated ; altsyncram_2171 ; work         ;
;    |neuron_l1_n29:n29|                       ; 453 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n29:n29                                                                          ; neuron_l1_n29   ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 309 (309)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n29:n29|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;       |mac:mac_n29|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n29:n29|mac:mac_n29                                                              ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n29:n29|mac:mac_n29|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n29:n29|mac:mac_n29|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;       |ram_l1_n29:ram_n29|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n29:n29|ram_l1_n29:ram_n29                                                       ; ram_l1_n29      ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_t471:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0|altsyncram_t471:auto_generated ; altsyncram_t471 ; work         ;
;    |neuron_l1_n2:n2|                         ; 453 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n2:n2                                                                            ; neuron_l1_n2    ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 309 (309)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n2:n2|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;       |mac:mac_n2|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n2:n2|mac:mac_n2                                                                 ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n2:n2|mac:mac_n2|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n2:n2|mac:mac_n2|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;       |ram_l1_n2:ram_n2|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n2:n2|ram_l1_n2:ram_n2                                                           ; ram_l1_n2       ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;             |altsyncram_2371:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_2371:auto_generated     ; altsyncram_2371 ; work         ;
;    |neuron_l1_n3:n3|                         ; 448 (29)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n3:n3                                                                            ; neuron_l1_n3    ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 308 (308)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n3:n3|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;       |mac:mac_n3|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n3:n3|mac:mac_n3                                                                 ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n3:n3|mac:mac_n3|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n3:n3|mac:mac_n3|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;       |ram_l1_n3:ram_n3|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n3:n3|ram_l1_n3:ram_n3                                                           ; ram_l1_n3       ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;             |altsyncram_k071:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_k071:auto_generated     ; altsyncram_k071 ; work         ;
;    |neuron_l1_n4:n4|                         ; 451 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n4:n4                                                                            ; neuron_l1_n4    ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 308 (308)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n4:n4|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;       |mac:mac_n4|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n4:n4|mac:mac_n4                                                                 ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n4:n4|mac:mac_n4|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n4:n4|mac:mac_n4|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;       |ram_l1_n4:ram_n4|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n4:n4|ram_l1_n4:ram_n4                                                           ; ram_l1_n4       ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;             |altsyncram_s071:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_s071:auto_generated     ; altsyncram_s071 ; work         ;
;    |neuron_l1_n5:n5|                         ; 452 (31)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n5:n5                                                                            ; neuron_l1_n5    ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 310 (310)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n5:n5|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;       |mac:mac_n5|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n5:n5|mac:mac_n5                                                                 ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n5:n5|mac:mac_n5|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n5:n5|mac:mac_n5|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;       |ram_l1_n5:ram_n5|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n5:n5|ram_l1_n5:ram_n5                                                           ; ram_l1_n5       ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;             |altsyncram_f071:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_f071:auto_generated     ; altsyncram_f071 ; work         ;
;    |neuron_l1_n6:n6|                         ; 454 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n6:n6                                                                            ; neuron_l1_n6    ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 309 (309)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n6:n6|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;       |mac:mac_n6|                           ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n6:n6|mac:mac_n6                                                                 ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n6:n6|mac:mac_n6|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n6:n6|mac:mac_n6|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;       |ram_l1_n6:ram_n6|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n6:n6|ram_l1_n6:ram_n6                                                           ; ram_l1_n6       ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;             |altsyncram_0271:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0|altsyncram_0271:auto_generated     ; altsyncram_0271 ; work         ;
;    |neuron_l1_n7:n7|                         ; 454 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n7:n7                                                                            ; neuron_l1_n7    ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 310 (310)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n7:n7|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;       |mac:mac_n7|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n7:n7|mac:mac_n7                                                                 ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n7:n7|mac:mac_n7|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n7:n7|mac:mac_n7|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;       |ram_l1_n7:ram_n7|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n7:n7|ram_l1_n7:ram_n7                                                           ; ram_l1_n7       ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;             |altsyncram_t071:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0|altsyncram_t071:auto_generated     ; altsyncram_t071 ; work         ;
;    |neuron_l1_n8:n8|                         ; 453 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n8:n8                                                                            ; neuron_l1_n8    ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 308 (308)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n8:n8|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;       |mac:mac_n8|                           ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n8:n8|mac:mac_n8                                                                 ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n8:n8|mac:mac_n8|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n8:n8|mac:mac_n8|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;       |ram_l1_n8:ram_n8|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n8:n8|ram_l1_n8:ram_n8                                                           ; ram_l1_n8       ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;             |altsyncram_kv61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0|altsyncram_kv61:auto_generated     ; altsyncram_kv61 ; work         ;
;    |neuron_l1_n9:n9|                         ; 448 (28)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n9:n9                                                                            ; neuron_l1_n9    ; work         ;
;       |lut_tanh:act_lut_tanh|                ; 309 (309)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n9:n9|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;       |mac:mac_n9|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n9:n9|mac:mac_n9                                                                 ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n9:n9|mac:mac_n9|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_l1|neuron_l1_n9:n9|mac:mac_n9|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;       |ram_l1_n9:ram_n9|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n9:n9|ram_l1_n9:ram_n9                                                           ; ram_l1_n9       ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;             |altsyncram_l071:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_l1|neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0|altsyncram_l071:auto_generated     ; altsyncram_l071 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------------+
; Name                                                                                                  ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                          ;
+-------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------------+
; neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_vu61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n0_747a3093.hdl.mif  ;
; neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0|altsyncram_k471:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n10_1b3c7aa4.hdl.mif ;
; neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0|altsyncram_m671:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n11_e56adf6f.hdl.mif ;
; neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0|altsyncram_h671:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n12_9b2caf5e.hdl.mif ;
; neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0|altsyncram_c571:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n13_ed95ef63.hdl.mif ;
; neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0|altsyncram_6071:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n14_4f01a62.hdl.mif  ;
; neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0|altsyncram_r171:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n15_10c1159d.hdl.mif ;
; neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0|altsyncram_qv61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n16_49683699.hdl.mif ;
; neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0|altsyncram_j371:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n17_50b2f19e.hdl.mif ;
; neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0|altsyncram_p371:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n18_6743aef3.hdl.mif ;
; neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0|altsyncram_e371:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n19_1c7eb401.hdl.mif ;
; neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_c071:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n1_1e703d28.hdl.mif  ;
; neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0|altsyncram_a371:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n20_92a4d6a0.hdl.mif ;
; neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0|altsyncram_i371:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n21_a04677cf.hdl.mif ;
; neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0|altsyncram_k371:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n22_b2496f4a.hdl.mif ;
; neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0|altsyncram_b371:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n23_ed5d1006.hdl.mif ;
; neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0|altsyncram_u071:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n24_5412979e.hdl.mif ;
; neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0|altsyncram_j671:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n25_db6b7cd3.hdl.mif ;
; neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0|altsyncram_2471:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n26_567a9c8f.hdl.mif ;
; neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0|altsyncram_b171:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n27_9b539889.hdl.mif ;
; neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0|altsyncram_2171:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n28_13399c69.hdl.mif ;
; neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0|altsyncram_t471:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n29_c2f3bda.hdl.mif  ;
; neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_2371:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n2_4faac1c.hdl.mif   ;
; neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_k071:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n3_65654c6a.hdl.mif  ;
; neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_s071:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n4_b46945f7.hdl.mif  ;
; neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_f071:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n5_138c6fb.hdl.mif   ;
; neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0|altsyncram_0271:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n6_ce032c85.hdl.mif  ;
; neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0|altsyncram_t071:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n7_82943e8b.hdl.mif  ;
; neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0|altsyncram_kv61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n8_f7881746.hdl.mif  ;
; neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0|altsyncram_l071:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_l1.ram0_ram_l1_n9_74a263b5.hdl.mif  ;
+-------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 30          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 60          ;
; Signed Embedded Multipliers           ; 30          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|r_sm                                                                                                        ;
+------------------------+--------------+------------------------+---------------------+----------------+-----------------+-------------+
; Name                   ; r_sm.s_clear ; r_sm.s_wait_activation ; r_sm.s_wait_sinapse ; r_sm.s_sinapse ; r_sm.s_get_data ; r_sm.s_idle ;
+------------------------+--------------+------------------------+---------------------+----------------+-----------------+-------------+
; r_sm.s_idle            ; 0            ; 0                      ; 0                   ; 0              ; 0               ; 0           ;
; r_sm.s_get_data        ; 0            ; 0                      ; 0                   ; 0              ; 1               ; 1           ;
; r_sm.s_sinapse         ; 0            ; 0                      ; 0                   ; 1              ; 0               ; 1           ;
; r_sm.s_wait_sinapse    ; 0            ; 0                      ; 1                   ; 0              ; 0               ; 1           ;
; r_sm.s_wait_activation ; 0            ; 1                      ; 0                   ; 0              ; 0               ; 1           ;
; r_sm.s_clear           ; 1            ; 0                      ; 0                   ; 0              ; 0               ; 1           ;
+------------------------+--------------+------------------------+---------------------+----------------+-----------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n29:n29|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n28:n28|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n27:n27|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n26:n26|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n25:n25|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n24:n24|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n23:n23|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n22:n22|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n21:n21|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n20:n20|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n19:n19|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n18:n18|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n17:n17|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n16:n16|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n15:n15|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n14:n14|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n13:n13|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n12:n12|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n11:n11|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n10:n10|r_sm                                                                                                                                                     ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n9:n9|r_sm                                                                                                                                                       ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n8:n8|r_sm                                                                                                                                                       ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n7:n7|r_sm                                                                                                                                                       ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n6:n6|r_sm                                                                                                                                                       ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n5:n5|r_sm                                                                                                                                                       ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n4:n4|r_sm                                                                                                                                                       ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n3:n3|r_sm                                                                                                                                                       ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n2:n2|r_sm                                                                                                                                                       ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n1:n1|r_sm                                                                                                                                                       ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_l1|neuron_l1_n0:n0|r_sm                                                                                                                                                       ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+------------------------------------------+--------------------------------------------------+
; Register name                            ; Reason for Removal                               ;
+------------------------------------------+--------------------------------------------------+
; r_enable_n1                              ; Merged with r_enable_n0                          ;
; r_enable_n10                             ; Merged with r_enable_n0                          ;
; r_enable_n11                             ; Merged with r_enable_n0                          ;
; r_enable_n12                             ; Merged with r_enable_n0                          ;
; r_enable_n13                             ; Merged with r_enable_n0                          ;
; r_enable_n14                             ; Merged with r_enable_n0                          ;
; r_enable_n15                             ; Merged with r_enable_n0                          ;
; r_enable_n16                             ; Merged with r_enable_n0                          ;
; r_enable_n17                             ; Merged with r_enable_n0                          ;
; r_enable_n18                             ; Merged with r_enable_n0                          ;
; r_enable_n19                             ; Merged with r_enable_n0                          ;
; r_enable_n2                              ; Merged with r_enable_n0                          ;
; r_enable_n20                             ; Merged with r_enable_n0                          ;
; r_enable_n21                             ; Merged with r_enable_n0                          ;
; r_enable_n22                             ; Merged with r_enable_n0                          ;
; r_enable_n23                             ; Merged with r_enable_n0                          ;
; r_enable_n24                             ; Merged with r_enable_n0                          ;
; r_enable_n25                             ; Merged with r_enable_n0                          ;
; r_enable_n26                             ; Merged with r_enable_n0                          ;
; r_enable_n27                             ; Merged with r_enable_n0                          ;
; r_enable_n28                             ; Merged with r_enable_n0                          ;
; r_enable_n29                             ; Merged with r_enable_n0                          ;
; r_enable_n3                              ; Merged with r_enable_n0                          ;
; r_enable_n4                              ; Merged with r_enable_n0                          ;
; r_enable_n5                              ; Merged with r_enable_n0                          ;
; r_enable_n6                              ; Merged with r_enable_n0                          ;
; r_enable_n7                              ; Merged with r_enable_n0                          ;
; r_enable_n8                              ; Merged with r_enable_n0                          ;
; r_enable_n9                              ; Merged with r_enable_n0                          ;
; neuron_l1_n10:n10|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n11:n11|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n12:n12|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n13:n13|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n14:n14|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n15:n15|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n16:n16|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n17:n17|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n18:n18|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n19:n19|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n1:n1|r_addr[0]                ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n20:n20|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n21:n21|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n22:n22|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n23:n23|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n24:n24|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n25:n25|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n26:n26|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n27:n27|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n28:n28|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n29:n29|r_addr[0]              ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n2:n2|r_addr[0]                ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n3:n3|r_addr[0]                ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n4:n4|r_addr[0]                ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n5:n5|r_addr[0]                ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n6:n6|r_addr[0]                ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n7:n7|r_addr[0]                ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n8:n8|r_addr[0]                ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n9:n9|r_addr[0]                ; Merged with neuron_l1_n0:n0|r_addr[0]            ;
; neuron_l1_n10:n10|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n11:n11|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n12:n12|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n13:n13|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n14:n14|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n15:n15|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n16:n16|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n17:n17|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n18:n18|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n19:n19|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n1:n1|r_addr[1]                ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n20:n20|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n21:n21|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n22:n22|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n23:n23|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n24:n24|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n25:n25|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n26:n26|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n27:n27|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n28:n28|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n29:n29|r_addr[1]              ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n2:n2|r_addr[1]                ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n3:n3|r_addr[1]                ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n4:n4|r_addr[1]                ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n5:n5|r_addr[1]                ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n6:n6|r_addr[1]                ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n7:n7|r_addr[1]                ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n8:n8|r_addr[1]                ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n9:n9|r_addr[1]                ; Merged with neuron_l1_n0:n0|r_addr[1]            ;
; neuron_l1_n10:n10|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n11:n11|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n12:n12|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n13:n13|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n14:n14|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n15:n15|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n16:n16|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n17:n17|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n18:n18|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n19:n19|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n1:n1|r_addr[2]                ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n20:n20|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n21:n21|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n22:n22|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n23:n23|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n24:n24|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n25:n25|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n26:n26|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n27:n27|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n28:n28|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n29:n29|r_addr[2]              ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n2:n2|r_addr[2]                ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n3:n3|r_addr[2]                ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n4:n4|r_addr[2]                ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n5:n5|r_addr[2]                ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n6:n6|r_addr[2]                ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n7:n7|r_addr[2]                ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n8:n8|r_addr[2]                ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n9:n9|r_addr[2]                ; Merged with neuron_l1_n0:n0|r_addr[2]            ;
; neuron_l1_n10:n10|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n11:n11|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n12:n12|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n13:n13|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n14:n14|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n15:n15|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n16:n16|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n17:n17|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n18:n18|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n19:n19|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n1:n1|r_addr[3]                ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n20:n20|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n21:n21|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n22:n22|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n23:n23|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n24:n24|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n25:n25|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n26:n26|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n27:n27|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n28:n28|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n29:n29|r_addr[3]              ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n2:n2|r_addr[3]                ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n3:n3|r_addr[3]                ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n4:n4|r_addr[3]                ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n5:n5|r_addr[3]                ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n6:n6|r_addr[3]                ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n7:n7|r_addr[3]                ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n8:n8|r_addr[3]                ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n9:n9|r_addr[3]                ; Merged with neuron_l1_n0:n0|r_addr[3]            ;
; neuron_l1_n10:n10|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n11:n11|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n12:n12|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n13:n13|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n14:n14|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n15:n15|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n16:n16|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n17:n17|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n18:n18|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n19:n19|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n1:n1|r_addr[4]                ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n20:n20|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n21:n21|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n22:n22|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n23:n23|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n24:n24|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n25:n25|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n26:n26|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n27:n27|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n28:n28|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n29:n29|r_addr[4]              ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n2:n2|r_addr[4]                ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n3:n3|r_addr[4]                ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n4:n4|r_addr[4]                ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n5:n5|r_addr[4]                ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n6:n6|r_addr[4]                ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n7:n7|r_addr[4]                ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n8:n8|r_addr[4]                ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n9:n9|r_addr[4]                ; Merged with neuron_l1_n0:n0|r_addr[4]            ;
; neuron_l1_n10:n10|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n11:n11|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n12:n12|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n13:n13|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n14:n14|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n15:n15|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n16:n16|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n17:n17|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n18:n18|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n19:n19|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n1:n1|r_addr[5]                ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n20:n20|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n21:n21|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n22:n22|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n23:n23|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n24:n24|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n25:n25|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n26:n26|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n27:n27|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n28:n28|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n29:n29|r_addr[5]              ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n2:n2|r_addr[5]                ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n3:n3|r_addr[5]                ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n4:n4|r_addr[5]                ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n5:n5|r_addr[5]                ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n6:n6|r_addr[5]                ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n7:n7|r_addr[5]                ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n8:n8|r_addr[5]                ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n9:n9|r_addr[5]                ; Merged with neuron_l1_n0:n0|r_addr[5]            ;
; neuron_l1_n10:n10|mac:mac_n10|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n11:n11|mac:mac_n11|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n12:n12|mac:mac_n12|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n13:n13|mac:mac_n13|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n14:n14|mac:mac_n14|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n15:n15|mac:mac_n15|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n16:n16|mac:mac_n16|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n17:n17|mac:mac_n17|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n18:n18|mac:mac_n18|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n19:n19|mac:mac_n19|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n1:n1|mac:mac_n1|o_done        ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n20:n20|mac:mac_n20|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n21:n21|mac:mac_n21|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n22:n22|mac:mac_n22|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n23:n23|mac:mac_n23|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n24:n24|mac:mac_n24|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n25:n25|mac:mac_n25|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n26:n26|mac:mac_n26|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n27:n27|mac:mac_n27|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n28:n28|mac:mac_n28|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n29:n29|mac:mac_n29|o_done     ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n2:n2|mac:mac_n2|o_done        ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n3:n3|mac:mac_n3|o_done        ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n4:n4|mac:mac_n4|o_done        ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n5:n5|mac:mac_n5|o_done        ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n6:n6|mac:mac_n6|o_done        ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n7:n7|mac:mac_n7|o_done        ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n8:n8|mac:mac_n8|o_done        ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n9:n9|mac:mac_n9|o_done        ; Merged with neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; neuron_l1_n10:n10|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n11:n11|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n12:n12|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n13:n13|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n14:n14|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n15:n15|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n16:n16|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n17:n17|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n18:n18|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n19:n19|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n1:n1|r_done                   ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n20:n20|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n21:n21|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n22:n22|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n23:n23|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n24:n24|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n25:n25|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n26:n26|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n27:n27|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n28:n28|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n29:n29|r_done                 ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n2:n2|r_done                   ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n3:n3|r_done                   ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n4:n4|r_done                   ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n5:n5|r_done                   ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n6:n6|r_done                   ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n7:n7|r_done                   ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n8:n8|r_done                   ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n9:n9|r_done                   ; Merged with neuron_l1_n0:n0|r_done               ;
; neuron_l1_n10:n10|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n11:n11|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n12:n12|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n13:n13|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n14:n14|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n15:n15|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n16:n16|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n17:n17|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n18:n18|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n19:n19|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n1:n1|r_sm.s_lut_tanh          ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n20:n20|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n21:n21|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n22:n22|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n23:n23|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n24:n24|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n25:n25|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n26:n26|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n27:n27|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n28:n28|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n29:n29|r_sm.s_lut_tanh        ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n2:n2|r_sm.s_lut_tanh          ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n3:n3|r_sm.s_lut_tanh          ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n4:n4|r_sm.s_lut_tanh          ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n5:n5|r_sm.s_lut_tanh          ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n6:n6|r_sm.s_lut_tanh          ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n7:n7|r_sm.s_lut_tanh          ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n8:n8|r_sm.s_lut_tanh          ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n9:n9|r_sm.s_lut_tanh          ; Merged with neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; neuron_l1_n10:n10|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n11:n11|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n12:n12|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n13:n13|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n14:n14|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n15:n15|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n16:n16|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n17:n17|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n18:n18|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n19:n19|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n1:n1|r_sinapse_count[0]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n20:n20|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n21:n21|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n22:n22|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n23:n23|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n24:n24|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n25:n25|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n26:n26|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n27:n27|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n28:n28|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n29:n29|r_sinapse_count[0]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n2:n2|r_sinapse_count[0]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n3:n3|r_sinapse_count[0]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n4:n4|r_sinapse_count[0]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n5:n5|r_sinapse_count[0]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n6:n6|r_sinapse_count[0]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n7:n7|r_sinapse_count[0]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n8:n8|r_sinapse_count[0]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n9:n9|r_sinapse_count[0]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]   ;
; neuron_l1_n10:n10|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n11:n11|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n12:n12|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n13:n13|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n14:n14|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n15:n15|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n16:n16|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n17:n17|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n18:n18|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n19:n19|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n1:n1|r_sm.s_get_weight        ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n20:n20|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n21:n21|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n22:n22|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n23:n23|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n24:n24|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n25:n25|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n26:n26|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n27:n27|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n28:n28|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n29:n29|r_sm.s_get_weight      ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n2:n2|r_sm.s_get_weight        ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n3:n3|r_sm.s_get_weight        ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n4:n4|r_sm.s_get_weight        ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n5:n5|r_sm.s_get_weight        ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n6:n6|r_sm.s_get_weight        ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n7:n7|r_sm.s_get_weight        ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n8:n8|r_sm.s_get_weight        ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n9:n9|r_sm.s_get_weight        ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight    ;
; neuron_l1_n10:n10|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n11:n11|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n12:n12|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n13:n13|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n14:n14|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n15:n15|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n16:n16|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n17:n17|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n18:n18|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n19:n19|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n1:n1|r_sinapse_count[1]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n20:n20|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n21:n21|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n22:n22|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n23:n23|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n24:n24|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n25:n25|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n26:n26|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n27:n27|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n28:n28|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n29:n29|r_sinapse_count[1]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n2:n2|r_sinapse_count[1]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n3:n3|r_sinapse_count[1]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n4:n4|r_sinapse_count[1]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n5:n5|r_sinapse_count[1]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n6:n6|r_sinapse_count[1]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n7:n7|r_sinapse_count[1]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n8:n8|r_sinapse_count[1]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n9:n9|r_sinapse_count[1]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]   ;
; neuron_l1_n10:n10|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n11:n11|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n12:n12|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n13:n13|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n14:n14|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n15:n15|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n16:n16|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n17:n17|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n18:n18|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n19:n19|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n1:n1|r_sinapse_count[2]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n20:n20|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n21:n21|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n22:n22|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n23:n23|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n24:n24|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n25:n25|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n26:n26|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n27:n27|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n28:n28|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n29:n29|r_sinapse_count[2]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n2:n2|r_sinapse_count[2]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n3:n3|r_sinapse_count[2]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n4:n4|r_sinapse_count[2]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n5:n5|r_sinapse_count[2]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n6:n6|r_sinapse_count[2]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n7:n7|r_sinapse_count[2]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n8:n8|r_sinapse_count[2]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n9:n9|r_sinapse_count[2]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]   ;
; neuron_l1_n10:n10|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n11:n11|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n12:n12|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n13:n13|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n14:n14|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n15:n15|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n16:n16|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n17:n17|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n18:n18|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n19:n19|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n1:n1|r_sinapse_count[3]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n20:n20|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n21:n21|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n22:n22|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n23:n23|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n24:n24|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n25:n25|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n26:n26|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n27:n27|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n28:n28|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n29:n29|r_sinapse_count[3]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n2:n2|r_sinapse_count[3]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n3:n3|r_sinapse_count[3]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n4:n4|r_sinapse_count[3]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n5:n5|r_sinapse_count[3]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n6:n6|r_sinapse_count[3]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n7:n7|r_sinapse_count[3]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n8:n8|r_sinapse_count[3]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n9:n9|r_sinapse_count[3]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]   ;
; neuron_l1_n10:n10|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n11:n11|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n12:n12|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n13:n13|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n14:n14|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n15:n15|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n16:n16|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n17:n17|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n18:n18|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n19:n19|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n1:n1|r_sinapse_count[4]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n20:n20|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n21:n21|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n22:n22|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n23:n23|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n24:n24|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n25:n25|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n26:n26|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n27:n27|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n28:n28|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n29:n29|r_sinapse_count[4]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n2:n2|r_sinapse_count[4]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n3:n3|r_sinapse_count[4]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n4:n4|r_sinapse_count[4]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n5:n5|r_sinapse_count[4]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n6:n6|r_sinapse_count[4]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n7:n7|r_sinapse_count[4]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n8:n8|r_sinapse_count[4]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n9:n9|r_sinapse_count[4]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]   ;
; neuron_l1_n10:n10|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n11:n11|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n12:n12|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n13:n13|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n14:n14|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n15:n15|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n16:n16|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n17:n17|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n18:n18|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n19:n19|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n1:n1|r_sinapse_count[5]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n20:n20|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n21:n21|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n22:n22|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n23:n23|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n24:n24|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n25:n25|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n26:n26|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n27:n27|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n28:n28|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n29:n29|r_sinapse_count[5]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n2:n2|r_sinapse_count[5]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n3:n3|r_sinapse_count[5]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n4:n4|r_sinapse_count[5]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n5:n5|r_sinapse_count[5]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n6:n6|r_sinapse_count[5]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n7:n7|r_sinapse_count[5]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n8:n8|r_sinapse_count[5]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n9:n9|r_sinapse_count[5]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]   ;
; neuron_l1_n10:n10|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n11:n11|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n12:n12|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n13:n13|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n14:n14|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n15:n15|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n16:n16|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n17:n17|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n18:n18|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n19:n19|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n1:n1|r_mac_enable             ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n20:n20|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n21:n21|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n22:n22|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n23:n23|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n24:n24|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n25:n25|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n26:n26|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n27:n27|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n28:n28|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n29:n29|r_mac_enable           ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n2:n2|r_mac_enable             ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n3:n3|r_mac_enable             ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n4:n4|r_mac_enable             ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n5:n5|r_mac_enable             ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n6:n6|r_mac_enable             ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n7:n7|r_mac_enable             ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n8:n8|r_mac_enable             ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n9:n9|r_mac_enable             ; Merged with neuron_l1_n0:n0|r_mac_enable         ;
; neuron_l1_n10:n10|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n11:n11|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n12:n12|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n13:n13|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n14:n14|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n15:n15|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n16:n16|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n17:n17|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n18:n18|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n19:n19|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n1:n1|r_sm.s_clear             ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n20:n20|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n21:n21|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n22:n22|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n23:n23|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n24:n24|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n25:n25|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n26:n26|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n27:n27|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n28:n28|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n29:n29|r_sm.s_clear           ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n2:n2|r_sm.s_clear             ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n3:n3|r_sm.s_clear             ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n4:n4|r_sm.s_clear             ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n5:n5|r_sm.s_clear             ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n6:n6|r_sm.s_clear             ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n7:n7|r_sm.s_clear             ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n8:n8|r_sm.s_clear             ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n9:n9|r_sm.s_clear             ; Merged with neuron_l1_n0:n0|r_sm.s_clear         ;
; neuron_l1_n10:n10|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n11:n11|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n12:n12|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n13:n13|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n14:n14|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n15:n15|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n16:n16|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n17:n17|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n18:n18|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n19:n19|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n1:n1|r_sm.s_wait_lut_tanh     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n20:n20|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n21:n21|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n22:n22|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n23:n23|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n24:n24|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n25:n25|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n26:n26|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n27:n27|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n28:n28|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n29:n29|r_sm.s_wait_lut_tanh   ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n2:n2|r_sm.s_wait_lut_tanh     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n3:n3|r_sm.s_wait_lut_tanh     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n4:n4|r_sm.s_wait_lut_tanh     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n5:n5|r_sm.s_wait_lut_tanh     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n6:n6|r_sm.s_wait_lut_tanh     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n7:n7|r_sm.s_wait_lut_tanh     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n8:n8|r_sm.s_wait_lut_tanh     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n9:n9|r_sm.s_wait_lut_tanh     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; neuron_l1_n10:n10|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n11:n11|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n12:n12|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n13:n13|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n14:n14|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n15:n15|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n16:n16|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n17:n17|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n18:n18|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n19:n19|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n1:n1|r_sm.s_bias              ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n20:n20|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n21:n21|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n22:n22|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n23:n23|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n24:n24|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n25:n25|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n26:n26|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n27:n27|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n28:n28|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n29:n29|r_sm.s_bias            ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n2:n2|r_sm.s_bias              ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n3:n3|r_sm.s_bias              ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n4:n4|r_sm.s_bias              ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n5:n5|r_sm.s_bias              ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n6:n6|r_sm.s_bias              ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n7:n7|r_sm.s_bias              ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n8:n8|r_sm.s_bias              ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n9:n9|r_sm.s_bias              ; Merged with neuron_l1_n0:n0|r_sm.s_bias          ;
; neuron_l1_n10:n10|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n11:n11|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n12:n12|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n13:n13|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n14:n14|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n15:n15|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n16:n16|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n17:n17|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n18:n18|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n19:n19|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n1:n1|r_sinapse_count[31]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n20:n20|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n21:n21|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n22:n22|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n23:n23|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n24:n24|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n25:n25|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n26:n26|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n27:n27|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n28:n28|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n29:n29|r_sinapse_count[31]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n2:n2|r_sinapse_count[31]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n3:n3|r_sinapse_count[31]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n4:n4|r_sinapse_count[31]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n5:n5|r_sinapse_count[31]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n6:n6|r_sinapse_count[31]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n7:n7|r_sinapse_count[31]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n8:n8|r_sinapse_count[31]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n9:n9|r_sinapse_count[31]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[31]  ;
; neuron_l1_n10:n10|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n11:n11|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n12:n12|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n13:n13|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n14:n14|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n15:n15|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n16:n16|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n17:n17|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n18:n18|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n19:n19|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n1:n1|r_sinapse_count[30]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n20:n20|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n21:n21|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n22:n22|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n23:n23|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n24:n24|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n25:n25|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n26:n26|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n27:n27|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n28:n28|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n29:n29|r_sinapse_count[30]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n2:n2|r_sinapse_count[30]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n3:n3|r_sinapse_count[30]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n4:n4|r_sinapse_count[30]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n5:n5|r_sinapse_count[30]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n6:n6|r_sinapse_count[30]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n7:n7|r_sinapse_count[30]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n8:n8|r_sinapse_count[30]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n9:n9|r_sinapse_count[30]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[30]  ;
; neuron_l1_n10:n10|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n11:n11|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n12:n12|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n13:n13|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n14:n14|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n15:n15|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n16:n16|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n17:n17|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n18:n18|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n19:n19|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n1:n1|r_sinapse_count[29]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n20:n20|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n21:n21|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n22:n22|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n23:n23|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n24:n24|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n25:n25|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n26:n26|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n27:n27|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n28:n28|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n29:n29|r_sinapse_count[29]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n2:n2|r_sinapse_count[29]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n3:n3|r_sinapse_count[29]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n4:n4|r_sinapse_count[29]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n5:n5|r_sinapse_count[29]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n6:n6|r_sinapse_count[29]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n7:n7|r_sinapse_count[29]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n8:n8|r_sinapse_count[29]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n9:n9|r_sinapse_count[29]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[29]  ;
; neuron_l1_n10:n10|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n11:n11|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n12:n12|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n13:n13|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n14:n14|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n15:n15|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n16:n16|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n17:n17|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n18:n18|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n19:n19|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n1:n1|r_sinapse_count[28]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n20:n20|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n21:n21|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n22:n22|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n23:n23|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n24:n24|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n25:n25|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n26:n26|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n27:n27|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n28:n28|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n29:n29|r_sinapse_count[28]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n2:n2|r_sinapse_count[28]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n3:n3|r_sinapse_count[28]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n4:n4|r_sinapse_count[28]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n5:n5|r_sinapse_count[28]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n6:n6|r_sinapse_count[28]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n7:n7|r_sinapse_count[28]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n8:n8|r_sinapse_count[28]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n9:n9|r_sinapse_count[28]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[28]  ;
; neuron_l1_n10:n10|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n11:n11|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n12:n12|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n13:n13|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n14:n14|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n15:n15|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n16:n16|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n17:n17|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n18:n18|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n19:n19|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n1:n1|r_sinapse_count[27]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n20:n20|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n21:n21|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n22:n22|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n23:n23|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n24:n24|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n25:n25|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n26:n26|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n27:n27|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n28:n28|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n29:n29|r_sinapse_count[27]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n2:n2|r_sinapse_count[27]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n3:n3|r_sinapse_count[27]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n4:n4|r_sinapse_count[27]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n5:n5|r_sinapse_count[27]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n6:n6|r_sinapse_count[27]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n7:n7|r_sinapse_count[27]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n8:n8|r_sinapse_count[27]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n9:n9|r_sinapse_count[27]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[27]  ;
; neuron_l1_n10:n10|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n11:n11|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n12:n12|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n13:n13|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n14:n14|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n15:n15|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n16:n16|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n17:n17|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n18:n18|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n19:n19|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n1:n1|r_sinapse_count[26]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n20:n20|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n21:n21|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n22:n22|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n23:n23|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n24:n24|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n25:n25|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n26:n26|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n27:n27|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n28:n28|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n29:n29|r_sinapse_count[26]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n2:n2|r_sinapse_count[26]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n3:n3|r_sinapse_count[26]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n4:n4|r_sinapse_count[26]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n5:n5|r_sinapse_count[26]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n6:n6|r_sinapse_count[26]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n7:n7|r_sinapse_count[26]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n8:n8|r_sinapse_count[26]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n9:n9|r_sinapse_count[26]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[26]  ;
; neuron_l1_n10:n10|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n11:n11|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n12:n12|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n13:n13|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n14:n14|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n15:n15|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n16:n16|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n17:n17|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n18:n18|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n19:n19|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n1:n1|r_sinapse_count[25]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n20:n20|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n21:n21|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n22:n22|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n23:n23|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n24:n24|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n25:n25|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n26:n26|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n27:n27|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n28:n28|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n29:n29|r_sinapse_count[25]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n2:n2|r_sinapse_count[25]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n3:n3|r_sinapse_count[25]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n4:n4|r_sinapse_count[25]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n5:n5|r_sinapse_count[25]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n6:n6|r_sinapse_count[25]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n7:n7|r_sinapse_count[25]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n8:n8|r_sinapse_count[25]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n9:n9|r_sinapse_count[25]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[25]  ;
; neuron_l1_n10:n10|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n11:n11|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n12:n12|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n13:n13|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n14:n14|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n15:n15|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n16:n16|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n17:n17|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n18:n18|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n19:n19|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n1:n1|r_sinapse_count[24]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n20:n20|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n21:n21|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n22:n22|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n23:n23|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n24:n24|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n25:n25|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n26:n26|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n27:n27|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n28:n28|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n29:n29|r_sinapse_count[24]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n2:n2|r_sinapse_count[24]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n3:n3|r_sinapse_count[24]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n4:n4|r_sinapse_count[24]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n5:n5|r_sinapse_count[24]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n6:n6|r_sinapse_count[24]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n7:n7|r_sinapse_count[24]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n8:n8|r_sinapse_count[24]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n9:n9|r_sinapse_count[24]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[24]  ;
; neuron_l1_n10:n10|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n11:n11|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n12:n12|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n13:n13|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n14:n14|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n15:n15|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n16:n16|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n17:n17|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n18:n18|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n19:n19|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n1:n1|r_sinapse_count[23]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n20:n20|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n21:n21|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n22:n22|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n23:n23|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n24:n24|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n25:n25|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n26:n26|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n27:n27|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n28:n28|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n29:n29|r_sinapse_count[23]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n2:n2|r_sinapse_count[23]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n3:n3|r_sinapse_count[23]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n4:n4|r_sinapse_count[23]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n5:n5|r_sinapse_count[23]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n6:n6|r_sinapse_count[23]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n7:n7|r_sinapse_count[23]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n8:n8|r_sinapse_count[23]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n9:n9|r_sinapse_count[23]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[23]  ;
; neuron_l1_n10:n10|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n11:n11|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n12:n12|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n13:n13|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n14:n14|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n15:n15|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n16:n16|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n17:n17|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n18:n18|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n19:n19|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n1:n1|r_sinapse_count[22]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n20:n20|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n21:n21|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n22:n22|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n23:n23|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n24:n24|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n25:n25|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n26:n26|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n27:n27|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n28:n28|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n29:n29|r_sinapse_count[22]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n2:n2|r_sinapse_count[22]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n3:n3|r_sinapse_count[22]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n4:n4|r_sinapse_count[22]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n5:n5|r_sinapse_count[22]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n6:n6|r_sinapse_count[22]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n7:n7|r_sinapse_count[22]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n8:n8|r_sinapse_count[22]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n9:n9|r_sinapse_count[22]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[22]  ;
; neuron_l1_n10:n10|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n11:n11|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n12:n12|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n13:n13|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n14:n14|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n15:n15|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n16:n16|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n17:n17|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n18:n18|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n19:n19|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n1:n1|r_sinapse_count[21]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n20:n20|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n21:n21|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n22:n22|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n23:n23|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n24:n24|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n25:n25|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n26:n26|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n27:n27|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n28:n28|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n29:n29|r_sinapse_count[21]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n2:n2|r_sinapse_count[21]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n3:n3|r_sinapse_count[21]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n4:n4|r_sinapse_count[21]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n5:n5|r_sinapse_count[21]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n6:n6|r_sinapse_count[21]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n7:n7|r_sinapse_count[21]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n8:n8|r_sinapse_count[21]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n9:n9|r_sinapse_count[21]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[21]  ;
; neuron_l1_n10:n10|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n11:n11|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n12:n12|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n13:n13|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n14:n14|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n15:n15|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n16:n16|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n17:n17|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n18:n18|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n19:n19|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n1:n1|r_sinapse_count[20]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n20:n20|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n21:n21|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n22:n22|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n23:n23|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n24:n24|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n25:n25|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n26:n26|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n27:n27|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n28:n28|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n29:n29|r_sinapse_count[20]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n2:n2|r_sinapse_count[20]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n3:n3|r_sinapse_count[20]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n4:n4|r_sinapse_count[20]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n5:n5|r_sinapse_count[20]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n6:n6|r_sinapse_count[20]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n7:n7|r_sinapse_count[20]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n8:n8|r_sinapse_count[20]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n9:n9|r_sinapse_count[20]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[20]  ;
; neuron_l1_n10:n10|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n11:n11|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n12:n12|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n13:n13|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n14:n14|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n15:n15|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n16:n16|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n17:n17|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n18:n18|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n19:n19|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n1:n1|r_sinapse_count[19]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n20:n20|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n21:n21|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n22:n22|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n23:n23|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n24:n24|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n25:n25|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n26:n26|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n27:n27|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n28:n28|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n29:n29|r_sinapse_count[19]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n2:n2|r_sinapse_count[19]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n3:n3|r_sinapse_count[19]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n4:n4|r_sinapse_count[19]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n5:n5|r_sinapse_count[19]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n6:n6|r_sinapse_count[19]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n7:n7|r_sinapse_count[19]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n8:n8|r_sinapse_count[19]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n9:n9|r_sinapse_count[19]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[19]  ;
; neuron_l1_n10:n10|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n11:n11|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n12:n12|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n13:n13|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n14:n14|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n15:n15|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n16:n16|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n17:n17|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n18:n18|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n19:n19|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n1:n1|r_sinapse_count[18]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n20:n20|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n21:n21|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n22:n22|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n23:n23|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n24:n24|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n25:n25|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n26:n26|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n27:n27|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n28:n28|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n29:n29|r_sinapse_count[18]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n2:n2|r_sinapse_count[18]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n3:n3|r_sinapse_count[18]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n4:n4|r_sinapse_count[18]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n5:n5|r_sinapse_count[18]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n6:n6|r_sinapse_count[18]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n7:n7|r_sinapse_count[18]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n8:n8|r_sinapse_count[18]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n9:n9|r_sinapse_count[18]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[18]  ;
; neuron_l1_n10:n10|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n11:n11|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n12:n12|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n13:n13|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n14:n14|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n15:n15|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n16:n16|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n17:n17|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n18:n18|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n19:n19|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n1:n1|r_sinapse_count[17]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n20:n20|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n21:n21|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n22:n22|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n23:n23|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n24:n24|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n25:n25|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n26:n26|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n27:n27|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n28:n28|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n29:n29|r_sinapse_count[17]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n2:n2|r_sinapse_count[17]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n3:n3|r_sinapse_count[17]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n4:n4|r_sinapse_count[17]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n5:n5|r_sinapse_count[17]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n6:n6|r_sinapse_count[17]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n7:n7|r_sinapse_count[17]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n8:n8|r_sinapse_count[17]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n9:n9|r_sinapse_count[17]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[17]  ;
; neuron_l1_n10:n10|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n11:n11|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n12:n12|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n13:n13|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n14:n14|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n15:n15|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n16:n16|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n17:n17|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n18:n18|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n19:n19|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n1:n1|r_sinapse_count[16]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n20:n20|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n21:n21|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n22:n22|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n23:n23|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n24:n24|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n25:n25|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n26:n26|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n27:n27|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n28:n28|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n29:n29|r_sinapse_count[16]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n2:n2|r_sinapse_count[16]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n3:n3|r_sinapse_count[16]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n4:n4|r_sinapse_count[16]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n5:n5|r_sinapse_count[16]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n6:n6|r_sinapse_count[16]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n7:n7|r_sinapse_count[16]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n8:n8|r_sinapse_count[16]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n9:n9|r_sinapse_count[16]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[16]  ;
; neuron_l1_n10:n10|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n11:n11|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n12:n12|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n13:n13|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n14:n14|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n15:n15|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n16:n16|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n17:n17|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n18:n18|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n19:n19|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n1:n1|r_sinapse_count[15]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n20:n20|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n21:n21|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n22:n22|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n23:n23|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n24:n24|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n25:n25|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n26:n26|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n27:n27|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n28:n28|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n29:n29|r_sinapse_count[15]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n2:n2|r_sinapse_count[15]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n3:n3|r_sinapse_count[15]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n4:n4|r_sinapse_count[15]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n5:n5|r_sinapse_count[15]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n6:n6|r_sinapse_count[15]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n7:n7|r_sinapse_count[15]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n8:n8|r_sinapse_count[15]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n9:n9|r_sinapse_count[15]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[15]  ;
; neuron_l1_n10:n10|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n11:n11|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n12:n12|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n13:n13|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n14:n14|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n15:n15|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n16:n16|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n17:n17|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n18:n18|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n19:n19|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n1:n1|r_sinapse_count[14]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n20:n20|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n21:n21|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n22:n22|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n23:n23|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n24:n24|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n25:n25|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n26:n26|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n27:n27|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n28:n28|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n29:n29|r_sinapse_count[14]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n2:n2|r_sinapse_count[14]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n3:n3|r_sinapse_count[14]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n4:n4|r_sinapse_count[14]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n5:n5|r_sinapse_count[14]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n6:n6|r_sinapse_count[14]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n7:n7|r_sinapse_count[14]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n8:n8|r_sinapse_count[14]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n9:n9|r_sinapse_count[14]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[14]  ;
; neuron_l1_n10:n10|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n11:n11|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n12:n12|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n13:n13|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n14:n14|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n15:n15|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n16:n16|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n17:n17|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n18:n18|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n19:n19|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n1:n1|r_sinapse_count[13]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n20:n20|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n21:n21|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n22:n22|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n23:n23|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n24:n24|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n25:n25|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n26:n26|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n27:n27|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n28:n28|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n29:n29|r_sinapse_count[13]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n2:n2|r_sinapse_count[13]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n3:n3|r_sinapse_count[13]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n4:n4|r_sinapse_count[13]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n5:n5|r_sinapse_count[13]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n6:n6|r_sinapse_count[13]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n7:n7|r_sinapse_count[13]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n8:n8|r_sinapse_count[13]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n9:n9|r_sinapse_count[13]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[13]  ;
; neuron_l1_n10:n10|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n11:n11|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n12:n12|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n13:n13|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n14:n14|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n15:n15|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n16:n16|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n17:n17|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n18:n18|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n19:n19|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n1:n1|r_sinapse_count[12]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n20:n20|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n21:n21|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n22:n22|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n23:n23|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n24:n24|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n25:n25|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n26:n26|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n27:n27|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n28:n28|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n29:n29|r_sinapse_count[12]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n2:n2|r_sinapse_count[12]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n3:n3|r_sinapse_count[12]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n4:n4|r_sinapse_count[12]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n5:n5|r_sinapse_count[12]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n6:n6|r_sinapse_count[12]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n7:n7|r_sinapse_count[12]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n8:n8|r_sinapse_count[12]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n9:n9|r_sinapse_count[12]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[12]  ;
; neuron_l1_n10:n10|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n11:n11|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n12:n12|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n13:n13|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n14:n14|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n15:n15|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n16:n16|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n17:n17|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n18:n18|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n19:n19|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n1:n1|r_sinapse_count[11]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n20:n20|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n21:n21|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n22:n22|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n23:n23|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n24:n24|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n25:n25|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n26:n26|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n27:n27|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n28:n28|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n29:n29|r_sinapse_count[11]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n2:n2|r_sinapse_count[11]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n3:n3|r_sinapse_count[11]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n4:n4|r_sinapse_count[11]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n5:n5|r_sinapse_count[11]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n6:n6|r_sinapse_count[11]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n7:n7|r_sinapse_count[11]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n8:n8|r_sinapse_count[11]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n9:n9|r_sinapse_count[11]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[11]  ;
; neuron_l1_n10:n10|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n11:n11|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n12:n12|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n13:n13|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n14:n14|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n15:n15|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n16:n16|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n17:n17|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n18:n18|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n19:n19|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n1:n1|r_sinapse_count[10]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n20:n20|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n21:n21|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n22:n22|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n23:n23|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n24:n24|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n25:n25|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n26:n26|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n27:n27|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n28:n28|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n29:n29|r_sinapse_count[10]    ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n2:n2|r_sinapse_count[10]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n3:n3|r_sinapse_count[10]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n4:n4|r_sinapse_count[10]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n5:n5|r_sinapse_count[10]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n6:n6|r_sinapse_count[10]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n7:n7|r_sinapse_count[10]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n8:n8|r_sinapse_count[10]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n9:n9|r_sinapse_count[10]      ; Merged with neuron_l1_n0:n0|r_sinapse_count[10]  ;
; neuron_l1_n10:n10|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n11:n11|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n12:n12|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n13:n13|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n14:n14|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n15:n15|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n16:n16|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n17:n17|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n18:n18|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n19:n19|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n1:n1|r_sinapse_count[9]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n20:n20|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n21:n21|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n22:n22|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n23:n23|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n24:n24|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n25:n25|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n26:n26|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n27:n27|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n28:n28|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n29:n29|r_sinapse_count[9]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n2:n2|r_sinapse_count[9]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n3:n3|r_sinapse_count[9]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n4:n4|r_sinapse_count[9]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n5:n5|r_sinapse_count[9]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n6:n6|r_sinapse_count[9]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n7:n7|r_sinapse_count[9]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n8:n8|r_sinapse_count[9]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n9:n9|r_sinapse_count[9]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]   ;
; neuron_l1_n10:n10|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n11:n11|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n12:n12|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n13:n13|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n14:n14|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n15:n15|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n16:n16|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n17:n17|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n18:n18|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n19:n19|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n1:n1|r_sinapse_count[8]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n20:n20|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n21:n21|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n22:n22|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n23:n23|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n24:n24|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n25:n25|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n26:n26|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n27:n27|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n28:n28|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n29:n29|r_sinapse_count[8]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n2:n2|r_sinapse_count[8]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n3:n3|r_sinapse_count[8]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n4:n4|r_sinapse_count[8]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n5:n5|r_sinapse_count[8]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n6:n6|r_sinapse_count[8]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n7:n7|r_sinapse_count[8]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n8:n8|r_sinapse_count[8]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n9:n9|r_sinapse_count[8]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]   ;
; neuron_l1_n10:n10|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n11:n11|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n12:n12|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n13:n13|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n14:n14|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n15:n15|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n16:n16|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n17:n17|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n18:n18|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n19:n19|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n1:n1|r_sinapse_count[7]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n20:n20|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n21:n21|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n22:n22|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n23:n23|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n24:n24|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n25:n25|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n26:n26|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n27:n27|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n28:n28|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n29:n29|r_sinapse_count[7]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n2:n2|r_sinapse_count[7]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n3:n3|r_sinapse_count[7]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n4:n4|r_sinapse_count[7]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n5:n5|r_sinapse_count[7]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n6:n6|r_sinapse_count[7]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n7:n7|r_sinapse_count[7]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n8:n8|r_sinapse_count[7]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n9:n9|r_sinapse_count[7]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]   ;
; neuron_l1_n10:n10|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n11:n11|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n12:n12|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n13:n13|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n14:n14|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n15:n15|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n16:n16|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n17:n17|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n18:n18|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n19:n19|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n1:n1|r_sinapse_count[6]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n20:n20|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n21:n21|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n22:n22|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n23:n23|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n24:n24|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n25:n25|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n26:n26|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n27:n27|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n28:n28|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n29:n29|r_sinapse_count[6]     ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n2:n2|r_sinapse_count[6]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n3:n3|r_sinapse_count[6]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n4:n4|r_sinapse_count[6]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n5:n5|r_sinapse_count[6]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n6:n6|r_sinapse_count[6]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n7:n7|r_sinapse_count[6]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n8:n8|r_sinapse_count[6]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n9:n9|r_sinapse_count[6]       ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]   ;
; neuron_l1_n10:n10|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n11:n11|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n12:n12|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n13:n13|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n14:n14|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n15:n15|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n16:n16|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n17:n17|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n18:n18|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n19:n19|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n1:n1|r_sm.s_mac_result        ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n20:n20|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n21:n21|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n22:n22|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n23:n23|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n24:n24|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n25:n25|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n26:n26|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n27:n27|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n28:n28|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n29:n29|r_sm.s_mac_result      ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n2:n2|r_sm.s_mac_result        ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n3:n3|r_sm.s_mac_result        ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n4:n4|r_sm.s_mac_result        ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n5:n5|r_sm.s_mac_result        ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n6:n6|r_sm.s_mac_result        ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n7:n7|r_sm.s_mac_result        ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n8:n8|r_sm.s_mac_result        ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n9:n9|r_sm.s_mac_result        ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result    ;
; neuron_l1_n10:n10|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n11:n11|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n12:n12|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n13:n13|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n14:n14|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n15:n15|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n16:n16|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n17:n17|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n18:n18|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n19:n19|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n1:n1|r_sm.s_idle              ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n20:n20|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n21:n21|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n22:n22|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n23:n23|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n24:n24|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n25:n25|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n26:n26|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n27:n27|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n28:n28|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n29:n29|r_sm.s_idle            ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n2:n2|r_sm.s_idle              ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n3:n3|r_sm.s_idle              ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n4:n4|r_sm.s_idle              ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n5:n5|r_sm.s_idle              ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n6:n6|r_sm.s_idle              ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n7:n7|r_sm.s_idle              ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n8:n8|r_sm.s_idle              ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n9:n9|r_sm.s_idle              ; Merged with neuron_l1_n0:n0|r_sm.s_idle          ;
; neuron_l1_n10:n10|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n11:n11|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n12:n12|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n13:n13|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n14:n14|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n15:n15|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n16:n16|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n17:n17|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n18:n18|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n19:n19|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n1:n1|r_sm.s_wait_mac          ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n20:n20|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n21:n21|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n22:n22|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n23:n23|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n24:n24|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n25:n25|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n26:n26|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n27:n27|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n28:n28|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n29:n29|r_sm.s_wait_mac        ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n2:n2|r_sm.s_wait_mac          ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n3:n3|r_sm.s_wait_mac          ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n4:n4|r_sm.s_wait_mac          ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n5:n5|r_sm.s_wait_mac          ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n6:n6|r_sm.s_wait_mac          ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n7:n7|r_sm.s_wait_mac          ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n8:n8|r_sm.s_wait_mac          ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n9:n9|r_sm.s_wait_mac          ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; neuron_l1_n10:n10|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n11:n11|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n12:n12|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n13:n13|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n14:n14|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n15:n15|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n16:n16|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n17:n17|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n18:n18|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n19:n19|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n1:n1|r_sm.s_mac               ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n20:n20|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n21:n21|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n22:n22|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n23:n23|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n24:n24|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n25:n25|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n26:n26|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n27:n27|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n28:n28|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n29:n29|r_sm.s_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n2:n2|r_sm.s_mac               ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n3:n3|r_sm.s_mac               ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n4:n4|r_sm.s_mac               ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n5:n5|r_sm.s_mac               ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n6:n6|r_sm.s_mac               ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n7:n7|r_sm.s_mac               ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n8:n8|r_sm.s_mac               ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n9:n9|r_sm.s_mac               ; Merged with neuron_l1_n0:n0|r_sm.s_mac           ;
; neuron_l1_n10:n10|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n11:n11|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n12:n12|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n13:n13|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n14:n14|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n15:n15|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n16:n16|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n17:n17|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n18:n18|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n19:n19|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n1:n1|r_sm.s_wait_weight       ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n20:n20|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n21:n21|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n22:n22|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n23:n23|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n24:n24|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n25:n25|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n26:n26|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n27:n27|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n28:n28|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n29:n29|r_sm.s_wait_weight     ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n2:n2|r_sm.s_wait_weight       ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n3:n3|r_sm.s_wait_weight       ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n4:n4|r_sm.s_wait_weight       ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n5:n5|r_sm.s_wait_weight       ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n6:n6|r_sm.s_wait_weight       ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n7:n7|r_sm.s_wait_weight       ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n8:n8|r_sm.s_wait_weight       ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; neuron_l1_n9:n9|r_sm.s_wait_weight       ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; Total Number of Removed Registers = 1508 ;                                                  ;
+------------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1505  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 37    ;
; Number of registers using Asynchronous Clear ; 480   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1447  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                 ;
+----------------------------------------------------+--------------------------------------------------+------+
; Register Name                                      ; Megafunction                                     ; Type ;
+----------------------------------------------------+--------------------------------------------------+------+
; neuron_l1_n0:n0|ram_l1_n0:ram_n0|o_data[0..15]     ; neuron_l1_n0:n0|ram_l1_n0:ram_n0|r_mem_rtl_0     ; RAM  ;
; neuron_l1_n1:n1|ram_l1_n1:ram_n1|o_data[0..15]     ; neuron_l1_n1:n1|ram_l1_n1:ram_n1|r_mem_rtl_0     ; RAM  ;
; neuron_l1_n2:n2|ram_l1_n2:ram_n2|o_data[0..15]     ; neuron_l1_n2:n2|ram_l1_n2:ram_n2|r_mem_rtl_0     ; RAM  ;
; neuron_l1_n3:n3|ram_l1_n3:ram_n3|o_data[0..15]     ; neuron_l1_n3:n3|ram_l1_n3:ram_n3|r_mem_rtl_0     ; RAM  ;
; neuron_l1_n4:n4|ram_l1_n4:ram_n4|o_data[0..15]     ; neuron_l1_n4:n4|ram_l1_n4:ram_n4|r_mem_rtl_0     ; RAM  ;
; neuron_l1_n5:n5|ram_l1_n5:ram_n5|o_data[0..15]     ; neuron_l1_n5:n5|ram_l1_n5:ram_n5|r_mem_rtl_0     ; RAM  ;
; neuron_l1_n6:n6|ram_l1_n6:ram_n6|o_data[0..15]     ; neuron_l1_n6:n6|ram_l1_n6:ram_n6|r_mem_rtl_0     ; RAM  ;
; neuron_l1_n7:n7|ram_l1_n7:ram_n7|o_data[0..15]     ; neuron_l1_n7:n7|ram_l1_n7:ram_n7|r_mem_rtl_0     ; RAM  ;
; neuron_l1_n8:n8|ram_l1_n8:ram_n8|o_data[0..15]     ; neuron_l1_n8:n8|ram_l1_n8:ram_n8|r_mem_rtl_0     ; RAM  ;
; neuron_l1_n9:n9|ram_l1_n9:ram_n9|o_data[0..15]     ; neuron_l1_n9:n9|ram_l1_n9:ram_n9|r_mem_rtl_0     ; RAM  ;
; neuron_l1_n10:n10|ram_l1_n10:ram_n10|o_data[0..15] ; neuron_l1_n10:n10|ram_l1_n10:ram_n10|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n11:n11|ram_l1_n11:ram_n11|o_data[0..15] ; neuron_l1_n11:n11|ram_l1_n11:ram_n11|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n12:n12|ram_l1_n12:ram_n12|o_data[0..15] ; neuron_l1_n12:n12|ram_l1_n12:ram_n12|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n13:n13|ram_l1_n13:ram_n13|o_data[0..15] ; neuron_l1_n13:n13|ram_l1_n13:ram_n13|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n14:n14|ram_l1_n14:ram_n14|o_data[0..15] ; neuron_l1_n14:n14|ram_l1_n14:ram_n14|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n15:n15|ram_l1_n15:ram_n15|o_data[0..15] ; neuron_l1_n15:n15|ram_l1_n15:ram_n15|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n16:n16|ram_l1_n16:ram_n16|o_data[0..15] ; neuron_l1_n16:n16|ram_l1_n16:ram_n16|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n17:n17|ram_l1_n17:ram_n17|o_data[0..15] ; neuron_l1_n17:n17|ram_l1_n17:ram_n17|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n18:n18|ram_l1_n18:ram_n18|o_data[0..15] ; neuron_l1_n18:n18|ram_l1_n18:ram_n18|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n19:n19|ram_l1_n19:ram_n19|o_data[0..15] ; neuron_l1_n19:n19|ram_l1_n19:ram_n19|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n20:n20|ram_l1_n20:ram_n20|o_data[0..15] ; neuron_l1_n20:n20|ram_l1_n20:ram_n20|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n21:n21|ram_l1_n21:ram_n21|o_data[0..15] ; neuron_l1_n21:n21|ram_l1_n21:ram_n21|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n22:n22|ram_l1_n22:ram_n22|o_data[0..15] ; neuron_l1_n22:n22|ram_l1_n22:ram_n22|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n23:n23|ram_l1_n23:ram_n23|o_data[0..15] ; neuron_l1_n23:n23|ram_l1_n23:ram_n23|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n24:n24|ram_l1_n24:ram_n24|o_data[0..15] ; neuron_l1_n24:n24|ram_l1_n24:ram_n24|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n25:n25|ram_l1_n25:ram_n25|o_data[0..15] ; neuron_l1_n25:n25|ram_l1_n25:ram_n25|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n26:n26|ram_l1_n26:ram_n26|o_data[0..15] ; neuron_l1_n26:n26|ram_l1_n26:ram_n26|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n27:n27|ram_l1_n27:ram_n27|o_data[0..15] ; neuron_l1_n27:n27|ram_l1_n27:ram_n27|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n28:n28|ram_l1_n28:ram_n28|o_data[0..15] ; neuron_l1_n28:n28|ram_l1_n28:ram_n28|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n29:n29|ram_l1_n29:ram_n29|o_data[0..15] ; neuron_l1_n29:n29|ram_l1_n29:ram_n29|r_mem_rtl_0 ; RAM  ;
+----------------------------------------------------+--------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n0:n0|mac:mac_n0|r_mult[2]                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n1:n1|mac:mac_n1|r_mult[-5]                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n2:n2|mac:mac_n2|r_mult[3]                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n3:n3|mac:mac_n3|r_mult[-3]                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n4:n4|mac:mac_n4|r_mult[-1]                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n5:n5|mac:mac_n5|r_mult[-5]                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n6:n6|mac:mac_n6|r_mult[-3]                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n7:n7|mac:mac_n7|r_mult[-4]                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n8:n8|mac:mac_n8|r_mult[2]                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n9:n9|mac:mac_n9|r_mult[1]                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n10:n10|mac:mac_n10|r_mult[-7]             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n11:n11|mac:mac_n11|r_mult[1]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n12:n12|mac:mac_n12|r_mult[3]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n13:n13|mac:mac_n13|r_mult[2]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n14:n14|mac:mac_n14|r_mult[-11]            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n15:n15|mac:mac_n15|r_mult[-2]             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n16:n16|mac:mac_n16|r_mult[3]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n17:n17|mac:mac_n17|r_mult[-8]             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n18:n18|mac:mac_n18|r_mult[0]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n19:n19|mac:mac_n19|r_mult[-4]             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n20:n20|mac:mac_n20|r_mult[0]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n21:n21|mac:mac_n21|r_mult[-7]             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n22:n22|mac:mac_n22|r_mult[0]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n23:n23|mac:mac_n23|r_mult[-8]             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n24:n24|mac:mac_n24|r_mult[-4]             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n25:n25|mac:mac_n25|r_mult[-2]             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n26:n26|mac:mac_n26|r_mult[2]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n27:n27|mac:mac_n27|r_mult[3]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n28:n28|mac:mac_n28|r_mult[3]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_l1|neuron_l1_n29:n29|mac:mac_n29|r_mult[-8]             ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n0:n0|lut_tanh:act_lut_tanh|o_output[9]    ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n1:n1|lut_tanh:act_lut_tanh|o_output[10]   ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n2:n2|lut_tanh:act_lut_tanh|o_output[9]    ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n3:n3|lut_tanh:act_lut_tanh|o_output[10]   ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n4:n4|lut_tanh:act_lut_tanh|o_output[10]   ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n5:n5|lut_tanh:act_lut_tanh|o_output[10]   ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n6:n6|lut_tanh:act_lut_tanh|o_output[9]    ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n7:n7|lut_tanh:act_lut_tanh|o_output[10]   ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n8:n8|lut_tanh:act_lut_tanh|o_output[9]    ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n9:n9|lut_tanh:act_lut_tanh|o_output[10]   ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n10:n10|lut_tanh:act_lut_tanh|o_output[10] ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n11:n11|lut_tanh:act_lut_tanh|o_output[10] ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n12:n12|lut_tanh:act_lut_tanh|o_output[9]  ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n13:n13|lut_tanh:act_lut_tanh|o_output[10] ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n14:n14|lut_tanh:act_lut_tanh|o_output[10] ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n15:n15|lut_tanh:act_lut_tanh|o_output[9]  ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n16:n16|lut_tanh:act_lut_tanh|o_output[9]  ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n17:n17|lut_tanh:act_lut_tanh|o_output[9]  ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n18:n18|lut_tanh:act_lut_tanh|o_output[9]  ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n19:n19|lut_tanh:act_lut_tanh|o_output[10] ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n20:n20|lut_tanh:act_lut_tanh|o_output[9]  ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n21:n21|lut_tanh:act_lut_tanh|o_output[10] ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n22:n22|lut_tanh:act_lut_tanh|o_output[10] ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n23:n23|lut_tanh:act_lut_tanh|o_output[9]  ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n24:n24|lut_tanh:act_lut_tanh|o_output[10] ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n25:n25|lut_tanh:act_lut_tanh|o_output[9]  ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n26:n26|lut_tanh:act_lut_tanh|o_output[9]  ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n27:n27|lut_tanh:act_lut_tanh|o_output[9]  ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n28:n28|lut_tanh:act_lut_tanh|o_output[9]  ;
; 79:1               ; 2 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |layer_l1|neuron_l1_n29:n29|lut_tanh:act_lut_tanh|o_output[9]  ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n0:n0|lut_tanh:act_lut_tanh|o_output[0]    ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n1:n1|lut_tanh:act_lut_tanh|o_output[14]   ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n2:n2|lut_tanh:act_lut_tanh|o_output[14]   ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n3:n3|lut_tanh:act_lut_tanh|o_output[14]   ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n4:n4|lut_tanh:act_lut_tanh|o_output[14]   ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n5:n5|lut_tanh:act_lut_tanh|o_output[14]   ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n6:n6|lut_tanh:act_lut_tanh|o_output[14]   ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n7:n7|lut_tanh:act_lut_tanh|o_output[14]   ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n8:n8|lut_tanh:act_lut_tanh|o_output[14]   ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n9:n9|lut_tanh:act_lut_tanh|o_output[14]   ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n10:n10|lut_tanh:act_lut_tanh|o_output[14] ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n11:n11|lut_tanh:act_lut_tanh|o_output[0]  ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n12:n12|lut_tanh:act_lut_tanh|o_output[14] ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n13:n13|lut_tanh:act_lut_tanh|o_output[0]  ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n14:n14|lut_tanh:act_lut_tanh|o_output[14] ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n15:n15|lut_tanh:act_lut_tanh|o_output[14] ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n16:n16|lut_tanh:act_lut_tanh|o_output[14] ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n17:n17|lut_tanh:act_lut_tanh|o_output[0]  ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n18:n18|lut_tanh:act_lut_tanh|o_output[0]  ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n19:n19|lut_tanh:act_lut_tanh|o_output[0]  ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n20:n20|lut_tanh:act_lut_tanh|o_output[14] ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n21:n21|lut_tanh:act_lut_tanh|o_output[14] ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n22:n22|lut_tanh:act_lut_tanh|o_output[0]  ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n23:n23|lut_tanh:act_lut_tanh|o_output[0]  ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n24:n24|lut_tanh:act_lut_tanh|o_output[14] ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n25:n25|lut_tanh:act_lut_tanh|o_output[14] ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n26:n26|lut_tanh:act_lut_tanh|o_output[14] ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n27:n27|lut_tanh:act_lut_tanh|o_output[14] ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n28:n28|lut_tanh:act_lut_tanh|o_output[0]  ;
; 95:1               ; 2 bits    ; 126 LEs       ; 64 LEs               ; 62 LEs                 ; No         ; |layer_l1|neuron_l1_n29:n29|lut_tanh:act_lut_tanh|o_output[0]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_vu61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_c071:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_2371:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_k071:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_s071:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_f071:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0|altsyncram_0271:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0|altsyncram_t071:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0|altsyncram_kv61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0|altsyncram_l071:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0|altsyncram_k471:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0|altsyncram_m671:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0|altsyncram_h671:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0|altsyncram_c571:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0|altsyncram_6071:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0|altsyncram_r171:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0|altsyncram_qv61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0|altsyncram_j371:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0|altsyncram_p371:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0|altsyncram_e371:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0|altsyncram_a371:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0|altsyncram_i371:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0|altsyncram_k371:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0|altsyncram_b371:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0|altsyncram_u071:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0|altsyncram_j671:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0|altsyncram_2471:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0|altsyncram_b171:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0|altsyncram_2171:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0|altsyncram_t471:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |layer_l1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                  ;
; g_fxp_high     ; 4     ; Signed Integer                                  ;
; g_fxp_low      ; -11   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n0:n0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; g_bits         ; 16    ; Signed Integer                      ;
; g_fxp_high     ; 4     ; Signed Integer                      ;
; g_fxp_low      ; -11   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n0:n0|ram_l1_n0:ram_n0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                       ;
; g_depth        ; 50    ; Signed Integer                                       ;
; g_addr_bits    ; 6     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n0:n0|mac:mac_n0 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n0:n0|lut_tanh:act_lut_tanh ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                            ;
; g_fxp_high     ; 4     ; Signed Integer                                            ;
; g_fxp_low      ; -11   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n1:n1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; g_bits         ; 16    ; Signed Integer                      ;
; g_fxp_high     ; 4     ; Signed Integer                      ;
; g_fxp_low      ; -11   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n1:n1|ram_l1_n1:ram_n1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                       ;
; g_depth        ; 50    ; Signed Integer                                       ;
; g_addr_bits    ; 6     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n1:n1|mac:mac_n1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n1:n1|lut_tanh:act_lut_tanh ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                            ;
; g_fxp_high     ; 4     ; Signed Integer                                            ;
; g_fxp_low      ; -11   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n2:n2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; g_bits         ; 16    ; Signed Integer                      ;
; g_fxp_high     ; 4     ; Signed Integer                      ;
; g_fxp_low      ; -11   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n2:n2|ram_l1_n2:ram_n2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                       ;
; g_depth        ; 50    ; Signed Integer                                       ;
; g_addr_bits    ; 6     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n2:n2|mac:mac_n2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n2:n2|lut_tanh:act_lut_tanh ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                            ;
; g_fxp_high     ; 4     ; Signed Integer                                            ;
; g_fxp_low      ; -11   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n3:n3 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; g_bits         ; 16    ; Signed Integer                      ;
; g_fxp_high     ; 4     ; Signed Integer                      ;
; g_fxp_low      ; -11   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n3:n3|ram_l1_n3:ram_n3 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                       ;
; g_depth        ; 50    ; Signed Integer                                       ;
; g_addr_bits    ; 6     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n3:n3|mac:mac_n3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n3:n3|lut_tanh:act_lut_tanh ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                            ;
; g_fxp_high     ; 4     ; Signed Integer                                            ;
; g_fxp_low      ; -11   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n4:n4 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; g_bits         ; 16    ; Signed Integer                      ;
; g_fxp_high     ; 4     ; Signed Integer                      ;
; g_fxp_low      ; -11   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n4:n4|ram_l1_n4:ram_n4 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                       ;
; g_depth        ; 50    ; Signed Integer                                       ;
; g_addr_bits    ; 6     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n4:n4|mac:mac_n4 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n4:n4|lut_tanh:act_lut_tanh ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                            ;
; g_fxp_high     ; 4     ; Signed Integer                                            ;
; g_fxp_low      ; -11   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n5:n5 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; g_bits         ; 16    ; Signed Integer                      ;
; g_fxp_high     ; 4     ; Signed Integer                      ;
; g_fxp_low      ; -11   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n5:n5|ram_l1_n5:ram_n5 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                       ;
; g_depth        ; 50    ; Signed Integer                                       ;
; g_addr_bits    ; 6     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n5:n5|mac:mac_n5 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n5:n5|lut_tanh:act_lut_tanh ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                            ;
; g_fxp_high     ; 4     ; Signed Integer                                            ;
; g_fxp_low      ; -11   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n6:n6 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; g_bits         ; 16    ; Signed Integer                      ;
; g_fxp_high     ; 4     ; Signed Integer                      ;
; g_fxp_low      ; -11   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n6:n6|ram_l1_n6:ram_n6 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                       ;
; g_depth        ; 50    ; Signed Integer                                       ;
; g_addr_bits    ; 6     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n6:n6|mac:mac_n6 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n6:n6|lut_tanh:act_lut_tanh ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                            ;
; g_fxp_high     ; 4     ; Signed Integer                                            ;
; g_fxp_low      ; -11   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n7:n7 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; g_bits         ; 16    ; Signed Integer                      ;
; g_fxp_high     ; 4     ; Signed Integer                      ;
; g_fxp_low      ; -11   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n7:n7|ram_l1_n7:ram_n7 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                       ;
; g_depth        ; 50    ; Signed Integer                                       ;
; g_addr_bits    ; 6     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n7:n7|mac:mac_n7 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n7:n7|lut_tanh:act_lut_tanh ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                            ;
; g_fxp_high     ; 4     ; Signed Integer                                            ;
; g_fxp_low      ; -11   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n8:n8 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; g_bits         ; 16    ; Signed Integer                      ;
; g_fxp_high     ; 4     ; Signed Integer                      ;
; g_fxp_low      ; -11   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n8:n8|ram_l1_n8:ram_n8 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                       ;
; g_depth        ; 50    ; Signed Integer                                       ;
; g_addr_bits    ; 6     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n8:n8|mac:mac_n8 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n8:n8|lut_tanh:act_lut_tanh ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                            ;
; g_fxp_high     ; 4     ; Signed Integer                                            ;
; g_fxp_low      ; -11   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n9:n9 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; g_bits         ; 16    ; Signed Integer                      ;
; g_fxp_high     ; 4     ; Signed Integer                      ;
; g_fxp_low      ; -11   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n9:n9|ram_l1_n9:ram_n9 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                       ;
; g_depth        ; 50    ; Signed Integer                                       ;
; g_addr_bits    ; 6     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n9:n9|mac:mac_n9 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n9:n9|lut_tanh:act_lut_tanh ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                            ;
; g_fxp_high     ; 4     ; Signed Integer                                            ;
; g_fxp_low      ; -11   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n10:n10 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n10:n10|ram_l1_n10:ram_n10 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n10:n10|mac:mac_n10 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n10:n10|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n11:n11 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n11:n11|ram_l1_n11:ram_n11 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n11:n11|mac:mac_n11 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n11:n11|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n12:n12 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n12:n12|ram_l1_n12:ram_n12 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n12:n12|mac:mac_n12 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n12:n12|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n13:n13 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n13:n13|ram_l1_n13:ram_n13 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n13:n13|mac:mac_n13 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n13:n13|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n14:n14 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n14:n14|ram_l1_n14:ram_n14 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n14:n14|mac:mac_n14 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n14:n14|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n15:n15 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n15:n15|ram_l1_n15:ram_n15 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n15:n15|mac:mac_n15 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n15:n15|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n16:n16 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n16:n16|ram_l1_n16:ram_n16 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n16:n16|mac:mac_n16 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n16:n16|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n17:n17 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n17:n17|ram_l1_n17:ram_n17 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n17:n17|mac:mac_n17 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n17:n17|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n18:n18 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n18:n18|ram_l1_n18:ram_n18 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n18:n18|mac:mac_n18 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n18:n18|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n19:n19 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n19:n19|ram_l1_n19:ram_n19 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n19:n19|mac:mac_n19 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n19:n19|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n20:n20 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n20:n20|ram_l1_n20:ram_n20 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n20:n20|mac:mac_n20 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n20:n20|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n21:n21 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n21:n21|ram_l1_n21:ram_n21 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n21:n21|mac:mac_n21 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n21:n21|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n22:n22 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n22:n22|ram_l1_n22:ram_n22 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n22:n22|mac:mac_n22 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n22:n22|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n23:n23 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n23:n23|ram_l1_n23:ram_n23 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n23:n23|mac:mac_n23 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n23:n23|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n24:n24 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n24:n24|ram_l1_n24:ram_n24 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n24:n24|mac:mac_n24 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n24:n24|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n25:n25 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n25:n25|ram_l1_n25:ram_n25 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n25:n25|mac:mac_n25 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n25:n25|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n26:n26 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n26:n26|ram_l1_n26:ram_n26 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n26:n26|mac:mac_n26 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n26:n26|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n27:n27 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n27:n27|ram_l1_n27:ram_n27 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n27:n27|mac:mac_n27 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n27:n27|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n28:n28 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n28:n28|ram_l1_n28:ram_n28 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n28:n28|mac:mac_n28 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n28:n28|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n29:n29 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; g_bits         ; 16    ; Signed Integer                        ;
; g_fxp_high     ; 4     ; Signed Integer                        ;
; g_fxp_low      ; -11   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n29:n29|ram_l1_n29:ram_n29 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                           ;
; g_depth        ; 50    ; Signed Integer                                           ;
; g_addr_bits    ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n29:n29|mac:mac_n29 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n29:n29|lut_tanh:act_lut_tanh ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0 ;
+------------------------------------+---------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                       ; Type                  ;
+------------------------------------+---------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped               ;
; OPERATION_MODE                     ; ROM                                         ; Untyped               ;
; WIDTH_A                            ; 16                                          ; Untyped               ;
; WIDTHAD_A                          ; 6                                           ; Untyped               ;
; NUMWORDS_A                         ; 50                                          ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped               ;
; WIDTH_B                            ; 1                                           ; Untyped               ;
; WIDTHAD_B                          ; 1                                           ; Untyped               ;
; NUMWORDS_B                         ; 1                                           ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped               ;
; BYTE_SIZE                          ; 8                                           ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped               ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n0_747a3093.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_vu61                             ; Untyped               ;
+------------------------------------+---------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0 ;
+------------------------------------+---------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                       ; Type                  ;
+------------------------------------+---------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped               ;
; OPERATION_MODE                     ; ROM                                         ; Untyped               ;
; WIDTH_A                            ; 16                                          ; Untyped               ;
; WIDTHAD_A                          ; 6                                           ; Untyped               ;
; NUMWORDS_A                         ; 50                                          ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped               ;
; WIDTH_B                            ; 1                                           ; Untyped               ;
; WIDTHAD_B                          ; 1                                           ; Untyped               ;
; NUMWORDS_B                         ; 1                                           ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped               ;
; BYTE_SIZE                          ; 8                                           ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped               ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n1_1e703d28.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_c071                             ; Untyped               ;
+------------------------------------+---------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0 ;
+------------------------------------+--------------------------------------------+------------------------+
; Parameter Name                     ; Value                                      ; Type                   ;
+------------------------------------+--------------------------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                ;
; WIDTH_A                            ; 16                                         ; Untyped                ;
; WIDTHAD_A                          ; 6                                          ; Untyped                ;
; NUMWORDS_A                         ; 50                                         ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                ;
; WIDTH_B                            ; 1                                          ; Untyped                ;
; WIDTHAD_B                          ; 1                                          ; Untyped                ;
; NUMWORDS_B                         ; 1                                          ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                ;
; BYTE_SIZE                          ; 8                                          ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n2_4faac1c.hdl.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_2371                            ; Untyped                ;
+------------------------------------+--------------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0 ;
+------------------------------------+---------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                       ; Type                  ;
+------------------------------------+---------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped               ;
; OPERATION_MODE                     ; ROM                                         ; Untyped               ;
; WIDTH_A                            ; 16                                          ; Untyped               ;
; WIDTHAD_A                          ; 6                                           ; Untyped               ;
; NUMWORDS_A                         ; 50                                          ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped               ;
; WIDTH_B                            ; 1                                           ; Untyped               ;
; WIDTHAD_B                          ; 1                                           ; Untyped               ;
; NUMWORDS_B                         ; 1                                           ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped               ;
; BYTE_SIZE                          ; 8                                           ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped               ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n3_65654c6a.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_k071                             ; Untyped               ;
+------------------------------------+---------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0 ;
+------------------------------------+---------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                       ; Type                  ;
+------------------------------------+---------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped               ;
; OPERATION_MODE                     ; ROM                                         ; Untyped               ;
; WIDTH_A                            ; 16                                          ; Untyped               ;
; WIDTHAD_A                          ; 6                                           ; Untyped               ;
; NUMWORDS_A                         ; 50                                          ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped               ;
; WIDTH_B                            ; 1                                           ; Untyped               ;
; WIDTHAD_B                          ; 1                                           ; Untyped               ;
; NUMWORDS_B                         ; 1                                           ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped               ;
; BYTE_SIZE                          ; 8                                           ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped               ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n4_b46945f7.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_s071                             ; Untyped               ;
+------------------------------------+---------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0 ;
+------------------------------------+--------------------------------------------+------------------------+
; Parameter Name                     ; Value                                      ; Type                   ;
+------------------------------------+--------------------------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                ;
; WIDTH_A                            ; 16                                         ; Untyped                ;
; WIDTHAD_A                          ; 6                                          ; Untyped                ;
; NUMWORDS_A                         ; 50                                         ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                ;
; WIDTH_B                            ; 1                                          ; Untyped                ;
; WIDTHAD_B                          ; 1                                          ; Untyped                ;
; NUMWORDS_B                         ; 1                                          ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                ;
; BYTE_SIZE                          ; 8                                          ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n5_138c6fb.hdl.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_f071                            ; Untyped                ;
+------------------------------------+--------------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0 ;
+------------------------------------+---------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                       ; Type                  ;
+------------------------------------+---------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped               ;
; OPERATION_MODE                     ; ROM                                         ; Untyped               ;
; WIDTH_A                            ; 16                                          ; Untyped               ;
; WIDTHAD_A                          ; 6                                           ; Untyped               ;
; NUMWORDS_A                         ; 50                                          ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped               ;
; WIDTH_B                            ; 1                                           ; Untyped               ;
; WIDTHAD_B                          ; 1                                           ; Untyped               ;
; NUMWORDS_B                         ; 1                                           ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped               ;
; BYTE_SIZE                          ; 8                                           ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped               ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n6_ce032c85.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_0271                             ; Untyped               ;
+------------------------------------+---------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0 ;
+------------------------------------+---------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                       ; Type                  ;
+------------------------------------+---------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped               ;
; OPERATION_MODE                     ; ROM                                         ; Untyped               ;
; WIDTH_A                            ; 16                                          ; Untyped               ;
; WIDTHAD_A                          ; 6                                           ; Untyped               ;
; NUMWORDS_A                         ; 50                                          ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped               ;
; WIDTH_B                            ; 1                                           ; Untyped               ;
; WIDTHAD_B                          ; 1                                           ; Untyped               ;
; NUMWORDS_B                         ; 1                                           ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped               ;
; BYTE_SIZE                          ; 8                                           ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped               ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n7_82943e8b.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_t071                             ; Untyped               ;
+------------------------------------+---------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0 ;
+------------------------------------+---------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                       ; Type                  ;
+------------------------------------+---------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped               ;
; OPERATION_MODE                     ; ROM                                         ; Untyped               ;
; WIDTH_A                            ; 16                                          ; Untyped               ;
; WIDTHAD_A                          ; 6                                           ; Untyped               ;
; NUMWORDS_A                         ; 50                                          ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped               ;
; WIDTH_B                            ; 1                                           ; Untyped               ;
; WIDTHAD_B                          ; 1                                           ; Untyped               ;
; NUMWORDS_B                         ; 1                                           ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped               ;
; BYTE_SIZE                          ; 8                                           ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped               ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n8_f7881746.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_kv61                             ; Untyped               ;
+------------------------------------+---------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0 ;
+------------------------------------+---------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                       ; Type                  ;
+------------------------------------+---------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped               ;
; OPERATION_MODE                     ; ROM                                         ; Untyped               ;
; WIDTH_A                            ; 16                                          ; Untyped               ;
; WIDTHAD_A                          ; 6                                           ; Untyped               ;
; NUMWORDS_A                         ; 50                                          ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped               ;
; WIDTH_B                            ; 1                                           ; Untyped               ;
; WIDTHAD_B                          ; 1                                           ; Untyped               ;
; NUMWORDS_B                         ; 1                                           ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped               ;
; BYTE_SIZE                          ; 8                                           ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped               ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n9_74a263b5.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_l071                             ; Untyped               ;
+------------------------------------+---------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                        ; Type                     ;
+------------------------------------+----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                  ;
; WIDTH_A                            ; 16                                           ; Untyped                  ;
; WIDTHAD_A                          ; 6                                            ; Untyped                  ;
; NUMWORDS_A                         ; 50                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WIDTH_B                            ; 1                                            ; Untyped                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n10_1b3c7aa4.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_k471                              ; Untyped                  ;
+------------------------------------+----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                        ; Type                     ;
+------------------------------------+----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                  ;
; WIDTH_A                            ; 16                                           ; Untyped                  ;
; WIDTHAD_A                          ; 6                                            ; Untyped                  ;
; NUMWORDS_A                         ; 50                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WIDTH_B                            ; 1                                            ; Untyped                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n11_e56adf6f.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_m671                              ; Untyped                  ;
+------------------------------------+----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                        ; Type                     ;
+------------------------------------+----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                  ;
; WIDTH_A                            ; 16                                           ; Untyped                  ;
; WIDTHAD_A                          ; 6                                            ; Untyped                  ;
; NUMWORDS_A                         ; 50                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WIDTH_B                            ; 1                                            ; Untyped                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n12_9b2caf5e.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_h671                              ; Untyped                  ;
+------------------------------------+----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                        ; Type                     ;
+------------------------------------+----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                  ;
; WIDTH_A                            ; 16                                           ; Untyped                  ;
; WIDTHAD_A                          ; 6                                            ; Untyped                  ;
; NUMWORDS_A                         ; 50                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WIDTH_B                            ; 1                                            ; Untyped                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n13_ed95ef63.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_c571                              ; Untyped                  ;
+------------------------------------+----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0 ;
+------------------------------------+---------------------------------------------+---------------------------+
; Parameter Name                     ; Value                                       ; Type                      ;
+------------------------------------+---------------------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                   ;
; OPERATION_MODE                     ; ROM                                         ; Untyped                   ;
; WIDTH_A                            ; 16                                          ; Untyped                   ;
; WIDTHAD_A                          ; 6                                           ; Untyped                   ;
; NUMWORDS_A                         ; 50                                          ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                   ;
; WIDTH_B                            ; 1                                           ; Untyped                   ;
; WIDTHAD_B                          ; 1                                           ; Untyped                   ;
; NUMWORDS_B                         ; 1                                           ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                   ;
; BYTE_SIZE                          ; 8                                           ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                   ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n14_4f01a62.hdl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_6071                             ; Untyped                   ;
+------------------------------------+---------------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                        ; Type                     ;
+------------------------------------+----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                  ;
; WIDTH_A                            ; 16                                           ; Untyped                  ;
; WIDTHAD_A                          ; 6                                            ; Untyped                  ;
; NUMWORDS_A                         ; 50                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WIDTH_B                            ; 1                                            ; Untyped                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n15_10c1159d.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_r171                              ; Untyped                  ;
+------------------------------------+----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                        ; Type                     ;
+------------------------------------+----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                  ;
; WIDTH_A                            ; 16                                           ; Untyped                  ;
; WIDTHAD_A                          ; 6                                            ; Untyped                  ;
; NUMWORDS_A                         ; 50                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WIDTH_B                            ; 1                                            ; Untyped                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n16_49683699.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_qv61                              ; Untyped                  ;
+------------------------------------+----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                        ; Type                     ;
+------------------------------------+----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                  ;
; WIDTH_A                            ; 16                                           ; Untyped                  ;
; WIDTHAD_A                          ; 6                                            ; Untyped                  ;
; NUMWORDS_A                         ; 50                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WIDTH_B                            ; 1                                            ; Untyped                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n17_50b2f19e.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_j371                              ; Untyped                  ;
+------------------------------------+----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                        ; Type                     ;
+------------------------------------+----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                  ;
; WIDTH_A                            ; 16                                           ; Untyped                  ;
; WIDTHAD_A                          ; 6                                            ; Untyped                  ;
; NUMWORDS_A                         ; 50                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WIDTH_B                            ; 1                                            ; Untyped                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n18_6743aef3.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_p371                              ; Untyped                  ;
+------------------------------------+----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                        ; Type                     ;
+------------------------------------+----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                  ;
; WIDTH_A                            ; 16                                           ; Untyped                  ;
; WIDTHAD_A                          ; 6                                            ; Untyped                  ;
; NUMWORDS_A                         ; 50                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WIDTH_B                            ; 1                                            ; Untyped                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n19_1c7eb401.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_e371                              ; Untyped                  ;
+------------------------------------+----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                        ; Type                     ;
+------------------------------------+----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                  ;
; WIDTH_A                            ; 16                                           ; Untyped                  ;
; WIDTHAD_A                          ; 6                                            ; Untyped                  ;
; NUMWORDS_A                         ; 50                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WIDTH_B                            ; 1                                            ; Untyped                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n20_92a4d6a0.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_a371                              ; Untyped                  ;
+------------------------------------+----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                        ; Type                     ;
+------------------------------------+----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                  ;
; WIDTH_A                            ; 16                                           ; Untyped                  ;
; WIDTHAD_A                          ; 6                                            ; Untyped                  ;
; NUMWORDS_A                         ; 50                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WIDTH_B                            ; 1                                            ; Untyped                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n21_a04677cf.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_i371                              ; Untyped                  ;
+------------------------------------+----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                        ; Type                     ;
+------------------------------------+----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                  ;
; WIDTH_A                            ; 16                                           ; Untyped                  ;
; WIDTHAD_A                          ; 6                                            ; Untyped                  ;
; NUMWORDS_A                         ; 50                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WIDTH_B                            ; 1                                            ; Untyped                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n22_b2496f4a.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_k371                              ; Untyped                  ;
+------------------------------------+----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                        ; Type                     ;
+------------------------------------+----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                  ;
; WIDTH_A                            ; 16                                           ; Untyped                  ;
; WIDTHAD_A                          ; 6                                            ; Untyped                  ;
; NUMWORDS_A                         ; 50                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WIDTH_B                            ; 1                                            ; Untyped                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n23_ed5d1006.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_b371                              ; Untyped                  ;
+------------------------------------+----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                        ; Type                     ;
+------------------------------------+----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                  ;
; WIDTH_A                            ; 16                                           ; Untyped                  ;
; WIDTHAD_A                          ; 6                                            ; Untyped                  ;
; NUMWORDS_A                         ; 50                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WIDTH_B                            ; 1                                            ; Untyped                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n24_5412979e.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_u071                              ; Untyped                  ;
+------------------------------------+----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                        ; Type                     ;
+------------------------------------+----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                  ;
; WIDTH_A                            ; 16                                           ; Untyped                  ;
; WIDTHAD_A                          ; 6                                            ; Untyped                  ;
; NUMWORDS_A                         ; 50                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WIDTH_B                            ; 1                                            ; Untyped                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n25_db6b7cd3.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_j671                              ; Untyped                  ;
+------------------------------------+----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                        ; Type                     ;
+------------------------------------+----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                  ;
; WIDTH_A                            ; 16                                           ; Untyped                  ;
; WIDTHAD_A                          ; 6                                            ; Untyped                  ;
; NUMWORDS_A                         ; 50                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WIDTH_B                            ; 1                                            ; Untyped                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n26_567a9c8f.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_2471                              ; Untyped                  ;
+------------------------------------+----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                        ; Type                     ;
+------------------------------------+----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                  ;
; WIDTH_A                            ; 16                                           ; Untyped                  ;
; WIDTHAD_A                          ; 6                                            ; Untyped                  ;
; NUMWORDS_A                         ; 50                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WIDTH_B                            ; 1                                            ; Untyped                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n27_9b539889.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_b171                              ; Untyped                  ;
+------------------------------------+----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                        ; Type                     ;
+------------------------------------+----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                  ;
; WIDTH_A                            ; 16                                           ; Untyped                  ;
; WIDTHAD_A                          ; 6                                            ; Untyped                  ;
; NUMWORDS_A                         ; 50                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                  ;
; WIDTH_B                            ; 1                                            ; Untyped                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                  ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n28_13399c69.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_2171                              ; Untyped                  ;
+------------------------------------+----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0 ;
+------------------------------------+---------------------------------------------+---------------------------+
; Parameter Name                     ; Value                                       ; Type                      ;
+------------------------------------+---------------------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                   ;
; OPERATION_MODE                     ; ROM                                         ; Untyped                   ;
; WIDTH_A                            ; 16                                          ; Untyped                   ;
; WIDTHAD_A                          ; 6                                           ; Untyped                   ;
; NUMWORDS_A                         ; 50                                          ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                   ;
; WIDTH_B                            ; 1                                           ; Untyped                   ;
; WIDTHAD_B                          ; 1                                           ; Untyped                   ;
; NUMWORDS_B                         ; 1                                           ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                   ;
; BYTE_SIZE                          ; 8                                           ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                   ;
; INIT_FILE                          ; db/layer_l1.ram0_ram_l1_n29_c2f3bda.hdl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_t471                             ; Untyped                   ;
+------------------------------------+---------------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n3:n3|mac:mac_n3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n4:n4|mac:mac_n4|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n5:n5|mac:mac_n5|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n9:n9|mac:mac_n9|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n11:n11|mac:mac_n11|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n17:n17|mac:mac_n17|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n19:n19|mac:mac_n19|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n21:n21|mac:mac_n21|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n22:n22|mac:mac_n22|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n23:n23|mac:mac_n23|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n26:n26|mac:mac_n26|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n28:n28|mac:mac_n28|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n0:n0|mac:mac_n0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n1:n1|mac:mac_n1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n2:n2|mac:mac_n2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n6:n6|mac:mac_n6|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n7:n7|mac:mac_n7|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n8:n8|mac:mac_n8|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n10:n10|mac:mac_n10|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n12:n12|mac:mac_n12|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n13:n13|mac:mac_n13|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n14:n14|mac:mac_n14|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n15:n15|mac:mac_n15|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n16:n16|mac:mac_n16|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n18:n18|mac:mac_n18|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n20:n20|mac:mac_n20|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n24:n24|mac:mac_n24|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n25:n25|mac:mac_n25|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n27:n27|mac:mac_n27|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n29:n29|mac:mac_n29|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 30                                                          ;
; Entity Instance                           ; neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                       ;
+---------------------------------------+----------------------------------------------+
; Name                                  ; Value                                        ;
+---------------------------------------+----------------------------------------------+
; Number of entity instances            ; 30                                           ;
; Entity Instance                       ; neuron_l1_n3:n3|mac:mac_n3|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n4:n4|mac:mac_n4|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n5:n5|mac:mac_n5|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n9:n9|mac:mac_n9|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n11:n11|mac:mac_n11|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n17:n17|mac:mac_n17|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n19:n19|mac:mac_n19|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n21:n21|mac:mac_n21|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n22:n22|mac:mac_n22|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n23:n23|mac:mac_n23|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n26:n26|mac:mac_n26|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n28:n28|mac:mac_n28|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n0:n0|mac:mac_n0|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n1:n1|mac:mac_n1|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n2:n2|mac:mac_n2|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n6:n6|mac:mac_n6|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n7:n7|mac:mac_n7|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n8:n8|mac:mac_n8|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n10:n10|mac:mac_n10|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n12:n12|mac:mac_n12|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n13:n13|mac:mac_n13|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n14:n14|mac:mac_n14|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n15:n15|mac:mac_n15|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n16:n16|mac:mac_n16|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n18:n18|mac:mac_n18|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n20:n20|mac:mac_n20|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n24:n24|mac:mac_n24|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n25:n25|mac:mac_n25|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n27:n27|mac:mac_n27|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; neuron_l1_n29:n29|mac:mac_n29|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
+---------------------------------------+----------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n29:n29|ram_l1_n29:ram_n29" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n28:n28|ram_l1_n28:ram_n28" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n27:n27|ram_l1_n27:ram_n27" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n26:n26|ram_l1_n26:ram_n26" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n25:n25|ram_l1_n25:ram_n25" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n24:n24|ram_l1_n24:ram_n24" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n23:n23|ram_l1_n23:ram_n23" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n22:n22|ram_l1_n22:ram_n22" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n21:n21|ram_l1_n21:ram_n21" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n20:n20|ram_l1_n20:ram_n20" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n19:n19|ram_l1_n19:ram_n19" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n18:n18|ram_l1_n18:ram_n18" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n17:n17|ram_l1_n17:ram_n17" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n16:n16|ram_l1_n16:ram_n16" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n15:n15|ram_l1_n15:ram_n15" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n14:n14|ram_l1_n14:ram_n14" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n13:n13|ram_l1_n13:ram_n13" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n12:n12|ram_l1_n12:ram_n12" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n11:n11|ram_l1_n11:ram_n11" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n10:n10|ram_l1_n10:ram_n10" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                         ;
; i_data ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n9:n9|ram_l1_n9:ram_n9" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                     ;
; i_data ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n8:n8|ram_l1_n8:ram_n8" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                     ;
; i_data ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n7:n7|ram_l1_n7:ram_n7" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                     ;
; i_data ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n6:n6|ram_l1_n6:ram_n6" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                     ;
; i_data ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n5:n5|ram_l1_n5:ram_n5" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                     ;
; i_data ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n4:n4|ram_l1_n4:ram_n4" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                     ;
; i_data ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n3:n3|ram_l1_n3:ram_n3" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                     ;
; i_data ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n2:n2|ram_l1_n2:ram_n2" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                     ;
; i_data ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n1:n1|ram_l1_n1:ram_n1" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                     ;
; i_data ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n0:n0|ram_l1_n0:ram_n0" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                     ;
; i_data ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 501                         ;
; cycloneiii_ff         ; 1505                        ;
;     ENA               ; 967                         ;
;     ENA CLR           ; 480                         ;
;     SLD               ; 37                          ;
;     plain             ; 21                          ;
; cycloneiii_lcell_comb ; 13665                       ;
;     arith             ; 1452                        ;
;         2 data inputs ; 972                         ;
;         3 data inputs ; 480                         ;
;     normal            ; 12213                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 122                         ;
;         2 data inputs ; 661                         ;
;         3 data inputs ; 4242                        ;
;         4 data inputs ; 7187                        ;
; cycloneiii_mac_mult   ; 30                          ;
; cycloneiii_mac_out    ; 30                          ;
; cycloneiii_ram_block  ; 480                         ;
;                       ;                             ;
; Max LUT depth         ; 14.10                       ;
; Average LUT depth     ; 9.12                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:18     ;
+----------------+--------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Nov 16 21:03:40 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off layer_l1 -c layer_l1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl
    Info (12022): Found design unit 1: fixed_pkg File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 25
    Info (12022): Found design unit 2: fixed_pkg-body File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 1466
Info (12021): Found 1 design units, including 0 entities, in source file /users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_float_types_c.vhdl
    Info (12022): Found design unit 1: fixed_float_types File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_float_types_c.vhdl Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file layer_l1_tb.vhd
    Info (12022): Found design unit 1: layer_l1_tb-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1_tb.vhd Line: 12
    Info (12023): Found entity 1: layer_l1_tb File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1_tb.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file layer_l1.vhd
    Info (12022): Found design unit 1: layer_l1-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 52
    Info (12023): Found entity 1: layer_l1 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 8
Info (12127): Elaborating entity "layer_l1" for the top level hierarchy
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 1470
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 1471
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 1472
Warning (12125): Using design file neuron_l1_n0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n0-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n0.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n0 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n0.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n0" for hierarchy "neuron_l1_n0:n0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 637
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n0.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n0.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n0.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n0.vhd Line: 36
Warning (12125): Using design file ram_l1_n0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n0-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n0.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n0 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n0.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n0" for hierarchy "neuron_l1_n0:n0|ram_l1_n0:ram_n0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n0.vhd Line: 91
Warning (12125): Using design file mac.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mac-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/mac.vhd Line: 24
    Info (12023): Found entity 1: mac File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/mac.vhd Line: 8
Info (12128): Elaborating entity "mac" for hierarchy "neuron_l1_n0:n0|mac:mac_n0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n0.vhd Line: 92
Warning (12125): Using design file lut_tanh.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lut_tanh-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/lut_tanh.vhd Line: 19
    Info (12023): Found entity 1: lut_tanh File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/lut_tanh.vhd Line: 7
Info (12128): Elaborating entity "lut_tanh" for hierarchy "neuron_l1_n0:n0|lut_tanh:act_lut_tanh" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n0.vhd Line: 93
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'U'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'X'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'Z'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'W'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'-'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (12125): Using design file neuron_l1_n1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n1-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n1.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n1 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n1.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n1" for hierarchy "neuron_l1_n1:n1" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 638
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n1.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n1.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n1.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n1.vhd Line: 36
Warning (12125): Using design file ram_l1_n1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n1-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n1.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n1 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n1.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n1" for hierarchy "neuron_l1_n1:n1|ram_l1_n1:ram_n1" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n1.vhd Line: 91
Warning (12125): Using design file neuron_l1_n2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n2-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n2.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n2 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n2.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n2" for hierarchy "neuron_l1_n2:n2" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 639
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n2.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n2.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n2.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n2.vhd Line: 36
Warning (12125): Using design file ram_l1_n2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n2-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n2.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n2 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n2.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n2" for hierarchy "neuron_l1_n2:n2|ram_l1_n2:ram_n2" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n2.vhd Line: 91
Warning (12125): Using design file neuron_l1_n3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n3-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n3.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n3 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n3.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n3" for hierarchy "neuron_l1_n3:n3" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 640
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n3.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n3.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n3.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n3.vhd Line: 36
Warning (12125): Using design file ram_l1_n3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n3-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n3.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n3 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n3.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n3" for hierarchy "neuron_l1_n3:n3|ram_l1_n3:ram_n3" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n3.vhd Line: 91
Warning (12125): Using design file neuron_l1_n4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n4-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n4.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n4 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n4.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n4" for hierarchy "neuron_l1_n4:n4" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 641
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n4.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n4.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n4.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n4.vhd Line: 36
Warning (12125): Using design file ram_l1_n4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n4-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n4.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n4 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n4.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n4" for hierarchy "neuron_l1_n4:n4|ram_l1_n4:ram_n4" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n4.vhd Line: 91
Warning (12125): Using design file neuron_l1_n5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n5-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n5.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n5 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n5.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n5" for hierarchy "neuron_l1_n5:n5" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 642
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n5.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n5.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n5.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n5.vhd Line: 36
Warning (12125): Using design file ram_l1_n5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n5-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n5.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n5 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n5.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n5" for hierarchy "neuron_l1_n5:n5|ram_l1_n5:ram_n5" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n5.vhd Line: 91
Warning (12125): Using design file neuron_l1_n6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n6-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n6.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n6 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n6.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n6" for hierarchy "neuron_l1_n6:n6" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 643
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n6.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n6.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n6.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n6.vhd Line: 36
Warning (12125): Using design file ram_l1_n6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n6-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n6.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n6 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n6.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n6" for hierarchy "neuron_l1_n6:n6|ram_l1_n6:ram_n6" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n6.vhd Line: 91
Warning (12125): Using design file neuron_l1_n7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n7-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n7.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n7 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n7.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n7" for hierarchy "neuron_l1_n7:n7" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 644
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n7.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n7.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n7.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n7.vhd Line: 36
Warning (12125): Using design file ram_l1_n7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n7-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n7.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n7 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n7.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n7" for hierarchy "neuron_l1_n7:n7|ram_l1_n7:ram_n7" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n7.vhd Line: 91
Warning (12125): Using design file neuron_l1_n8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n8-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n8.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n8 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n8.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n8" for hierarchy "neuron_l1_n8:n8" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 645
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n8.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n8.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n8.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n8.vhd Line: 36
Warning (12125): Using design file ram_l1_n8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n8-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n8.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n8 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n8.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n8" for hierarchy "neuron_l1_n8:n8|ram_l1_n8:ram_n8" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n8.vhd Line: 91
Warning (12125): Using design file neuron_l1_n9.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n9-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n9.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n9 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n9.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n9" for hierarchy "neuron_l1_n9:n9" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 646
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n9.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n9.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n9.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n9.vhd Line: 36
Warning (12125): Using design file ram_l1_n9.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n9-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n9.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n9 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n9.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n9" for hierarchy "neuron_l1_n9:n9|ram_l1_n9:ram_n9" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n9.vhd Line: 91
Warning (12125): Using design file neuron_l1_n10.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n10-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n10.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n10 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n10.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n10" for hierarchy "neuron_l1_n10:n10" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 647
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n10.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n10.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n10.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n10.vhd Line: 36
Warning (12125): Using design file ram_l1_n10.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n10-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n10.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n10 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n10.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n10" for hierarchy "neuron_l1_n10:n10|ram_l1_n10:ram_n10" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n10.vhd Line: 91
Warning (12125): Using design file neuron_l1_n11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n11-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n11.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n11 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n11.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n11" for hierarchy "neuron_l1_n11:n11" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 648
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n11.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n11.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n11.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n11.vhd Line: 36
Warning (12125): Using design file ram_l1_n11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n11-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n11.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n11 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n11.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n11" for hierarchy "neuron_l1_n11:n11|ram_l1_n11:ram_n11" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n11.vhd Line: 91
Warning (12125): Using design file neuron_l1_n12.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n12-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n12.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n12 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n12.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n12" for hierarchy "neuron_l1_n12:n12" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 649
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n12.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n12.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n12.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n12.vhd Line: 36
Warning (12125): Using design file ram_l1_n12.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n12-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n12.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n12 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n12.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n12" for hierarchy "neuron_l1_n12:n12|ram_l1_n12:ram_n12" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n12.vhd Line: 91
Warning (12125): Using design file neuron_l1_n13.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n13-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n13.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n13 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n13.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n13" for hierarchy "neuron_l1_n13:n13" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 650
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n13.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n13.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n13.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n13.vhd Line: 36
Warning (12125): Using design file ram_l1_n13.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n13-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n13.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n13 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n13.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n13" for hierarchy "neuron_l1_n13:n13|ram_l1_n13:ram_n13" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n13.vhd Line: 91
Warning (12125): Using design file neuron_l1_n14.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n14-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n14.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n14 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n14.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n14" for hierarchy "neuron_l1_n14:n14" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 651
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n14.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n14.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n14.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n14.vhd Line: 36
Warning (12125): Using design file ram_l1_n14.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n14-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n14.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n14 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n14.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n14" for hierarchy "neuron_l1_n14:n14|ram_l1_n14:ram_n14" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n14.vhd Line: 91
Warning (12125): Using design file neuron_l1_n15.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n15-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n15.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n15 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n15.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n15" for hierarchy "neuron_l1_n15:n15" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 652
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n15.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n15.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n15.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n15.vhd Line: 36
Warning (12125): Using design file ram_l1_n15.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n15-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n15.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n15 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n15.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n15" for hierarchy "neuron_l1_n15:n15|ram_l1_n15:ram_n15" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n15.vhd Line: 91
Warning (12125): Using design file neuron_l1_n16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n16-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n16.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n16 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n16.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n16" for hierarchy "neuron_l1_n16:n16" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 653
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n16.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n16.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n16.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n16.vhd Line: 36
Warning (12125): Using design file ram_l1_n16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n16-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n16.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n16 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n16.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n16" for hierarchy "neuron_l1_n16:n16|ram_l1_n16:ram_n16" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n16.vhd Line: 91
Warning (12125): Using design file neuron_l1_n17.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n17-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n17.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n17 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n17.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n17" for hierarchy "neuron_l1_n17:n17" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 654
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n17.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n17.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n17.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n17.vhd Line: 36
Warning (12125): Using design file ram_l1_n17.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n17-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n17.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n17 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n17.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n17" for hierarchy "neuron_l1_n17:n17|ram_l1_n17:ram_n17" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n17.vhd Line: 91
Warning (12125): Using design file neuron_l1_n18.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n18-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n18.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n18 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n18.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n18" for hierarchy "neuron_l1_n18:n18" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 655
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n18.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n18.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n18.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n18.vhd Line: 36
Warning (12125): Using design file ram_l1_n18.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n18-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n18.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n18 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n18.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n18" for hierarchy "neuron_l1_n18:n18|ram_l1_n18:ram_n18" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n18.vhd Line: 91
Warning (12125): Using design file neuron_l1_n19.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n19-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n19.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n19 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n19.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n19" for hierarchy "neuron_l1_n19:n19" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 656
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n19.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n19.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n19.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n19.vhd Line: 36
Warning (12125): Using design file ram_l1_n19.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n19-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n19.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n19 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n19.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n19" for hierarchy "neuron_l1_n19:n19|ram_l1_n19:ram_n19" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n19.vhd Line: 91
Warning (12125): Using design file neuron_l1_n20.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n20-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n20.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n20 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n20.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n20" for hierarchy "neuron_l1_n20:n20" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 657
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n20.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n20.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n20.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n20.vhd Line: 36
Warning (12125): Using design file ram_l1_n20.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n20-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n20.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n20 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n20.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n20" for hierarchy "neuron_l1_n20:n20|ram_l1_n20:ram_n20" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n20.vhd Line: 91
Warning (12125): Using design file neuron_l1_n21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n21-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n21.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n21 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n21.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n21" for hierarchy "neuron_l1_n21:n21" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 658
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n21.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n21.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n21.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n21.vhd Line: 36
Warning (12125): Using design file ram_l1_n21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n21-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n21.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n21 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n21.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n21" for hierarchy "neuron_l1_n21:n21|ram_l1_n21:ram_n21" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n21.vhd Line: 91
Warning (12125): Using design file neuron_l1_n22.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n22-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n22.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n22 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n22.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n22" for hierarchy "neuron_l1_n22:n22" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 659
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n22.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n22.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n22.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n22.vhd Line: 36
Warning (12125): Using design file ram_l1_n22.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n22-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n22.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n22 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n22.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n22" for hierarchy "neuron_l1_n22:n22|ram_l1_n22:ram_n22" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n22.vhd Line: 91
Warning (12125): Using design file neuron_l1_n23.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n23-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n23.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n23 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n23.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n23" for hierarchy "neuron_l1_n23:n23" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 660
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n23.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n23.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n23.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n23.vhd Line: 36
Warning (12125): Using design file ram_l1_n23.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n23-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n23.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n23 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n23.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n23" for hierarchy "neuron_l1_n23:n23|ram_l1_n23:ram_n23" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n23.vhd Line: 91
Warning (12125): Using design file neuron_l1_n24.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n24-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n24.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n24 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n24.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n24" for hierarchy "neuron_l1_n24:n24" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 661
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n24.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n24.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n24.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n24.vhd Line: 36
Warning (12125): Using design file ram_l1_n24.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n24-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n24.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n24 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n24.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n24" for hierarchy "neuron_l1_n24:n24|ram_l1_n24:ram_n24" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n24.vhd Line: 91
Warning (12125): Using design file neuron_l1_n25.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n25-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n25.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n25 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n25.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n25" for hierarchy "neuron_l1_n25:n25" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 662
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n25.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n25.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n25.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n25.vhd Line: 36
Warning (12125): Using design file ram_l1_n25.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n25-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n25.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n25 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n25.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n25" for hierarchy "neuron_l1_n25:n25|ram_l1_n25:ram_n25" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n25.vhd Line: 91
Warning (12125): Using design file neuron_l1_n26.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n26-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n26.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n26 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n26.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n26" for hierarchy "neuron_l1_n26:n26" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 663
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n26.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n26.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n26.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n26.vhd Line: 36
Warning (12125): Using design file ram_l1_n26.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n26-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n26.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n26 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n26.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n26" for hierarchy "neuron_l1_n26:n26|ram_l1_n26:ram_n26" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n26.vhd Line: 91
Warning (12125): Using design file neuron_l1_n27.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n27-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n27.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n27 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n27.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n27" for hierarchy "neuron_l1_n27:n27" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 664
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n27.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n27.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n27.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n27.vhd Line: 36
Warning (12125): Using design file ram_l1_n27.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n27-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n27.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n27 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n27.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n27" for hierarchy "neuron_l1_n27:n27|ram_l1_n27:ram_n27" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n27.vhd Line: 91
Warning (12125): Using design file neuron_l1_n28.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n28-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n28.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n28 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n28.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n28" for hierarchy "neuron_l1_n28:n28" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 665
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n28.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n28.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n28.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n28.vhd Line: 36
Warning (12125): Using design file ram_l1_n28.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n28-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n28.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n28 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n28.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n28" for hierarchy "neuron_l1_n28:n28|ram_l1_n28:ram_n28" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n28.vhd Line: 91
Warning (12125): Using design file neuron_l1_n29.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n29-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n29.vhd Line: 23
    Info (12023): Found entity 1: neuron_l1_n29 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n29.vhd Line: 8
Info (12128): Elaborating entity "neuron_l1_n29" for hierarchy "neuron_l1_n29:n29" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 666
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n29.vhd(34): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n29.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n29.vhd(36): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n29.vhd Line: 36
Warning (12125): Using design file ram_l1_n29.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n29-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n29.vhd Line: 18
    Info (12023): Found entity 1: ram_l1_n29 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/ram_l1_n29.vhd Line: 5
Info (12128): Elaborating entity "ram_l1_n29" for hierarchy "neuron_l1_n29:n29|ram_l1_n29:ram_n29" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/neuron_l1_n29.vhd Line: 91
Info (19000): Inferred 30 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n0:n0|ram_l1_n0:ram_n0|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n0_747a3093.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n1:n1|ram_l1_n1:ram_n1|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n1_1e703d28.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n2:n2|ram_l1_n2:ram_n2|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n2_4faac1c.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n3:n3|ram_l1_n3:ram_n3|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n3_65654c6a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n4:n4|ram_l1_n4:ram_n4|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n4_b46945f7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n5:n5|ram_l1_n5:ram_n5|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n5_138c6fb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n6:n6|ram_l1_n6:ram_n6|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n6_ce032c85.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n7:n7|ram_l1_n7:ram_n7|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n7_82943e8b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n8:n8|ram_l1_n8:ram_n8|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n8_f7881746.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n9:n9|ram_l1_n9:ram_n9|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n9_74a263b5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n10:n10|ram_l1_n10:ram_n10|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n10_1b3c7aa4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n11:n11|ram_l1_n11:ram_n11|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n11_e56adf6f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n12:n12|ram_l1_n12:ram_n12|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n12_9b2caf5e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n13:n13|ram_l1_n13:ram_n13|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n13_ed95ef63.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n14:n14|ram_l1_n14:ram_n14|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n14_4f01a62.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n15:n15|ram_l1_n15:ram_n15|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n15_10c1159d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n16:n16|ram_l1_n16:ram_n16|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n16_49683699.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n17:n17|ram_l1_n17:ram_n17|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n17_50b2f19e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n18:n18|ram_l1_n18:ram_n18|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n18_6743aef3.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n19:n19|ram_l1_n19:ram_n19|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n19_1c7eb401.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n20:n20|ram_l1_n20:ram_n20|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n20_92a4d6a0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n21:n21|ram_l1_n21:ram_n21|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n21_a04677cf.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n22:n22|ram_l1_n22:ram_n22|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n22_b2496f4a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n23:n23|ram_l1_n23:ram_n23|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n23_ed5d1006.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n24:n24|ram_l1_n24:ram_n24|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n24_5412979e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n25:n25|ram_l1_n25:ram_n25|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n25_db6b7cd3.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n26:n26|ram_l1_n26:ram_n26|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n26_567a9c8f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n27:n27|ram_l1_n27:ram_n27|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n27_9b539889.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n28:n28|ram_l1_n28:ram_n28|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n28_13399c69.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n29:n29|ram_l1_n29:ram_n29|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_l1.ram0_ram_l1_n29_c2f3bda.hdl.mif
Info (278001): Inferred 30 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n3:n3|mac:mac_n3|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n4:n4|mac:mac_n4|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n5:n5|mac:mac_n5|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n9:n9|mac:mac_n9|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n11:n11|mac:mac_n11|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n17:n17|mac:mac_n17|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n19:n19|mac:mac_n19|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n21:n21|mac:mac_n21|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n22:n22|mac:mac_n22|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n23:n23|mac:mac_n23|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n26:n26|mac:mac_n26|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n28:n28|mac:mac_n28|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n0:n0|mac:mac_n0|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n1:n1|mac:mac_n1|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n2:n2|mac:mac_n2|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n6:n6|mac:mac_n6|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n7:n7|mac:mac_n7|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n8:n8|mac:mac_n8|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n10:n10|mac:mac_n10|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n12:n12|mac:mac_n12|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n13:n13|mac:mac_n13|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n14:n14|mac:mac_n14|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n15:n15|mac:mac_n15|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n16:n16|mac:mac_n16|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n18:n18|mac:mac_n18|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n20:n20|mac:mac_n20|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n24:n24|mac:mac_n24|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n25:n25|mac:mac_n25|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n27:n27|mac:mac_n27|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n29:n29|mac:mac_n29|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
Info (12130): Elaborated megafunction instantiation "neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n0_747a3093.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vu61.tdf
    Info (12023): Found entity 1: altsyncram_vu61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_vu61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n1_1e703d28.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c071.tdf
    Info (12023): Found entity 1: altsyncram_c071 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_c071.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n2_4faac1c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2371.tdf
    Info (12023): Found entity 1: altsyncram_2371 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_2371.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n3_65654c6a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k071.tdf
    Info (12023): Found entity 1: altsyncram_k071 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_k071.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n4_b46945f7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s071.tdf
    Info (12023): Found entity 1: altsyncram_s071 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_s071.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n5_138c6fb.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f071.tdf
    Info (12023): Found entity 1: altsyncram_f071 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_f071.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n6_ce032c85.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0271.tdf
    Info (12023): Found entity 1: altsyncram_0271 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_0271.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n7_82943e8b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t071.tdf
    Info (12023): Found entity 1: altsyncram_t071 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_t071.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n8_f7881746.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kv61.tdf
    Info (12023): Found entity 1: altsyncram_kv61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_kv61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n9_74a263b5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l071.tdf
    Info (12023): Found entity 1: altsyncram_l071 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_l071.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n10_1b3c7aa4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k471.tdf
    Info (12023): Found entity 1: altsyncram_k471 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_k471.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n11_e56adf6f.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m671.tdf
    Info (12023): Found entity 1: altsyncram_m671 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_m671.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n12_9b2caf5e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h671.tdf
    Info (12023): Found entity 1: altsyncram_h671 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_h671.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n13_ed95ef63.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c571.tdf
    Info (12023): Found entity 1: altsyncram_c571 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_c571.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n14_4f01a62.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6071.tdf
    Info (12023): Found entity 1: altsyncram_6071 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_6071.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n15_10c1159d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r171.tdf
    Info (12023): Found entity 1: altsyncram_r171 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_r171.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n16_49683699.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qv61.tdf
    Info (12023): Found entity 1: altsyncram_qv61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_qv61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n17_50b2f19e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j371.tdf
    Info (12023): Found entity 1: altsyncram_j371 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_j371.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n18_6743aef3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p371.tdf
    Info (12023): Found entity 1: altsyncram_p371 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_p371.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n19_1c7eb401.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e371.tdf
    Info (12023): Found entity 1: altsyncram_e371 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_e371.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n20_92a4d6a0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a371.tdf
    Info (12023): Found entity 1: altsyncram_a371 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_a371.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n21_a04677cf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i371.tdf
    Info (12023): Found entity 1: altsyncram_i371 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_i371.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n22_b2496f4a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k371.tdf
    Info (12023): Found entity 1: altsyncram_k371 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_k371.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n23_ed5d1006.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b371.tdf
    Info (12023): Found entity 1: altsyncram_b371 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_b371.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n24_5412979e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u071.tdf
    Info (12023): Found entity 1: altsyncram_u071 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_u071.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n25_db6b7cd3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j671.tdf
    Info (12023): Found entity 1: altsyncram_j671 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_j671.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n26_567a9c8f.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2471.tdf
    Info (12023): Found entity 1: altsyncram_2471 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_2471.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n27_9b539889.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b171.tdf
    Info (12023): Found entity 1: altsyncram_b171 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_b171.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n28_13399c69.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2171.tdf
    Info (12023): Found entity 1: altsyncram_2171 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_2171.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_l1.ram0_ram_l1_n29_c2f3bda.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t471.tdf
    Info (12023): Found entity 1: altsyncram_t471 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/altsyncram_t471.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neuron_l1_n3:n3|mac:mac_n3|lpm_mult:Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
Info (12133): Instantiated megafunction "neuron_l1_n3:n3|mac:mac_n3|lpm_mult:Mult0" with the following parameter: File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/db/mult_36t.tdf Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_fxp_n0[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 20
    Warning (13410): Pin "o_fxp_n0[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 20
    Warning (13410): Pin "o_fxp_n0[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 20
    Warning (13410): Pin "o_fxp_n0[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 20
    Warning (13410): Pin "o_fxp_n1[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 21
    Warning (13410): Pin "o_fxp_n1[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 21
    Warning (13410): Pin "o_fxp_n1[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 21
    Warning (13410): Pin "o_fxp_n1[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 21
    Warning (13410): Pin "o_fxp_n2[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 22
    Warning (13410): Pin "o_fxp_n2[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 22
    Warning (13410): Pin "o_fxp_n2[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 22
    Warning (13410): Pin "o_fxp_n2[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 22
    Warning (13410): Pin "o_fxp_n3[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 23
    Warning (13410): Pin "o_fxp_n3[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 23
    Warning (13410): Pin "o_fxp_n3[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 23
    Warning (13410): Pin "o_fxp_n3[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 23
    Warning (13410): Pin "o_fxp_n4[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 24
    Warning (13410): Pin "o_fxp_n4[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 24
    Warning (13410): Pin "o_fxp_n4[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 24
    Warning (13410): Pin "o_fxp_n4[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 24
    Warning (13410): Pin "o_fxp_n5[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 25
    Warning (13410): Pin "o_fxp_n5[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 25
    Warning (13410): Pin "o_fxp_n5[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 25
    Warning (13410): Pin "o_fxp_n5[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 25
    Warning (13410): Pin "o_fxp_n6[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 26
    Warning (13410): Pin "o_fxp_n6[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 26
    Warning (13410): Pin "o_fxp_n6[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 26
    Warning (13410): Pin "o_fxp_n6[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 26
    Warning (13410): Pin "o_fxp_n7[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 27
    Warning (13410): Pin "o_fxp_n7[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 27
    Warning (13410): Pin "o_fxp_n7[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 27
    Warning (13410): Pin "o_fxp_n7[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 27
    Warning (13410): Pin "o_fxp_n8[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 28
    Warning (13410): Pin "o_fxp_n8[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 28
    Warning (13410): Pin "o_fxp_n8[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 28
    Warning (13410): Pin "o_fxp_n8[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 28
    Warning (13410): Pin "o_fxp_n9[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 29
    Warning (13410): Pin "o_fxp_n9[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 29
    Warning (13410): Pin "o_fxp_n9[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 29
    Warning (13410): Pin "o_fxp_n9[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 29
    Warning (13410): Pin "o_fxp_n10[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 30
    Warning (13410): Pin "o_fxp_n10[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 30
    Warning (13410): Pin "o_fxp_n10[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 30
    Warning (13410): Pin "o_fxp_n10[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 30
    Warning (13410): Pin "o_fxp_n11[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 31
    Warning (13410): Pin "o_fxp_n11[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 31
    Warning (13410): Pin "o_fxp_n11[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 31
    Warning (13410): Pin "o_fxp_n11[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 31
    Warning (13410): Pin "o_fxp_n12[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 32
    Warning (13410): Pin "o_fxp_n12[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 32
    Warning (13410): Pin "o_fxp_n12[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 32
    Warning (13410): Pin "o_fxp_n12[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 32
    Warning (13410): Pin "o_fxp_n13[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 33
    Warning (13410): Pin "o_fxp_n13[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 33
    Warning (13410): Pin "o_fxp_n13[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 33
    Warning (13410): Pin "o_fxp_n13[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 33
    Warning (13410): Pin "o_fxp_n14[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 34
    Warning (13410): Pin "o_fxp_n14[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 34
    Warning (13410): Pin "o_fxp_n14[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 34
    Warning (13410): Pin "o_fxp_n14[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 34
    Warning (13410): Pin "o_fxp_n15[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 35
    Warning (13410): Pin "o_fxp_n15[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 35
    Warning (13410): Pin "o_fxp_n15[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 35
    Warning (13410): Pin "o_fxp_n15[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 35
    Warning (13410): Pin "o_fxp_n16[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 36
    Warning (13410): Pin "o_fxp_n16[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 36
    Warning (13410): Pin "o_fxp_n16[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 36
    Warning (13410): Pin "o_fxp_n16[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 36
    Warning (13410): Pin "o_fxp_n17[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 37
    Warning (13410): Pin "o_fxp_n17[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 37
    Warning (13410): Pin "o_fxp_n17[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 37
    Warning (13410): Pin "o_fxp_n17[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 37
    Warning (13410): Pin "o_fxp_n18[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 38
    Warning (13410): Pin "o_fxp_n18[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 38
    Warning (13410): Pin "o_fxp_n18[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 38
    Warning (13410): Pin "o_fxp_n18[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 38
    Warning (13410): Pin "o_fxp_n19[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 39
    Warning (13410): Pin "o_fxp_n19[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 39
    Warning (13410): Pin "o_fxp_n19[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 39
    Warning (13410): Pin "o_fxp_n19[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 39
    Warning (13410): Pin "o_fxp_n20[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 40
    Warning (13410): Pin "o_fxp_n20[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 40
    Warning (13410): Pin "o_fxp_n20[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 40
    Warning (13410): Pin "o_fxp_n20[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 40
    Warning (13410): Pin "o_fxp_n21[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 41
    Warning (13410): Pin "o_fxp_n21[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 41
    Warning (13410): Pin "o_fxp_n21[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 41
    Warning (13410): Pin "o_fxp_n21[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 41
    Warning (13410): Pin "o_fxp_n22[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 42
    Warning (13410): Pin "o_fxp_n22[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 42
    Warning (13410): Pin "o_fxp_n22[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 42
    Warning (13410): Pin "o_fxp_n22[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 42
    Warning (13410): Pin "o_fxp_n23[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 43
    Warning (13410): Pin "o_fxp_n23[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 43
    Warning (13410): Pin "o_fxp_n23[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 43
    Warning (13410): Pin "o_fxp_n23[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 43
    Warning (13410): Pin "o_fxp_n24[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 44
    Warning (13410): Pin "o_fxp_n24[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 44
    Warning (13410): Pin "o_fxp_n24[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 44
    Warning (13410): Pin "o_fxp_n24[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 44
    Warning (13410): Pin "o_fxp_n25[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 45
    Warning (13410): Pin "o_fxp_n25[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 45
    Warning (13410): Pin "o_fxp_n25[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 45
    Warning (13410): Pin "o_fxp_n25[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 45
    Warning (13410): Pin "o_fxp_n26[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 46
    Warning (13410): Pin "o_fxp_n26[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 46
    Warning (13410): Pin "o_fxp_n26[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 46
    Warning (13410): Pin "o_fxp_n26[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 46
    Warning (13410): Pin "o_fxp_n27[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 47
    Warning (13410): Pin "o_fxp_n27[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 47
    Warning (13410): Pin "o_fxp_n27[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 47
    Warning (13410): Pin "o_fxp_n27[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 47
    Warning (13410): Pin "o_fxp_n28[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 48
    Warning (13410): Pin "o_fxp_n28[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 48
    Warning (13410): Pin "o_fxp_n28[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 48
    Warning (13410): Pin "o_fxp_n28[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 48
    Warning (13410): Pin "o_fxp_n29[1]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 49
    Warning (13410): Pin "o_fxp_n29[2]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 49
    Warning (13410): Pin "o_fxp_n29[3]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 49
    Warning (13410): Pin "o_fxp_n29[4]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_1/layer_l1.vhd Line: 49
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 15199 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 482 output pins
    Info (21061): Implemented 14158 logic cells
    Info (21064): Implemented 480 RAM segments
    Info (21062): Implemented 60 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 252 warnings
    Info: Peak virtual memory: 5057 megabytes
    Info: Processing ended: Mon Nov 16 21:05:11 2020
    Info: Elapsed time: 00:01:31
    Info: Total CPU time (on all processors): 00:01:41


