#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 23 13:13:44 2020
# Process ID: 6540
# Current directory: C:/a_max/max/xlinx/opendv/25_ov5640_gray_lcd
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4720 C:\a_max\max\xlinx\opendv\25_ov5640_gray_lcd\ov5640_gray_lcd.xpr
# Log file: C:/a_max/max/xlinx/opendv/25_ov5640_gray_lcd/vivado.log
# Journal file: C:/a_max/max/xlinx/opendv/25_ov5640_gray_lcd\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/a_max/max/xlinx/opendv/25_ov5640_gray_lcd/ov5640_gray_lcd.xpr
INFO: [Project 1-313] Project file moved from 'E:/PS/ov5640_gray_lcd' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'F:/lfas/edge/23_ov5640_lcd/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/lfas/edge/23_ov5640_lcd/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/a_max/max/xlinx/opendv/25_ov5640_gray_lcd/ip_repo/rgb2ycbcr'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/vivado/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_dynclk_0_0
design_1_rgb2lcd_0_0
design_1_ov5640_capture_data_0_1

open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 1052.164 ; gain = 442.855
update_compile_order -fileset sources_1
open_bd_design {C:/a_max/max/xlinx/opendv/25_ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd}
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: xilinx.com:user:lcd_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'xilinx.com:user:lcd_rtl:1.0', cannot be found. Interface port: 'lcd' cannot be created
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- alientek.com:user:ov5640_capture_data:1.0 - ov5640_capture_data_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- alientek.com:user:rgb2lcd:1.4 - rgb2lcd_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: lcd 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: lcd 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: lcd 
Adding cell -- opnendv.com:user:rgb2ycbcr:1.0 - rgb2ycbcr_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
CRITICAL WARNING: [BD 41-2161] Unable to find interface <lcd> in cell <> while setting up interface connections during loading of BD file.
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /ov5640_capture_data_0/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2lcd_0/vid_rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2ycbcr_1/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2ycbcr_1/ycbcbr_clken(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
Successfully read diagram <design_1> from BD file <C:/a_max/max/xlinx/opendv/25_ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1311.762 ; gain = 13.793
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 23 13:20:24 2020...
