<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***" projectName="proj" solutionName="solution1" date="2023-03-12T23:41:50.498+0800"/>
        <logs message="ERROR: Please check the snapshot name which is created during 'xelab',the current snapshot name &quot;xsim.dir/example/xsimk&quot; does not exist " projectName="proj" solutionName="solution1" date="2023-03-12T23:41:50.465+0800"/>
        <logs message="ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed." projectName="proj" solutionName="solution1" date="2023-03-12T23:41:50.450+0800"/>
        <logs message="ERROR: [VRFC 10-1324] repetition multiplier must be positive [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d2_S_x0.v:114]" projectName="proj" solutionName="solution1" date="2023-03-12T23:41:49.913+0800"/>
        <logs message="ERROR: [VRFC 10-1324] repetition multiplier must be positive [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d2_S_x.v:114]" projectName="proj" solutionName="solution1" date="2023-03-12T23:41:49.903+0800"/>
        <logs message="ERROR: [VRFC 10-1324] repetition multiplier must be positive [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d2_S.v:114]" projectName="proj" solutionName="solution1" date="2023-03-12T23:41:49.891+0800"/>
      </simLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'mOutPtr' is out of bounds [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d2_S_x0.v:114]" projectName="proj" solutionName="solution1" date="2023-03-12T23:41:49.909+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'mOutPtr' is out of bounds [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d2_S_x.v:114]" projectName="proj" solutionName="solution1" date="2023-03-12T23:41:49.899+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'mOutPtr' is out of bounds [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d2_S.v:114]" projectName="proj" solutionName="solution1" date="2023-03-12T23:41:49.878+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'if_fifo_cap' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example.v:143]" projectName="proj" solutionName="solution1" date="2023-03-12T23:41:49.770+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'if_num_data_valid' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example.v:142]" projectName="proj" solutionName="solution1" date="2023-03-12T23:41:49.766+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'if_fifo_cap' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2.v:165]" projectName="proj" solutionName="solution1" date="2023-03-12T23:41:49.761+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'if_num_data_valid' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2.v:164]" projectName="proj" solutionName="solution1" date="2023-03-12T23:41:49.756+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'if_fifo_cap' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1.v:184]" projectName="proj" solutionName="solution1" date="2023-03-12T23:41:49.739+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'if_num_data_valid' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1.v:183]" projectName="proj" solutionName="solution1" date="2023-03-12T23:41:49.735+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'if_fifo_cap' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1.v:169]" projectName="proj" solutionName="solution1" date="2023-03-12T23:41:49.713+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'if_num_data_valid' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1.v:168]" projectName="proj" solutionName="solution1" date="2023-03-12T23:41:49.708+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="proj" solutionName="solution1" date="2023-03-12T23:41:49.273+0800" type="Warning"/>
        <logs message="WARNING: Hls::stream 'hls::stream&lt;int, 0>1' contains leftover data, which may result in RTL simulation hanging." projectName="proj" solutionName="solution1" date="2023-03-12T23:41:48.160+0800" type="Warning"/>
        <logs message="WARNING: Hls::stream 'hls::stream&lt;int, 0>1' contains leftover data, which may result in RTL simulation hanging." projectName="proj" solutionName="solution1" date="2023-03-12T23:28:39.083+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'if_fifo_cap' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example.v:143]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.example_flow_control_loop_pipe_s...&#xA;Compiling module xil_defaultlib.example_proc_1_1_Pipeline_VITIS_...&#xA;Compiling module xil_defaultlib.example_proc_1_1&#xA;Compiling module xil_defaultlib.example_proc_1_2_Pipeline_VITIS_...&#xA;Compiling module xil_defaultlib.example_proc_1_2&#xA;Compiling module xil_defaultlib.example_fifo_w32_d2_S_shiftReg(A...&#xA;Compiling module xil_defaultlib.example_fifo_w32_d2_S(ADDR_WIDTH...&#xA;Compiling module xil_defaultlib.example_start_for_proc_1_2_U0_sh...&#xA;Compiling module xil_defaultlib.example_start_for_proc_1_2_U0&#xA;Compiling module xil_defaultlib.example_proc_1&#xA;Compiling module xil_defaultlib.example_proc_2_1_Pipeline_VITIS_...&#xA;Compiling module xil_defaultlib.example_proc_2_1&#xA;Compiling module xil_defaultlib.example_flow_control_loop_pipe&#xA;Compiling module xil_defaultlib.example_proc_2_2&#xA;Compiling module xil_defaultlib.example_fifo_w32_d10_S_shiftReg(...&#xA;Compiling module xil_defaultlib.example_fifo_w32_d10_S(ADDR_WIDT...&#xA;Compiling module xil_defaultlib.example_fifo_w32_d2_S_x_shiftReg...&#xA;Compiling module xil_defaultlib.example_fifo_w32_d2_S_x(ADDR_WID...&#xA;Compiling module xil_defaultlib.example_start_for_proc_2_2_U0_sh...&#xA;Compiling module xil_defaultlib.example_start_for_proc_2_2_U0&#xA;Compiling module xil_defaultlib.example_proc_2&#xA;Compiling module xil_defaultlib.example_fifo_w32_d10_S_x_shiftRe...&#xA;Compiling module xil_defaultlib.example_fifo_w32_d10_S_x(ADDR_WI...&#xA;Compiling module xil_defaultlib.example_fifo_w32_d2_S_x0_shiftRe...&#xA;Compiling module xil_defaultlib.example_fifo_w32_d2_S_x0(ADDR_WI...&#xA;Compiling module xil_defaultlib.example_start_for_proc_2_U0_shif...&#xA;Compiling module xil_defaultlib.example_start_for_proc_2_U0&#xA;Compiling module xil_defaultlib.example&#xA;Compiling module xil_defaultlib.AESL_autofifo_A&#xA;Compiling module xil_defaultlib.AESL_autofifo_B&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xA;Compiling module xil_defaultlib.df_fifo_intf&#xA;Compiling module xil_defaultlib.df_process_intf&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.fifo_monitor_1&#xA;Compiling module xil_defaultlib.apatb_example_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot example&#xA;&#xA;&#xA;****** xsim v2022.1 (64-bit)&#xA;  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/example/xsim_script.tcl&#xA;# xsim {example} -autoloadwcfg -tclbatch {example.tcl}&#xA;Time resolution is 1 ps&#xA;source example.tcl&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 4 [0.00%] @ &quot;127000&quot;&#xA;// RTL Simulation : 1 / 4 [82.35%] @ &quot;860000&quot;&#xA;// RTL Simulation : 2 / 4 [82.35%] @ &quot;1194000&quot;&#xA;// RTL Simulation : 3 / 4 [82.35%] @ &quot;1567000&quot;&#xA;// RTL Simulation : 4 / 4 [100.00%] @ &quot;1901000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 1980990 ps : File &quot;/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example.autotb.v&quot; Line 269&#xA;## quit" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:38.824+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'if_num_data_valid' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example.v:142]" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:33.192+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 11 for port 'if_fifo_cap' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example.v:128]" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:33.189+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 11 for port 'if_num_data_valid' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example.v:127]" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:33.186+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'if_fifo_cap' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2.v:165]" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:33.182+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'if_num_data_valid' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2.v:164]" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:33.178+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 11 for port 'if_fifo_cap' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2.v:150]" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:33.170+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 11 for port 'if_num_data_valid' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2.v:149]" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:33.166+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'if_fifo_cap' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1.v:184]" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:33.163+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'if_num_data_valid' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1.v:183]" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:33.153+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'if_fifo_cap' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1.v:169]" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:33.129+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'if_num_data_valid' [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1.v:168]" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:33.020+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_2_U0_data_channel2_U_pair_info' must explicitly be declared as automatic or static [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1677]" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:32.873+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_2_U0_data_channel2_U_pair_tmp' must explicitly be declared as automatic or static [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1676]" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:32.848+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_2_U0_data_channel2_U_idx' must explicitly be declared as automatic or static [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1675]" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:32.845+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_2_U0_data_channel1_U_pair_info' must explicitly be declared as automatic or static [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1406]" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:32.837+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_2_U0_data_channel1_U_pair_tmp' must explicitly be declared as automatic or static [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1405]" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:32.834+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_2_U0_data_channel1_U_idx' must explicitly be declared as automatic or static [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1404]" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:32.820+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_1_U0_data_channel2_U_pair_info' must explicitly be declared as automatic or static [/mnt/HLSNAS/02.Yhjyyx/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1135]" projectName="proj" solutionName="solution1" date="2023-03-12T23:28:32.817+0800" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
